riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/signoff/caravan_core/openlane-signoff/40-rcx_sta.power.rpt

15 lines
850 B
Plaintext
Raw Normal View History

reharden `caravan_core`. Used a lib for the `user_analog_project_wrapper` and fixed DRCs.
2023-05-24 15:53:03 -05:00
===========================================================================
report_power
============================================================================
Group Internal Switching Leakage Total
Power Power Power Power (Watts)
----------------------------------------------------------------
swapped the left `vssd` and `vccd` rings in `caravan_core` to fix an LVS issue
2023-05-31 00:33:33 -05:00
Sequential 1.02e-02 1.89e-03 4.88e-08 1.21e-02 14.1%
Combinational 3.50e-02 3.85e-02 5.13e-07 7.35e-02 85.9%
reharden `caravan_core`. Used a lib for the `user_analog_project_wrapper` and fixed DRCs.
2023-05-24 15:53:03 -05:00
Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
----------------------------------------------------------------
swapped the left `vssd` and `vccd` rings in `caravan_core` to fix an LVS issue
2023-05-31 00:33:33 -05:00
Total 4.52e-02 4.04e-02 5.62e-07 8.56e-02 100.0%
52.8% 47.2% 0.0%