caravel/verilog/rtl/padframe_power_connections.v

3 lines
48 B
Coq
Raw Normal View History

2024-03-17 05:44:50 -05:00
module padframe_power_connections ();
endmodule