caravel/verilog/rtl/copyright_block.v

module copyright_block ();
endmodule