riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,692 Commits 7 Branches 3 Tags 41 MiB
C 80.1%
VHDL 5.8%
Roff 4.7%
Yacc 3%
C++ 1.7%
Other 4.6%
Go to file
Jean-Paul Chaput db34ab91bb In MBK (mvl) losig associated to locon on a lofig where not created. 
* Bug: In <mbk>, in mvl_scomp_y.y, when the ENTITY PORT was parsed,
    pairs of losig/locon must be created on the lofig (one losig per
    locon). But in the case of a port 'out mux_bit|mux_vector bus',
    the signals *where* created but *not* connected to the locons.
    Instead, the previously created signal from former locons were
    connected. This was showing in flattenlofig() and causing wrong
    short circuits to be detected by lvx (tricky to diagnose).
* Bug: In <mbk>, in mbk_lo_util.c, check the PRCN struct attribute
    to be NULL before trying to display it in mlodebug().
* Change: In <mbk>, more debug informations in various places.
 		2014-06-21 17:50:33 +02:00
alliance/src In MBK (mvl) losig associated to locon on a lofig where not created. 2014-06-21 17:50:33 +02:00
dev/scripts This commit is only to test (try 16) the mailing list. 2014-02-22 16:04:51 +01:00
.gitignore Merge branch 'devel' 2014-04-22 12:47:31 +02:00