riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,006 Commits 7 Branches 3 Tags 41 MiB
C 80.1%
VHDL 5.8%
Roff 4.7%
Yacc 3%
C++ 1.7%
Other 4.6%
Go to file
Pierre Nguyen Tuong bc51108da7 Suite de l'introduction des objets analogiques capacite, resistance et self. 
Modification du parser et du driver al.

Syntaxe:
P type capa name tcon bcon node_tcon node_bcon           ---capacite
R type resi name rcon1 rcon2 node_rcon1 node_rcon2       ---resistance
L type self name scon1 scon2 node_scon1 node_scon2       ---inductance

Note:
Q existe deja pour les capacites de type RC (rcn). On utilise P a la place.
 		2002-08-13 16:40:14 +00:00
CVSROOT oups 2002-05-06 13:39:02 +00:00
alliance Suite de l'introduction des objets analogiques capacite, resistance et self. 2002-08-13 16:40:14 +00:00
dev modif de printemps 2000-06-07 15:13:22 +00:00