riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,181 Commits 7 Branches 3 Tags 41 MiB
C 80.1%
VHDL 5.8%
Roff 4.7%
Yacc 3%
C++ 1.7%
Other 4.6%
Go to file
Frederic Petrot 8e28ba93f8 Adding better support to vectorized VHDL output. 
The data structure doesn't follow the VHDL conventions, and this makes
it hard to produce correct vectorized output from that.
There are still some issues, such as bit with different types that are
not handled correctly.
 		2002-12-06 08:52:53 +00:00
CVSROOT initial checkin 2002-12-05 11:39:18 +00:00
alliance/src Adding better support to vectorized VHDL output. 2002-12-06 08:52:53 +00:00
dev modif de printemps 2000-06-07 15:13:22 +00:00