riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,720 Commits 7 Branches 3 Tags 41 MiB
C 80.1%
VHDL 5.8%
Roff 4.7%
Yacc 3%
C++ 1.7%
Other 4.6%
Go to file
Jean-Paul Chaput 58012f54fb Port gscr/src from Alliance 4 to restore 2 metal routing capabilities. 
* New: Ported gscr/src placer and channel router for 2 metal only
    technologies (for Hibikino & Make::LSI project).
* Bug: In rfmaccess.c, do not draw rectangle when both size are
    too small instead of only one of them.
 		2017-03-10 11:20:35 +01:00
alliance/src Port gscr/src from Alliance 4 to restore 2 metal routing capabilities. 2017-03-10 11:20:35 +01:00
dev/scripts Manpage fixes. Contributed by S. Aurely 2015-03-25 17:02:02 +01:00
.gitattributes Created .gitattributes to exclude files for the tarball. 2014-07-05 11:54:20 +02:00
.gitignore Better interface for x2y to YoSys (courtesy of N. Shimizu) 2016-07-19 17:27:28 +02:00