riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,703 Commits 7 Branches 3 Tags 41 MiB
C 80.1%
VHDL 5.8%
Roff 4.7%
Yacc 3%
C++ 1.7%
Other 4.6%
Go to file
Jean-Paul Chaput 3d0b177a5d yylineno in OCP and ring settings for scn6m_deep. 2014-09-25 14:20:26 +02:00
alliance/src yylineno in OCP and ring settings for scn6m_deep. 2014-09-25 14:20:26 +02:00
dev/scripts This commit is only to test (try 16) the mailing list. 2014-02-22 16:04:51 +01:00
.gitattributes Created .gitattributes to exclude files for the tarball. 2014-07-05 11:54:20 +02:00
.gitignore Do not create "small" BIGVIA (less than two holes). 2014-08-02 11:53:19 +02:00