riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- Add generic AREA parameter for tie cells

This commit is contained in:
Ludovic Jacomme 2004-05-23 12:44:57 +00:00
parent fad67c54e0
commit c27ea1451f
3 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/src/cells/src/sxlib/powmid_x0.vbe
View File

@ -1,4 +1,8 @@
ENTITY powmid_x0 IS ENTITY powmid_x0 IS
GENERIC (
CONSTANT area : NATURAL := 1750;
CONSTANT transistors : NATURAL := 0
);
PORT ( PORT (
vdd : in BIT; vdd : in BIT;
vss : in BIT vss : in BIT

4
alliance/src/cells/src/sxlib/rowend_x0.vbe
View File

@ -1,4 +1,8 @@
ENTITY rowend_x0 IS ENTITY rowend_x0 IS
GENERIC (
CONSTANT area : NATURAL := 250;
CONSTANT transistors : NATURAL := 0
);
PORT ( PORT (
vdd : in BIT; vdd : in BIT;
vss : in BIT vss : in BIT

4
alliance/src/cells/src/sxlib/tie_x0.vbe
View File

@ -1,4 +1,8 @@
ENTITY tie_x0 IS ENTITY tie_x0 IS
GENERIC (
CONSTANT area : NATURAL := 500;
CONSTANT transistors : NATURAL := 0
);
PORT ( PORT (
vdd : in BIT; vdd : in BIT;
vss : in BIT vss : in BIT