diff --git a/alliance/share/cells/dp_sxlib/CATAL b/alliance/share/cells/dp_sxlib/CATAL deleted file mode 100644 index b3999ee5..00000000 --- a/alliance/share/cells/dp_sxlib/CATAL +++ /dev/null @@ -1,24 +0,0 @@ -dp_dff_scan_x4 C -dp_dff_scan_x4_buf C -dp_dff_x4 C -dp_dff_x4_buf C -dp_mux_x2 C -dp_mux_x2_buf C -dp_mux_x4 C -dp_mux_x4_buf C -dp_nmux_x1 C -dp_nmux_x1_buf C -dp_nts_x2 C -dp_nts_x2_buf C -dp_rom2_buf C -dp_rom4_buf C -dp_rom4_nxr2_x4 C -dp_rom4_xr2_x4 C -dp_sff_scan_x4 C -dp_sff_scan_x4_buf C -dp_sff_x4 C -dp_sff_x4_buf C -dp_ts_x4 C -dp_ts_x4_buf C -dp_ts_x8 C -dp_ts_x8_buf C diff --git a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.ap b/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.ap deleted file mode 100644 index 27ebd1a4..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.ap +++ /dev/null @@ -1,234 +0,0 @@ -V ALLIANCE : 6 -H dp_dff_scan_x4,P,14/11/2000,10 -A 0,0,1000,500 -R 600,200,ref_ref,nckx -R 750,200,ref_ref,ckx -R 500,200,ref_ref,scanx -R 400,200,ref_ref,nscanx -R 250,200,ref_ref,nwenx -R 150,200,ref_ref,wenx -R 100,300,ref_ref,i_30 -R 100,250,ref_ref,i_25 -R 100,200,ref_ref,i_20 -R 100,150,ref_ref,i_15 -R 100,100,ref_ref,i_10 -R 100,400,ref_ref,i_40 -R 100,350,ref_ref,i_35 -R 900,350,ref_ref,q_35 -R 900,200,ref_ref,q_20 -R 900,300,ref_ref,q_30 -R 900,400,ref_ref,q_40 -R 900,100,ref_ref,q_10 -R 900,150,ref_ref,q_15 -R 900,250,ref_ref,q_25 -S 150,200,750,200,20,*,RIGHT,TALU2 -S 600,150,640,150,20,*,RIGHT,ALU1 -S 600,300,690,300,10,*,RIGHT,ALU1 -S 600,150,600,300,10,*,DOWN,ALU1 -S 600,200,600,200,20,nckx,LEFT,CALU3 -S 740,250,740,350,10,*,DOWN,ALU1 -S 670,350,670,400,10,*,DOWN,ALU1 -S 670,350,740,350,10,*,RIGHT,ALU1 -S 570,50,570,100,20,*,UP,ALU1 -S 160,400,260,400,10,*,LEFT,ALU1 -S 260,150,260,400,10,*,UP,ALU1 -S 310,150,310,300,10,*,UP,ALU1 -S 0,400,1000,400,260,*,RIGHT,NWELL -S 220,30,220,110,30,*,DOWN,NDIF -S 210,100,210,350,10,*,UP,ALU1 -S 330,50,330,100,20,*,DOWN,ALU1 -S 300,90,300,150,10,*,DOWN,POLY -S 250,90,250,150,10,*,DOWN,POLY -S 60,90,60,140,10,*,DOWN,POLY -S 60,140,210,140,10,*,LEFT,POLY -S 60,290,60,340,10,*,DOWN,POLY -S 90,100,120,100,30,*,RIGHT,POLY -S 200,30,200,110,30,*,DOWN,NDIF -S 330,30,330,120,30,*,DOWN,NDIF -S 90,30,90,70,30,*,DOWN,NDIF -S 30,30,30,110,30,*,DOWN,NDIF -S 60,10,60,90,10,*,DOWN,NTRANS -S 250,10,250,90,10,*,DOWN,NTRANS -S 120,10,120,90,10,*,DOWN,NTRANS -S 170,10,170,90,10,*,DOWN,NTRANS -S 300,10,300,90,10,*,DOWN,NTRANS -S 30,200,360,200,10,*,LEFT,POLY -S 150,250,250,250,10,*,RIGHT,POLY -S 60,340,60,470,10,*,UP,PTRANS -S 30,360,30,450,30,*,UP,PDIF -S 90,360,90,450,30,*,UP,PDIF -S 170,340,170,470,10,*,UP,PTRANS -S 120,340,120,470,10,*,UP,PTRANS -S 960,280,960,470,30,*,DOWN,PDIF -S 930,260,930,490,10,*,DOWN,PTRANS -S 810,260,810,490,10,*,DOWN,PTRANS -S 740,280,740,470,30,*,DOWN,PDIF -S 830,280,830,470,30,*,DOWN,PDIF -S 770,260,770,490,10,*,DOWN,PTRANS -S 900,280,900,470,30,*,DOWN,PDIF -S 870,260,870,490,10,*,DOWN,PTRANS -S 330,40,330,120,30,*,DOWN,NDIF -S 740,30,740,120,30,*,DOWN,NDIF -S 930,10,930,140,10,*,UP,NTRANS -S 900,30,900,120,30,*,DOWN,NDIF -S 840,30,840,120,30,*,DOWN,NDIF -S 770,10,770,140,10,*,UP,NTRANS -S 810,10,810,140,10,*,UP,NTRANS -S 870,10,870,140,10,*,UP,NTRANS -S 960,30,960,120,30,*,DOWN,NDIF -S 360,60,360,140,10,*,DOWN,NTRANS -S 600,60,600,140,10,*,UP,NTRANS -S 570,40,570,120,30,*,DOWN,NDIF -S 640,60,640,140,10,*,UP,NTRANS -S 670,80,670,120,30,*,DOWN,NDIF -S 450,80,450,120,50,*,UP,NDIF -S 410,60,410,140,10,*,DOWN,NTRANS -S 540,60,540,140,10,*,DOWN,NTRANS -S 490,60,490,140,10,*,DOWN,NTRANS -S 60,290,210,290,10,*,RIGHT,POLY -S 90,330,120,330,30,*,RIGHT,POLY -S 250,250,250,350,10,*,UP,POLY -S 690,250,770,250,10,*,LEFT,POLY -S 730,140,770,140,10,*,LEFT,POLY -S 930,140,930,260,10,*,DOWN,POLY -S 850,200,930,200,10,*,RIGHT,POLY -S 810,140,810,260,10,*,DOWN,POLY -S 770,250,770,260,10,*,DOWN,POLY -S 870,140,870,260,10,*,DOWN,POLY -S 410,250,490,250,10,*,RIGHT,POLY -S 410,140,410,250,10,*,UP,POLY -S 450,200,600,200,10,*,RIGHT,POLY -S 30,100,30,400,10,*,DOWN,ALU1 -S 160,330,160,400,10,*,DOWN,ALU1 -S 670,100,690,100,20,*,RIGHT,ALU1 -S 740,400,790,400,10,*,RIGHT,ALU1 -S 960,300,960,450,20,*,DOWN,ALU1 -S 960,50,960,100,20,*,DOWN,ALU1 -S 450,100,450,350,10,*,UP,ALU1 -S 500,150,500,400,10,*,UP,ALU1 -S 400,400,500,400,10,*,LEFT,ALU1 -S 790,250,790,400,10,*,DOWN,ALU1 -S 690,250,740,250,10,*,RIGHT,ALU1 -S 690,100,690,250,10,*,DOWN,ALU1 -S 640,200,730,200,10,*,RIGHT,POLY -S 730,140,730,200,10,*,DOWN,POLY -S 690,250,690,300,10,*,UP,POLY -S 690,150,800,150,10,*,RIGHT,ALU1 -S 800,150,800,190,10,*,UP,ALU1 -S 850,100,850,250,10,*,DOWN,ALU1 -S 740,100,850,100,10,*,LEFT,ALU1 -S 790,250,850,250,10,*,RIGHT,ALU1 -S 840,300,840,450,20,*,DOWN,ALU1 -S 150,100,150,250,10,*,UP,ALU1 -S 410,310,410,440,10,*,UP,PTRANS -S 490,310,490,440,10,*,UP,PTRANS -S 540,310,540,440,10,*,UP,PTRANS -S 450,330,450,420,50,*,UP,PDIF -S 360,310,360,440,10,*,UP,PTRANS -S 300,310,300,440,10,*,UP,PTRANS -S 330,330,330,420,30,*,UP,PDIF -S 330,350,330,450,20,*,DOWN,ALU1 -S 330,360,330,420,30,*,UP,PDIF -S 250,310,250,440,10,*,UP,PTRANS -S 360,140,360,310,10,*,DOWN,POLY -S 490,250,490,310,10,*,DOWN,POLY -S 210,330,210,450,50,*,UP,PDIF -S 570,350,570,450,20,*,DOWN,ALU1 -S 640,360,640,490,10,*,DOWN,PTRANS -S 600,360,600,490,10,*,DOWN,PTRANS -S 570,330,570,470,30,*,UP,PDIF -S 670,380,670,470,30,*,DOWN,PDIF -S 600,90,600,360,10,*,DOWN,POLY -S 640,200,640,360,10,*,DOWN,POLY -S 400,300,400,400,10,*,DOWN,ALU1 -S 100,100,100,400,20,i,UP,CALU1 -S 900,100,900,400,20,q,DOWN,CALU1 -S 0,30,1000,30,60,vss,RIGHT,CALU1 -S 0,470,1000,470,60,vdd,RIGHT,CALU1 -S 550,150,550,300,10,scin,UP,CALU1 -S 150,200,150,200,20,wenx,LEFT,CALU3 -S 250,200,250,200,20,nwenx,LEFT,CALU3 -S 400,200,400,200,20,nscanx,LEFT,CALU3 -S 500,200,500,200,20,scanx,LEFT,CALU3 -S 750,200,750,200,20,ckx,LEFT,CALU3 -S 300,250,900,250,20,q,RIGHT,CALU2 -V 600,200,CONT_VIA,* -V 600,200,CONT_VIA2,* -V 150,200,CONT_VIA,* -V 150,200,CONT_VIA2,* -V 670,30,CONT_BODY_P,* -V 570,100,CONT_DIF_N,* -V 570,400,CONT_DIF_P,* -V 330,400,CONT_DIF_P,* -V 260,150,CONT_POLY,* -V 310,150,CONT_POLY,* -V 310,300,CONT_POLY,* -V 310,250,CONT_VIA,* -V 210,100,CONT_DIF_N,* -V 210,150,CONT_POLY,* -V 210,350,CONT_DIF_P,* -V 330,100,CONT_DIF_N,* -V 160,100,CONT_POLY,* -V 100,100,CONT_POLY,* -V 30,200,CONT_POLY,* -V 150,250,CONT_POLY,* -V 90,450,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 840,350,CONT_DIF_P,* -V 960,300,CONT_DIF_P,* -V 960,450,CONT_DIF_P,* -V 840,450,CONT_DIF_P,* -V 840,400,CONT_DIF_P,* -V 900,300,CONT_DIF_P,* -V 960,400,CONT_DIF_P,* -V 960,350,CONT_DIF_P,* -V 740,400,CONT_DIF_P,* -V 570,450,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 90,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 330,50,CONT_DIF_N,* -V 960,100,CONT_DIF_N,* -V 960,50,CONT_DIF_N,* -V 840,50,CONT_DIF_N,* -V 900,100,CONT_DIF_N,* -V 740,100,CONT_DIF_N,* -V 570,50,CONT_DIF_N,* -V 450,100,CONT_DIF_N,* -V 330,50,CONT_DIF_N,* -V 670,100,CONT_DIF_N,* -V 510,30,CONT_BODY_P,* -V 390,30,CONT_BODY_P,* -V 450,30,CONT_BODY_P,* -V 210,300,CONT_POLY,* -V 100,330,CONT_POLY,* -V 160,330,CONT_POLY,* -V 550,300,CONT_POLY,* -V 550,150,CONT_POLY,* -V 500,150,CONT_POLY,* -V 850,200,CONT_POLY,* -V 640,150,CONT_POLY,* -V 450,200,CONT_POLY,* -V 900,250,CONT_VIA,* -V 800,200,CONT_POLY,* -V 690,300,CONT_POLY,* -V 750,200,CONT_VIA2,* -V 750,200,CONT_VIA,* -V 740,200,CONT_POLY,* -V 840,300,CONT_DIF_P,* -V 400,200,CONT_VIA2,* -V 400,200,CONT_VIA,* -V 400,200,CONT_POLY,* -V 500,200,CONT_VIA2,* -V 500,200,CONT_VIA,* -V 250,200,CONT_VIA2,* -V 260,200,CONT_VIA,* -V 400,300,CONT_POLY,* -V 450,470,CONT_BODY_N,* -V 510,470,CONT_BODY_N,* -V 390,470,CONT_BODY_N,* -V 330,350,CONT_DIF_P,* -V 330,470,CONT_BODY_N,* -V 570,350,CONT_DIF_P,* -V 670,400,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.vbe b/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.vbe deleted file mode 100644 index 3b5ea227..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4.vbe +++ /dev/null @@ -1,43 +0,0 @@ -ENTITY dp_dff_scan_x4 IS -PORT ( - ckx : in BIT; - nckx : in BIT; - wenx : in BIT; - nwenx : in BIT; - scanx : in BIT; - nscanx : in BIT; - i : in BIT; - scin : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_dff_scan_x4; - -ARCHITECTURE vbe OF dp_dff_scan_x4 IS - SIGNAL ff : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_dff_scan_x4" - SEVERITY WARNING; - - ASSERT (ckx xor nckx) - REPORT "wrong values for ckx and nckx in dp_dff_scan_x4" - SEVERITY WARNING; - - ASSERT (wenx xor nwenx) - REPORT "wrong values for wenx and nwenx in dp_dff_scan_x4" - SEVERITY WARNING; - - ASSERT (scanx xor nscanx) - REPORT "wrong values for scanx and nscanx in dp_dff_scan_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1') - BEGIN - ff <= GUARDED ((scanx and scin) or (nscanx and ((wenx and i) or (nwenx and ff)))); - END BLOCK label0; - - q <= ff; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.ap deleted file mode 100644 index 096dd820..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.ap +++ /dev/null @@ -1,392 +0,0 @@ -V ALLIANCE : 6 -H dp_dff_scan_x4_buf,P,14/11/2000,10 -A 0,0,1000,1000 -R 650,400,ref_ref,nckx -R 750,400,ref_ref,ckx -R 500,400,ref_ref,scanx -R 400,400,ref_ref,nscanx -R 250,400,ref_ref,nwenx -R 150,400,ref_ref,wenx -R 950,700,ref_ref,scin -R 900,300,ref_ref,scout -R 900,250,ref_ref,scout -R 900,200,ref_ref,scout -R 900,150,ref_ref,scout -R 900,100,ref_ref,scout -R 900,350,ref_ref,scout -R 900,400,ref_ref,scout -S 150,150,750,150,20,*,RIGHT,TALU2 -S 150,400,750,400,20,*,LEFT,TALU2 -S 150,600,750,600,20,*,RIGHT,TALU2 -S 650,150,650,600,20,nckx,DOWN,CALU3 -S 500,150,500,600,20,scanx,DOWN,CALU3 -S 400,150,400,600,20,nscanx,DOWN,CALU3 -S 250,150,250,600,20,nwenx,DOWN,CALU3 -S 150,150,150,600,20,wenx,DOWN,CALU3 -S 200,850,200,850,10,wen,LEFT,CALU1 -S 450,850,450,850,10,scan,LEFT,CALU1 -S 700,850,700,850,10,ck,LEFT,CALU1 -S 900,100,900,400,20,scout,UP,CALU1 -S 0,470,1000,470,60,vdd,RIGHT,CALU1 -S 0,530,1000,530,60,vdd,RIGHT,CALU1 -S 0,30,1000,30,60,vss,RIGHT,CALU1 -S 0,970,1000,970,60,vss,RIGHT,CALU1 -S 950,700,950,700,10,scin,LEFT,CALU1 -S 140,220,210,220,20,*,RIGHT,ALU1 -S 210,220,290,220,30,*,RIGHT,POLY -S 110,220,170,220,30,*,RIGHT,POLY -S 260,740,260,790,20,*,DOWN,ALU1 -S 140,660,140,900,20,*,UP,ALU1 -S 110,660,170,660,30,*,RIGHT,POLY -S 320,900,320,970,20,*,UP,ALU1 -S 320,50,320,150,20,*,UP,ALU1 -S 80,900,80,970,20,*,DOWN,ALU1 -S 200,50,200,150,20,*,UP,ALU1 -S 80,50,80,150,20,*,UP,ALU1 -S 320,280,320,680,20,*,UP,ALU1 -S 200,900,200,940,20,*,UP,ALU1 -S 140,790,260,790,20,*,RIGHT,ALU1 -S 570,280,570,680,20,*,UP,ALU1 -S 450,50,450,150,20,*,UP,ALU1 -S 570,50,570,150,20,*,UP,ALU1 -S 820,50,820,150,20,*,UP,ALU1 -S 700,50,700,150,20,*,UP,ALU1 -S 390,790,510,790,20,*,RIGHT,ALU1 -S 450,900,450,940,20,*,UP,ALU1 -S 570,900,570,970,20,*,UP,ALU1 -S 700,900,700,940,20,*,UP,ALU1 -S 640,790,760,790,20,*,RIGHT,ALU1 -S 170,190,170,320,10,*,UP,POLY -S 290,190,290,320,10,*,UP,POLY -S 230,190,230,320,10,*,DOWN,POLY -S 170,850,230,850,30,*,RIGHT,POLY -S 230,820,230,860,10,*,DOWN,POLY -S 170,820,170,870,10,*,DOWN,POLY -S 110,190,110,320,10,*,DOWN,POLY -S 360,190,360,320,10,*,DOWN,POLY -S 480,190,480,320,10,*,DOWN,POLY -S 540,190,540,320,10,*,UP,POLY -S 420,190,420,320,10,*,UP,POLY -S 790,190,790,320,10,*,UP,POLY -S 730,190,730,320,10,*,DOWN,POLY -S 610,190,610,320,10,*,DOWN,POLY -S 670,190,670,320,10,*,UP,POLY -S 420,820,420,870,10,*,DOWN,POLY -S 480,820,480,860,10,*,DOWN,POLY -S 420,850,480,850,30,*,RIGHT,POLY -S 670,850,730,850,30,*,RIGHT,POLY -S 730,820,730,860,10,*,DOWN,POLY -S 670,820,670,870,10,*,DOWN,POLY -S 140,30,140,170,30,*,UP,NDIF -S 200,30,200,170,30,*,UP,NDIF -S 110,10,110,190,10,*,UP,NTRANS -S 170,10,170,190,10,*,DOWN,NTRANS -S 320,30,320,170,30,*,UP,NDIF -S 80,30,80,170,30,*,UP,NDIF -S 290,10,290,190,10,*,DOWN,NTRANS -S 260,30,260,170,30,*,UP,NDIF -S 230,10,230,190,10,*,DOWN,NTRANS -S 140,890,140,960,30,*,UP,NDIF -S 200,890,200,960,30,*,UP,NDIF -S 170,870,170,980,10,*,UP,NTRANS -S 570,30,570,170,30,*,UP,NDIF -S 420,10,420,190,10,*,DOWN,NTRANS -S 360,10,360,190,10,*,UP,NTRANS -S 450,30,450,170,30,*,UP,NDIF -S 390,30,390,170,30,*,UP,NDIF -S 480,10,480,190,10,*,DOWN,NTRANS -S 510,30,510,170,30,*,UP,NDIF -S 540,10,540,190,10,*,DOWN,NTRANS -S 820,30,820,170,30,*,UP,NDIF -S 640,30,640,170,30,*,UP,NDIF -S 700,30,700,170,30,*,UP,NDIF -S 610,10,610,190,10,*,UP,NTRANS -S 670,10,670,190,10,*,DOWN,NTRANS -S 790,10,790,190,10,*,DOWN,NTRANS -S 760,30,760,170,30,*,UP,NDIF -S 730,10,730,190,10,*,DOWN,NTRANS -S 450,890,450,960,30,*,UP,NDIF -S 390,890,390,960,30,*,UP,NDIF -S 640,890,640,960,30,*,UP,NDIF -S 700,890,700,960,30,*,UP,NDIF -S 420,870,420,980,10,*,UP,NTRANS -S 670,870,670,980,10,*,UP,NTRANS -S 260,730,260,800,30,*,UP,PDIF -S 80,340,80,630,30,*,UP,PDIF -S 110,320,110,650,10,*,UP,PTRANS -S 200,340,200,630,30,*,UP,PDIF -S 140,340,140,630,30,*,UP,PDIF -S 170,320,170,650,10,*,UP,PTRANS -S 320,340,320,630,30,*,DOWN,PDIF -S 290,320,290,650,10,*,DOWN,PTRANS -S 260,340,260,630,30,*,UP,PDIF -S 230,320,230,650,10,*,UP,PTRANS -S 140,730,140,800,30,*,UP,PDIF -S 170,710,170,820,10,*,DOWN,PTRANS -S 210,730,210,800,30,*,UP,PDIF -S 230,710,230,820,10,*,DOWN,PTRANS -S 570,340,570,630,30,*,DOWN,PDIF -S 420,320,420,650,10,*,UP,PTRANS -S 390,340,390,630,30,*,UP,PDIF -S 450,340,450,630,30,*,UP,PDIF -S 360,320,360,650,10,*,UP,PTRANS -S 0,500,1000,500,460,*,RIGHT,NWELL -S 480,320,480,650,10,*,UP,PTRANS -S 510,340,510,630,30,*,UP,PDIF -S 540,320,540,650,10,*,DOWN,PTRANS -S 700,340,700,630,30,*,UP,PDIF -S 640,340,640,630,30,*,UP,PDIF -S 670,320,670,650,10,*,UP,PTRANS -S 820,340,820,630,30,*,DOWN,PDIF -S 610,320,610,650,10,*,UP,PTRANS -S 790,320,790,650,10,*,DOWN,PTRANS -S 760,340,760,630,30,*,UP,PDIF -S 730,320,730,650,10,*,UP,PTRANS -S 390,730,390,800,30,*,UP,PDIF -S 510,730,510,800,30,*,UP,PDIF -S 640,730,640,800,30,*,UP,PDIF -S 480,710,480,820,10,*,DOWN,PTRANS -S 460,730,460,800,30,*,UP,PDIF -S 420,710,420,820,10,*,DOWN,PTRANS -S 710,730,710,800,30,*,UP,PDIF -S 730,710,730,820,10,*,DOWN,PTRANS -S 760,730,760,800,30,*,UP,PDIF -S 670,710,670,820,10,*,DOWN,PTRANS -S 510,660,510,790,20,*,DOWN,ALU1 -S 760,660,760,790,20,*,DOWN,ALU1 -S 640,740,640,900,20,*,UP,ALU1 -S 390,740,390,900,20,*,UP,ALU1 -S 480,660,540,660,30,*,RIGHT,POLY -S 730,660,790,660,30,*,RIGHT,POLY -S 110,770,830,770,80,*,RIGHT,NWELL -S 440,220,510,220,20,*,RIGHT,ALU1 -S 690,220,760,220,20,*,RIGHT,ALU1 -S 360,220,440,220,30,*,RIGHT,POLY -S 480,220,540,220,30,*,RIGHT,POLY -S 610,220,690,220,30,*,RIGHT,POLY -S 730,220,790,220,30,*,RIGHT,POLY -S 80,290,80,680,20,*,UP,ALU1 -S 510,100,510,400,20,*,UP,ALU1 -S 390,100,390,400,20,*,UP,ALU1 -S 140,100,140,400,20,*,UP,ALU1 -S 260,100,260,400,20,*,UP,ALU1 -S 640,100,640,400,20,*,UP,ALU1 -S 760,100,760,400,20,*,UP,ALU1 -S 700,280,700,740,20,*,DOWN,ALU1 -S 450,290,450,740,20,*,UP,ALU1 -S 200,290,200,740,20,*,DOWN,ALU1 -S 850,820,850,870,10,*,DOWN,POLY -S 820,890,820,960,30,*,UP,NDIF -S 850,710,850,820,10,*,DOWN,PTRANS -S 820,730,820,800,30,*,UP,PDIF -S 820,900,820,950,20,*,UP,ALU1 -S 820,280,820,790,20,*,UP,ALU1 -S 880,730,880,800,30,*,UP,PDIF -S 880,660,880,900,20,*,DOWN,ALU1 -S 850,710,950,710,10,*,RIGHT,POLY -S 850,870,850,940,10,*,UP,NTRANS -S 880,890,880,920,30,*,UP,NDIF -S 870,190,870,320,10,*,DOWN,POLY -S 870,320,870,650,10,*,UP,PTRANS -S 900,30,900,170,30,*,UP,NDIF -S 870,10,870,190,10,*,DOWN,NTRANS -S 900,340,900,630,30,*,UP,PDIF -S 840,30,840,170,30,*,UP,NDIF -S 840,340,840,630,30,*,DOWN,PDIF -S 750,150,750,600,20,ckx,DOWN,CALU3 -V 950,700,CONT_POLY,* -V 210,220,CONT_POLY,* -V 140,660,CONT_POLY,* -V 150,400,CONT_VIA2,* -V 150,600,CONT_VIA2,* -V 250,600,CONT_VIA2,* -V 150,150,CONT_VIA2,* -V 250,400,CONT_VIA2,* -V 500,400,CONT_VIA2,* -V 400,150,CONT_VIA2,* -V 500,600,CONT_VIA2,* -V 400,600,CONT_VIA2,* -V 400,400,CONT_VIA2,* -V 750,600,CONT_VIA2,* -V 650,150,CONT_VIA2,* -V 750,400,CONT_VIA2,* -V 650,400,CONT_VIA2,* -V 650,600,CONT_VIA2,* -V 150,150,CONT_VIA,* -V 150,400,CONT_VIA,* -V 150,600,CONT_VIA,* -V 250,600,CONT_VIA,* -V 250,400,CONT_VIA,* -V 400,150,CONT_VIA,* -V 500,400,CONT_VIA,* -V 500,600,CONT_VIA,* -V 400,600,CONT_VIA,* -V 400,400,CONT_VIA,* -V 650,150,CONT_VIA,* -V 650,600,CONT_VIA,* -V 750,600,CONT_VIA,* -V 750,400,CONT_VIA,* -V 650,400,CONT_VIA,* -V 200,850,CONT_POLY,* -V 450,850,CONT_POLY,* -V 700,850,CONT_POLY,* -V 570,970,CONT_BODY_P,* -V 320,970,CONT_BODY_P,* -V 80,970,CONT_BODY_P,* -V 320,900,CONT_BODY_P,* -V 80,900,CONT_BODY_P,* -V 570,900,CONT_BODY_P,* -V 320,100,CONT_DIF_N,* -V 260,100,CONT_DIF_N,* -V 320,50,CONT_DIF_N,* -V 320,150,CONT_DIF_N,* -V 260,150,CONT_DIF_N,* -V 80,50,CONT_DIF_N,* -V 80,150,CONT_DIF_N,* -V 80,100,CONT_DIF_N,* -V 200,100,CONT_DIF_N,* -V 200,50,CONT_DIF_N,* -V 200,150,CONT_DIF_N,* -V 140,900,CONT_DIF_N,* -V 140,150,CONT_DIF_N,* -V 140,100,CONT_DIF_N,* -V 200,900,CONT_DIF_N,* -V 200,950,CONT_DIF_N,* -V 570,50,CONT_DIF_N,* -V 510,100,CONT_DIF_N,* -V 570,100,CONT_DIF_N,* -V 390,100,CONT_DIF_N,* -V 390,150,CONT_DIF_N,* -V 450,150,CONT_DIF_N,* -V 450,50,CONT_DIF_N,* -V 450,100,CONT_DIF_N,* -V 510,150,CONT_DIF_N,* -V 570,150,CONT_DIF_N,* -V 760,100,CONT_DIF_N,* -V 820,50,CONT_DIF_N,* -V 640,150,CONT_DIF_N,* -V 640,100,CONT_DIF_N,* -V 820,100,CONT_DIF_N,* -V 820,150,CONT_DIF_N,* -V 760,150,CONT_DIF_N,* -V 700,100,CONT_DIF_N,* -V 700,50,CONT_DIF_N,* -V 700,150,CONT_DIF_N,* -V 700,900,CONT_DIF_N,* -V 700,950,CONT_DIF_N,* -V 450,950,CONT_DIF_N,* -V 450,900,CONT_DIF_N,* -V 390,900,CONT_DIF_N,* -V 640,900,CONT_DIF_N,* -V 140,790,CONT_DIF_P,* -V 200,740,CONT_DIF_P,* -V 140,740,CONT_DIF_P,* -V 200,290,CONT_BODY_N,* -V 80,290,CONT_BODY_N,* -V 320,290,CONT_BODY_N,* -V 80,600,CONT_DIF_P,* -V 80,350,CONT_DIF_P,* -V 80,550,CONT_DIF_P,* -V 80,500,CONT_DIF_P,* -V 80,450,CONT_DIF_P,* -V 80,400,CONT_DIF_P,* -V 200,350,CONT_DIF_P,* -V 200,450,CONT_DIF_P,* -V 200,550,CONT_DIF_P,* -V 200,400,CONT_DIF_P,* -V 200,500,CONT_DIF_P,* -V 320,400,CONT_DIF_P,* -V 320,350,CONT_DIF_P,* -V 320,450,CONT_DIF_P,* -V 320,500,CONT_DIF_P,* -V 320,550,CONT_DIF_P,* -V 320,600,CONT_DIF_P,* -V 260,400,CONT_DIF_P,* -V 260,350,CONT_DIF_P,* -V 140,350,CONT_DIF_P,* -V 140,400,CONT_DIF_P,* -V 140,600,CONT_DIF_P,* -V 260,600,CONT_DIF_P,* -V 260,790,CONT_DIF_P,* -V 260,740,CONT_DIF_P,* -V 200,680,CONT_BODY_N,* -V 320,680,CONT_BODY_N,* -V 80,680,CONT_BODY_N,* -V 450,550,CONT_DIF_P,* -V 450,450,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 570,290,CONT_BODY_N,* -V 450,290,CONT_BODY_N,* -V 570,600,CONT_DIF_P,* -V 570,550,CONT_DIF_P,* -V 570,500,CONT_DIF_P,* -V 570,450,CONT_DIF_P,* -V 570,350,CONT_DIF_P,* -V 570,400,CONT_DIF_P,* -V 450,500,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 570,680,CONT_BODY_N,* -V 450,680,CONT_BODY_N,* -V 510,600,CONT_DIF_P,* -V 390,600,CONT_DIF_P,* -V 390,400,CONT_DIF_P,* -V 390,350,CONT_DIF_P,* -V 510,350,CONT_DIF_P,* -V 510,400,CONT_DIF_P,* -V 700,350,CONT_DIF_P,* -V 700,450,CONT_DIF_P,* -V 700,550,CONT_DIF_P,* -V 820,500,CONT_DIF_P,* -V 820,550,CONT_DIF_P,* -V 820,600,CONT_DIF_P,* -V 700,290,CONT_BODY_N,* -V 820,290,CONT_BODY_N,* -V 760,600,CONT_DIF_P,* -V 700,680,CONT_BODY_N,* -V 820,680,CONT_BODY_N,* -V 700,400,CONT_DIF_P,* -V 700,500,CONT_DIF_P,* -V 820,400,CONT_DIF_P,* -V 820,350,CONT_DIF_P,* -V 820,450,CONT_DIF_P,* -V 390,790,CONT_DIF_P,* -V 760,400,CONT_DIF_P,* -V 760,350,CONT_DIF_P,* -V 640,350,CONT_DIF_P,* -V 640,400,CONT_DIF_P,* -V 640,600,CONT_DIF_P,* -V 510,740,CONT_DIF_P,* -V 510,790,CONT_DIF_P,* -V 390,740,CONT_DIF_P,* -V 450,740,CONT_DIF_P,* -V 700,740,CONT_DIF_P,* -V 640,740,CONT_DIF_P,* -V 760,790,CONT_DIF_P,* -V 760,740,CONT_DIF_P,* -V 640,790,CONT_DIF_P,* -V 510,660,CONT_POLY,* -V 760,660,CONT_POLY,* -V 700,600,CONT_DIF_P,* -V 450,600,CONT_DIF_P,* -V 200,600,CONT_DIF_P,* -V 440,220,CONT_POLY,* -V 690,220,CONT_POLY,* -V 750,150,CONT_VIA2,* -V 750,150,CONT_VIA,* -V 500,150,CONT_VIA2,* -V 500,150,CONT_VIA,* -V 250,150,CONT_VIA2,* -V 250,150,CONT_VIA,* -V 880,900,CONT_DIF_N,* -V 820,900,CONT_DIF_N,* -V 820,790,CONT_DIF_P,* -V 880,740,CONT_DIF_P,* -V 820,740,CONT_DIF_P,* -V 820,950,CONT_DIF_N,* -V 880,660,CONT_POLY,* -V 880,790,CONT_DIF_P,* -V 900,150,CONT_DIF_N,* -V 900,100,CONT_DIF_N,* -V 900,400,CONT_DIF_P,* -V 900,350,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.vbe deleted file mode 100644 index 4c54ffef..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_scan_x4_buf.vbe +++ /dev/null @@ -1,33 +0,0 @@ -ENTITY dp_dff_scan_x4_buf IS -PORT ( - ck : in BIT; - wen : in BIT; - scan : in BIT; - scin : in BIT; - ckx : out BIT; - nckx : out BIT; - wenx : out BIT; - nwenx : out BIT; - scanx : out BIT; - nscanx : out BIT; - scout : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_dff_scan_x4_buf; - -ARCHITECTURE vbe OF dp_dff_scan_x4_buf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_dff_scan_x4_buf" - SEVERITY WARNING; - - ckx <= ck; - nckx <= not ck; - wenx <= wen; - nwenx <= not wen; - scanx <= scan; - nscanx <= not scan; - scout <= scin; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_dff_x4.ap b/alliance/share/cells/dp_sxlib/dp_dff_x4.ap deleted file mode 100644 index bb6f7200..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_x4.ap +++ /dev/null @@ -1,170 +0,0 @@ -V ALLIANCE : 6 -H dp_dff_x4,P,26/ 9/2000,100 -A 0,0,7000,5000 -R 3000,2000,ref_ref,nckx -R 500,4000,ref_ref,i_40 -R 500,1000,ref_ref,i_10 -R 500,1500,ref_ref,i_15 -R 500,2000,ref_ref,i_20 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 6000,1500,ref_ref,q_15 -R 6000,1000,ref_ref,q_10 -R 6000,4000,ref_ref,q_40 -R 6000,3000,ref_ref,q_30 -R 6000,2000,ref_ref,q_20 -R 6000,3500,ref_ref,q_35 -R 500,2500,ref_ref,i_25 -R 6000,2500,ref_ref,q_25 -R 1000,2000,ref_ref,wenx -R 2000,2000,ref_ref,nwenx -R 4500,2000,ref_ref,ckx -S 3000,1500,3400,1500,200,*,RIGHT,ALU1 -S 3000,3000,3900,3000,200,*,RIGHT,ALU1 -S 3000,1500,3000,3000,100,*,DOWN,ALU1 -S 3000,2000,3000,2000,200,nckx,LEFT,CALU3 -S 4400,2500,4400,3500,100,*,DOWN,ALU1 -S 3700,3500,3700,4000,100,*,DOWN,ALU1 -S 3700,3500,4400,3500,100,*,RIGHT,ALU1 -S 300,3300,300,4600,300,*,UP,PDIF -S 5100,2600,5100,4900,100,*,DOWN,PTRANS -S 6300,2600,6300,4900,100,*,DOWN,PTRANS -S 6600,2800,6600,4700,300,*,DOWN,PDIF -S 0,4000,7000,4000,2600,*,RIGHT,NWELL -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1900,3100,1900,4400,100,*,UP,PTRANS -S 1100,3100,1100,4400,100,*,UP,PTRANS -S 5700,2600,5700,4900,100,*,DOWN,PTRANS -S 6000,2800,6000,4700,300,*,DOWN,PDIF -S 4700,2600,4700,4900,100,*,DOWN,PTRANS -S 5300,2800,5300,4700,300,*,DOWN,PDIF -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 3700,3800,3700,4700,300,*,DOWN,PDIF -S 2700,3300,2700,4700,300,*,UP,PDIF -S 3000,3600,3000,4900,100,*,DOWN,PTRANS -S 3400,3600,3400,4900,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,500,*,UP,PDIF -S 4700,100,4700,1400,100,*,UP,NTRANS -S 6300,100,6300,1400,100,*,UP,NTRANS -S 1900,600,1900,1400,100,*,DOWN,NTRANS -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 1100,600,1100,1400,100,*,DOWN,NTRANS -S 3400,600,3400,1400,100,*,UP,NTRANS -S 3000,600,3000,1400,100,*,UP,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 5700,100,5700,1400,100,*,UP,NTRANS -S 5100,100,5100,1400,100,*,UP,NTRANS -S 4400,300,4400,1200,300,*,DOWN,NDIF -S 300,400,300,1200,300,*,DOWN,NDIF -S 300,300,300,1200,300,*,DOWN,NDIF -S 5400,300,5400,1200,300,*,DOWN,NDIF -S 6000,300,6000,1200,300,*,DOWN,NDIF -S 2700,400,2700,1200,300,*,DOWN,NDIF -S 6600,300,6600,1200,300,*,DOWN,NDIF -S 1500,800,1500,1200,500,*,UP,NDIF -S 3700,800,3700,1200,300,*,DOWN,NDIF -S 5700,1400,5700,2600,100,*,DOWN,POLY -S 4700,2500,4700,2600,100,*,DOWN,POLY -S 5100,1400,5100,2600,100,*,DOWN,POLY -S 5500,2000,6300,2000,100,*,RIGHT,POLY -S 6300,1400,6300,2600,100,*,DOWN,POLY -S 4300,1400,4700,1400,100,*,LEFT,POLY -S 3900,2500,4700,2500,100,*,LEFT,POLY -S 3900,2500,3900,3000,100,*,UP,POLY -S 4300,1400,4300,2000,100,*,DOWN,POLY -S 3400,2000,4300,2000,100,*,RIGHT,POLY -S 1500,2000,3000,2000,100,*,RIGHT,POLY -S 1100,1400,1100,2500,100,*,UP,POLY -S 1100,2500,1900,2500,100,*,RIGHT,POLY -S 3400,2000,3400,3600,100,*,DOWN,POLY -S 3000,900,3000,3600,100,*,DOWN,POLY -S 1900,2500,1900,3100,100,*,DOWN,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 2700,500,2700,1000,200,*,UP,ALU1 -S 1000,4000,2000,4000,100,*,LEFT,ALU1 -S 2000,1500,2000,4000,100,*,UP,ALU1 -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 6600,500,6600,1000,200,*,DOWN,ALU1 -S 6600,3000,6600,4500,200,*,DOWN,ALU1 -S 4400,4000,4900,4000,100,*,RIGHT,ALU1 -S 3700,1000,3900,1000,200,*,RIGHT,ALU1 -S 3900,1500,5000,1500,100,*,RIGHT,ALU1 -S 3900,1000,3900,2500,100,*,DOWN,ALU1 -S 3900,2500,4400,2500,100,*,RIGHT,ALU1 -S 4900,2500,4900,4000,100,*,DOWN,ALU1 -S 1000,3000,1000,4000,100,*,DOWN,ALU1 -S 2700,3500,2700,4500,200,*,DOWN,ALU1 -S 5400,3000,5400,4500,200,*,DOWN,ALU1 -S 4900,2500,5500,2500,100,*,RIGHT,ALU1 -S 4400,1000,5500,1000,100,*,LEFT,ALU1 -S 5500,1000,5500,2500,100,*,DOWN,ALU1 -S 5000,1500,5000,1900,100,*,UP,ALU1 -S 1000,2000,4500,2000,200,*,RIGHT,TALU2 -S 0,300,7000,300,600,vss,RIGHT,CALU1 -S 0,4700,7000,4700,600,vdd,RIGHT,CALU1 -S 500,1000,500,4000,200,i,UP,CALU1 -S 6000,1000,6000,4000,200,q,DOWN,CALU1 -S 2500,2500,6000,2500,200,q,RIGHT,CALU2 -S 1000,2000,1000,2000,200,wenx,LEFT,CALU3 -S 2000,2000,2000,2000,200,nwenx,LEFT,CALU3 -S 4500,2000,4500,2000,200,ckx,LEFT,CALU3 -V 3000,2000,CONT_VIA,* -V 3000,2000,CONT_VIA2,* -V 5400,4000,CONT_DIF_P,* -V 5400,4500,CONT_DIF_P,* -V 6600,4500,CONT_DIF_P,* -V 6600,3000,CONT_DIF_P,* -V 5400,3500,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 5400,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 6600,3500,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 6000,3000,CONT_DIF_P,* -V 6600,4000,CONT_DIF_P,* -V 2700,500,CONT_DIF_N,* -V 4400,1000,CONT_DIF_N,* -V 6000,1000,CONT_DIF_N,* -V 5400,500,CONT_DIF_N,* -V 6600,500,CONT_DIF_N,* -V 6600,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 3700,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 1500,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 3700,300,CONT_BODY_P,* -V 500,3000,CONT_POLY,* -V 500,1500,CONT_POLY,* -V 3900,3000,CONT_POLY,* -V 5000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3400,1500,CONT_POLY,* -V 5500,2000,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2500,1500,CONT_POLY,* -V 2500,3000,CONT_POLY,* -V 1000,3000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 4400,2000,CONT_POLY,* -V 4500,2000,CONT_VIA,* -V 6000,2500,CONT_VIA,* -V 2000,2000,CONT_VIA,* -V 1000,2000,CONT_VIA,* -V 2500,2500,CONT_VIA,* -V 2000,2000,CONT_VIA2,* -V 1000,2000,CONT_VIA2,* -V 4500,2000,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_dff_x4.vbe b/alliance/share/cells/dp_sxlib/dp_dff_x4.vbe deleted file mode 100644 index 8a10f8e4..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_x4.vbe +++ /dev/null @@ -1,36 +0,0 @@ -ENTITY dp_dff_x4 IS -PORT ( - ckx : in BIT; - nckx : in BIT; - wenx : in BIT; - nwenx : in BIT; - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_dff_x4; - -ARCHITECTURE vbe OF dp_dff_x4 IS - SIGNAL ff : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_dff_x4" - SEVERITY WARNING; - - ASSERT (ckx xor nckx) - REPORT "wrong values for ckx and nckx in dp_dff_x4" - SEVERITY WARNING; - - ASSERT (wenx xor nwenx) - REPORT "wrong values for wenx and nwenx in dp_dff_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1') - BEGIN - ff <= GUARDED ((wenx and i) or (nwenx and ff)); - END BLOCK label0; - - q <= ff; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.ap deleted file mode 100644 index 2636e48c..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.ap +++ /dev/null @@ -1,252 +0,0 @@ -V ALLIANCE : 6 -H dp_dff_x4_buf,P,14/11/2000,10 -A 0,0,700,1000 -R 100,400,ref_ref,wenx -R 200,400,ref_ref,nwenx -R 350,400,ref_ref,nckx -R 450,400,ref_ref,ckx -S 100,600,450,600,20,*,RIGHT,TALU2 -S 100,400,450,400,20,*,LEFT,TALU2 -S 100,150,450,150,20,*,RIGHT,TALU2 -S 450,150,460,150,20,*,RIGHT,ALU1 -S 150,220,240,220,30,*,RIGHT,POLY -S 100,220,160,220,20,*,RIGHT,ALU1 -S 60,220,120,220,30,*,RIGHT,POLY -S 90,660,90,900,20,*,UP,ALU1 -S 210,740,210,790,20,*,DOWN,ALU1 -S 60,660,120,660,30,*,RIGHT,POLY -S 0,500,700,500,460,*,RIGHT,NWELL -S 70,770,480,770,80,*,RIGHT,NWELL -S 90,340,90,630,30,*,UP,PDIF -S 120,320,120,650,10,*,UP,PTRANS -S 270,340,270,630,30,*,DOWN,PDIF -S 30,340,30,630,30,*,UP,PDIF -S 210,730,210,800,30,*,UP,PDIF -S 60,320,60,650,10,*,UP,PTRANS -S 180,710,180,820,10,*,DOWN,PTRANS -S 160,730,160,800,30,*,UP,PDIF -S 120,710,120,820,10,*,DOWN,PTRANS -S 90,730,90,800,30,*,UP,PDIF -S 180,320,180,650,10,*,UP,PTRANS -S 210,340,210,630,30,*,UP,PDIF -S 240,320,240,650,10,*,DOWN,PTRANS -S 310,320,310,650,10,*,UP,PTRANS -S 400,340,400,630,30,*,UP,PDIF -S 340,340,340,630,30,*,UP,PDIF -S 370,320,370,650,10,*,UP,PTRANS -S 520,340,520,630,30,*,DOWN,PDIF -S 490,320,490,650,10,*,DOWN,PTRANS -S 460,340,460,630,30,*,UP,PDIF -S 430,320,430,650,10,*,UP,PTRANS -S 340,730,340,800,30,*,UP,PDIF -S 460,730,460,800,30,*,UP,PDIF -S 370,710,370,820,10,*,DOWN,PTRANS -S 410,730,410,800,30,*,UP,PDIF -S 430,710,430,820,10,*,DOWN,PTRANS -S 150,340,150,630,30,*,UP,PDIF -S 60,10,60,190,10,*,UP,NTRANS -S 120,10,120,190,10,*,DOWN,NTRANS -S 150,30,150,170,30,*,UP,NDIF -S 180,10,180,190,10,*,DOWN,NTRANS -S 210,30,210,170,30,*,UP,NDIF -S 240,10,240,190,10,*,DOWN,NTRANS -S 30,30,30,170,30,*,UP,NDIF -S 270,30,270,170,30,*,UP,NDIF -S 90,30,90,170,30,*,UP,NDIF -S 150,890,150,960,30,*,UP,NDIF -S 90,890,90,960,30,*,UP,NDIF -S 120,870,120,980,10,*,UP,NTRANS -S 310,10,310,190,10,*,UP,NTRANS -S 370,10,370,190,10,*,DOWN,NTRANS -S 520,30,520,170,30,*,UP,NDIF -S 430,10,430,190,10,*,DOWN,NTRANS -S 400,30,400,170,30,*,UP,NDIF -S 340,30,340,170,30,*,UP,NDIF -S 490,10,490,190,10,*,DOWN,NTRANS -S 460,30,460,170,30,*,UP,NDIF -S 340,890,340,960,30,*,UP,NDIF -S 400,890,400,960,30,*,UP,NDIF -S 370,870,370,980,10,*,UP,NTRANS -S 490,190,490,320,10,*,UP,POLY -S 120,820,120,870,10,*,DOWN,POLY -S 430,190,430,320,10,*,DOWN,POLY -S 60,190,60,320,10,*,DOWN,POLY -S 370,190,370,320,10,*,UP,POLY -S 120,190,120,320,10,*,UP,POLY -S 370,820,370,870,10,*,DOWN,POLY -S 370,850,430,850,30,*,RIGHT,POLY -S 430,820,430,860,10,*,DOWN,POLY -S 180,820,180,860,10,*,DOWN,POLY -S 120,850,180,850,30,*,RIGHT,POLY -S 310,190,310,320,10,*,DOWN,POLY -S 180,190,180,320,10,*,DOWN,POLY -S 240,190,240,320,10,*,UP,POLY -S 430,660,490,660,30,*,RIGHT,POLY -S 430,220,490,220,30,*,RIGHT,POLY -S 310,220,390,220,30,*,RIGHT,POLY -S 400,280,400,740,20,*,UP,ALU1 -S 30,50,30,150,20,*,UP,ALU1 -S 210,100,210,400,20,*,UP,ALU1 -S 30,350,30,680,20,*,UP,ALU1 -S 270,280,270,680,20,*,UP,ALU1 -S 270,50,270,150,20,*,UP,ALU1 -S 150,900,150,940,20,*,UP,ALU1 -S 90,790,210,790,20,*,RIGHT,ALU1 -S 340,100,340,400,20,*,UP,ALU1 -S 150,50,150,150,20,*,UP,ALU1 -S 150,280,150,740,20,*,UP,ALU1 -S 30,900,30,970,20,*,DOWN,ALU1 -S 520,50,520,150,20,*,UP,ALU1 -S 400,50,400,150,20,*,UP,ALU1 -S 520,280,520,680,20,*,UP,ALU1 -S 460,100,460,400,20,*,UP,ALU1 -S 90,100,90,400,20,*,UP,ALU1 -S 460,660,460,790,20,*,DOWN,ALU1 -S 340,740,340,900,20,*,UP,ALU1 -S 520,900,520,970,20,*,UP,ALU1 -S 400,900,400,940,20,*,UP,ALU1 -S 340,790,460,790,20,*,RIGHT,ALU1 -S 270,900,270,970,20,*,UP,ALU1 -S 390,220,460,220,20,*,RIGHT,ALU1 -S 600,50,600,150,20,*,UP,ALU1 -S 0,970,700,970,60,vss,RIGHT,CALU1 -S 0,30,700,30,60,vss,RIGHT,CALU1 -S 0,530,700,530,60,vdd,RIGHT,CALU1 -S 0,470,700,470,60,vdd,RIGHT,CALU1 -S 150,850,150,850,10,wen,LEFT,CALU1 -S 400,850,400,850,10,ck,LEFT,CALU1 -S 100,150,100,600,20,wenx,DOWN,CALU3 -S 200,150,200,600,20,nwenx,DOWN,CALU3 -S 350,150,350,600,20,nckx,DOWN,CALU3 -S 450,150,450,600,20,ckx,DOWN,CALU3 -S 200,150,210,150,20,*,RIGHT,ALU1 -V 450,150,CONT_VIA,* -V 450,150,CONT_VIA2,* -V 160,220,CONT_POLY,* -V 90,660,CONT_POLY,* -V 90,790,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 270,290,CONT_BODY_N,* -V 30,290,CONT_BODY_N,* -V 150,290,CONT_BODY_N,* -V 90,740,CONT_DIF_P,* -V 150,740,CONT_DIF_P,* -V 150,500,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,550,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,500,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 270,600,CONT_DIF_P,* -V 270,550,CONT_DIF_P,* -V 270,500,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 270,680,CONT_BODY_N,* -V 150,680,CONT_BODY_N,* -V 210,740,CONT_DIF_P,* -V 210,790,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 400,550,CONT_DIF_P,* -V 30,680,CONT_BODY_N,* -V 520,600,CONT_DIF_P,* -V 400,290,CONT_BODY_N,* -V 520,290,CONT_BODY_N,* -V 400,350,CONT_DIF_P,* -V 400,450,CONT_DIF_P,* -V 520,680,CONT_BODY_N,* -V 400,400,CONT_DIF_P,* -V 400,500,CONT_DIF_P,* -V 520,400,CONT_DIF_P,* -V 520,350,CONT_DIF_P,* -V 520,450,CONT_DIF_P,* -V 520,500,CONT_DIF_P,* -V 520,550,CONT_DIF_P,* -V 460,400,CONT_DIF_P,* -V 460,350,CONT_DIF_P,* -V 340,350,CONT_DIF_P,* -V 340,400,CONT_DIF_P,* -V 340,600,CONT_DIF_P,* -V 400,600,CONT_DIF_P,* -V 460,600,CONT_DIF_P,* -V 400,680,CONT_BODY_N,* -V 340,790,CONT_DIF_P,* -V 400,740,CONT_DIF_P,* -V 340,740,CONT_DIF_P,* -V 460,790,CONT_DIF_P,* -V 460,740,CONT_DIF_P,* -V 150,600,CONT_DIF_P,* -V 30,50,CONT_DIF_N,* -V 210,150,CONT_DIF_N,* -V 270,150,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,150,CONT_DIF_N,* -V 150,900,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 520,100,CONT_DIF_N,* -V 460,100,CONT_DIF_N,* -V 520,50,CONT_DIF_N,* -V 150,950,CONT_DIF_N,* -V 400,50,CONT_DIF_N,* -V 340,150,CONT_DIF_N,* -V 400,150,CONT_DIF_N,* -V 340,100,CONT_DIF_N,* -V 520,150,CONT_DIF_N,* -V 460,150,CONT_DIF_N,* -V 400,100,CONT_DIF_N,* -V 400,900,CONT_DIF_N,* -V 400,950,CONT_DIF_N,* -V 340,900,CONT_DIF_N,* -V 520,970,CONT_BODY_P,* -V 270,970,CONT_BODY_P,* -V 30,900,CONT_BODY_P,* -V 270,900,CONT_BODY_P,* -V 520,900,CONT_BODY_P,* -V 30,970,CONT_BODY_P,* -V 400,850,CONT_POLY,* -V 150,850,CONT_POLY,* -V 460,660,CONT_POLY,* -V 390,220,CONT_POLY,* -V 200,400,CONT_VIA,* -V 200,600,CONT_VIA,* -V 100,600,CONT_VIA,* -V 100,400,CONT_VIA,* -V 100,150,CONT_VIA,* -V 350,400,CONT_VIA,* -V 350,600,CONT_VIA,* -V 350,150,CONT_VIA,* -V 450,600,CONT_VIA,* -V 450,400,CONT_VIA,* -V 450,600,CONT_VIA2,* -V 350,150,CONT_VIA2,* -V 350,600,CONT_VIA2,* -V 100,150,CONT_VIA2,* -V 100,400,CONT_VIA2,* -V 200,400,CONT_VIA2,* -V 450,400,CONT_VIA2,* -V 350,400,CONT_VIA2,* -V 100,600,CONT_VIA2,* -V 200,600,CONT_VIA2,* -V 600,50,CONT_BODY_P,* -V 600,150,CONT_BODY_P,* -V 200,150,CONT_VIA2,* -V 200,150,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.vbe deleted file mode 100644 index 150e050f..00000000 --- a/alliance/share/cells/dp_sxlib/dp_dff_x4_buf.vbe +++ /dev/null @@ -1,25 +0,0 @@ -ENTITY dp_dff_x4_buf IS -PORT ( - ck : in BIT; - wen : in BIT; - ckx : out BIT; - nckx : out BIT; - wenx : out BIT; - nwenx : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_dff_x4_buf; - -ARCHITECTURE vbe OF dp_dff_x4_buf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_dff_x4_buf" - SEVERITY WARNING; - - ckx <= ck; - nckx <= not ck; - wenx <= wen; - nwenx <= not wen; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x2.ap b/alliance/share/cells/dp_sxlib/dp_mux_x2.ap deleted file mode 100644 index a97864eb..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x2.ap +++ /dev/null @@ -1,109 +0,0 @@ -V ALLIANCE : 6 -H dp_mux_x2,P,10/11/2000,100 -A 0,0,4000,5000 -R 500,4000,ref_ref,q_40 -R 500,3500,ref_ref,q_35 -R 500,3000,ref_ref,q_30 -R 500,2500,ref_ref,q_25 -R 500,1500,ref_ref,q_15 -R 500,1000,ref_ref,q_10 -R 500,2000,ref_ref,q_20 -R 1500,2500,ref_ref,i1_25 -R 1500,2000,ref_ref,i1_20 -R 1500,1500,ref_ref,i1_15 -R 3500,1500,ref_ref,i0_15 -R 3500,2000,ref_ref,i0_20 -R 3500,3500,ref_ref,i0_35 -R 3500,3000,ref_ref,i0_30 -R 3500,1000,ref_ref,i0_10 -R 1500,1000,ref_ref,i1_10 -R 1500,4000,ref_ref,i1_40 -R 1500,3500,ref_ref,i1_35 -R 1500,3000,ref_ref,i1_30 -R 3500,2500,ref_ref,i0_25 -R 3000,2000,ref_ref,sel0 -R 2000,2000,ref_ref,sel1 -S 3300,3000,3500,3000,100,*,RIGHT,POLY -S 3300,3000,3300,3100,100,*,DOWN,POLY -S 2900,2000,2900,3100,100,*,DOWN,POLY -S 3600,3300,3600,4200,300,*,UP,PDIF -S 2900,3100,2900,4400,100,*,UP,PTRANS -S 3300,3100,3300,4400,100,*,UP,PTRANS -S 2500,3500,2600,3500,100,*,LEFT,ALU1 -S 3000,1500,3000,4000,100,*,UP,ALU1 -S 2000,4000,3000,4000,100,*,RIGHT,ALU1 -S 2500,3300,2500,4200,500,*,UP,PDIF -S 1700,2900,1700,3100,100,*,DOWN,POLY -S 1700,3100,1700,4400,100,*,UP,PTRANS -S 2100,3100,2100,4400,100,*,UP,PTRANS -S 1500,1000,1500,4000,200,i1,UP,CALU1 -S 2000,2000,2000,2000,200,sel1,LEFT,CALU3 -S 3000,2000,3000,2000,200,sel0,LEFT,CALU3 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 1000,500,1000,1700,200,*,UP,ALU1 -S 1000,3000,1000,4500,200,*,DOWN,ALU1 -S 2100,900,2100,2000,100,*,UP,POLY -S 1400,1400,1700,1400,100,*,RIGHT,POLY -S 700,1400,700,2600,100,*,UP,POLY -S 1700,900,1700,1400,100,*,UP,POLY -S 2100,2000,2900,2000,100,*,RIGHT,POLY -S 1200,300,1200,1200,700,*,UP,NDIF -S 700,100,700,1400,100,*,DOWN,NTRANS -S 400,300,400,1200,300,*,UP,NDIF -S 1700,100,1700,900,100,*,DOWN,NTRANS -S 2100,100,2100,900,100,*,DOWN,NTRANS -S 3600,300,3600,700,300,*,DOWN,NDIF -S 2900,100,2900,900,100,*,DOWN,NTRANS -S 3300,100,3300,900,100,*,DOWN,NTRANS -S 2500,300,2500,700,500,*,UP,NDIF -S 400,2800,400,4700,300,*,DOWN,PDIF -S 1000,2800,1000,3300,300,*,UP,PDIF -S 700,2600,700,4900,100,*,UP,PTRANS -S 2500,300,2500,1100,300,*,UP,NDIF -S 3300,900,3500,900,100,*,LEFT,POLY -S 2900,900,2900,1600,100,*,DOWN,POLY -S 2000,2000,3000,2000,200,*,RIGHT,TALU2 -S 0,4000,4000,4000,2600,*,RIGHT,NWELL -S 500,1000,500,4000,200,q,UP,CALU1 -S 700,2400,2500,2400,100,*,RIGHT,POLY -S 1500,2900,1700,2900,100,*,LEFT,POLY -S 1200,3200,1200,4700,700,*,DOWN,PDIF -S 3500,1000,3500,3500,200,i0,UP,CALU1 -S 3600,4000,3600,4700,200,*,DOWN,ALU1 -S 2500,1000,2500,2500,100,*,UP,ALU1 -S 2000,3000,2100,3000,100,*,RIGHT,ALU1 -S 2100,3000,2100,3200,100,*,DOWN,POLY -S 2000,3000,2000,4000,100,*,UP,ALU1 -S 2500,2500,2600,2500,100,*,RIGHT,ALU1 -S 2600,2500,2600,3500,100,*,UP,ALU1 -V 2000,4700,CONT_BODY_N,* -V 3500,3000,CONT_POLY,* -V 3700,4700,CONT_BODY_N,* -V 400,4000,CONT_DIF_P,* -V 400,3500,CONT_DIF_P,* -V 400,3000,CONT_DIF_P,* -V 400,1000,CONT_DIF_N,* -V 3000,2000,CONT_VIA2,* -V 2000,2000,CONT_VIA2,* -V 2000,2000,CONT_VIA,* -V 3000,2000,CONT_VIA,* -V 1500,1500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 1000,1700,CONT_BODY_P,* -V 3600,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 1000,500,CONT_DIF_N,* -V 1000,4000,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 1000,4500,CONT_DIF_P,* -V 2500,1000,CONT_DIF_N,* -V 3000,1500,CONT_POLY,* -V 3500,1000,CONT_POLY,* -V 2500,2400,CONT_POLY,* -V 1500,2900,CONT_POLY,* -V 3600,4000,CONT_DIF_P,* -V 2500,3500,CONT_DIF_P,* -V 2100,3000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x2.vbe b/alliance/share/cells/dp_sxlib/dp_mux_x2.vbe deleted file mode 100644 index 9e9d29c4..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x2.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY dp_mux_x2 IS -PORT ( - sel0 : in BIT; - sel1 : in BIT; - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_mux_x2; - -ARCHITECTURE vbe OF dp_mux_x2 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_mux_x2" - SEVERITY WARNING; - - ASSERT (sel0 xor sel1) - REPORT "wrong control signals on dp_mux_x2" - SEVERITY WARNING; - - q <= (sel0 and i0) or (sel1 and i1); - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.ap b/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.ap deleted file mode 100644 index 8252b3ad..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.ap +++ /dev/null @@ -1,141 +0,0 @@ -V ALLIANCE : 6 -H dp_mux_x2_buf,P,14/11/2000,10 -A 0,0,400,1000 -R 200,400,ref_ref,sel1 -R 300,400,ref_ref,sel0 -S 200,600,300,600,20,*,RIGHT,TALU2 -S 200,400,300,400,20,*,RIGHT,TALU2 -S 200,150,300,150,20,*,RIGHT,TALU2 -S 250,850,250,850,10,sel,LEFT,CALU1 -S 60,30,60,150,20,*,DOWN,ALU1 -S 370,50,370,150,20,*,UP,ALU1 -S 190,100,190,400,20,*,UP,ALU1 -S 190,660,190,900,20,*,UP,ALU1 -S 310,100,310,400,20,*,UP,ALU1 -S 190,220,260,220,20,*,RIGHT,ALU1 -S 370,900,370,970,20,*,UP,ALU1 -S 310,740,310,790,20,*,DOWN,ALU1 -S 190,790,310,790,20,*,RIGHT,ALU1 -S 250,900,250,940,20,*,UP,ALU1 -S 130,350,130,680,20,*,UP,ALU1 -S 370,280,370,680,20,*,UP,ALU1 -S 130,50,130,150,20,*,UP,ALU1 -S 250,50,250,150,20,*,UP,ALU1 -S 250,280,250,740,20,*,UP,ALU1 -S 130,900,130,970,20,*,DOWN,ALU1 -S 250,220,340,220,30,*,RIGHT,POLY -S 160,220,220,220,30,*,RIGHT,POLY -S 280,820,280,860,10,*,DOWN,POLY -S 220,850,280,850,30,*,RIGHT,POLY -S 160,660,220,660,30,*,RIGHT,POLY -S 280,190,280,320,10,*,DOWN,POLY -S 340,190,340,320,10,*,UP,POLY -S 220,190,220,320,10,*,UP,POLY -S 160,190,160,320,10,*,DOWN,POLY -S 220,820,220,870,10,*,DOWN,POLY -S 130,30,130,170,30,*,UP,NDIF -S 370,30,370,170,30,*,UP,NDIF -S 220,10,220,190,10,*,DOWN,NTRANS -S 160,10,160,190,10,*,UP,NTRANS -S 250,30,250,170,30,*,UP,NDIF -S 190,30,190,170,30,*,UP,NDIF -S 250,890,250,960,30,*,UP,NDIF -S 190,890,190,960,30,*,UP,NDIF -S 280,10,280,190,10,*,DOWN,NTRANS -S 310,30,310,170,30,*,UP,NDIF -S 340,10,340,190,10,*,DOWN,NTRANS -S 220,870,220,980,10,*,UP,NTRANS -S 340,320,340,650,10,*,DOWN,PTRANS -S 370,340,370,630,30,*,DOWN,PDIF -S 220,320,220,650,10,*,UP,PTRANS -S 190,340,190,630,30,*,UP,PDIF -S 250,340,250,630,30,*,UP,PDIF -S 160,320,160,650,10,*,UP,PTRANS -S 130,340,130,630,30,*,UP,PDIF -S 310,730,310,800,30,*,UP,PDIF -S 280,710,280,820,10,*,DOWN,PTRANS -S 260,730,260,800,30,*,UP,PDIF -S 220,710,220,820,10,*,DOWN,PTRANS -S 190,730,190,800,30,*,UP,PDIF -S 280,320,280,650,10,*,UP,PTRANS -S 310,340,310,630,30,*,UP,PDIF -S 0,500,400,500,460,*,RIGHT,NWELL -S 200,150,200,600,20,sel1,UP,CALU3 -S 300,150,300,600,20,sel0,DOWN,CALU3 -S 0,30,400,30,60,vss,RIGHT,CALU1 -S 0,970,400,970,60,vss,RIGHT,CALU1 -S 0,530,400,530,60,vdd,RIGHT,CALU1 -S 0,470,400,470,60,vdd,RIGHT,CALU1 -V 300,150,CONT_VIA,* -V 300,150,CONT_VIA2,* -V 60,150,CONT_BODY_P,* -V 60,30,CONT_BODY_P,* -V 200,150,CONT_VIA2,* -V 300,600,CONT_VIA2,* -V 200,600,CONT_VIA2,* -V 200,400,CONT_VIA2,* -V 300,400,CONT_VIA2,* -V 200,150,CONT_VIA,* -V 300,400,CONT_VIA,* -V 300,600,CONT_VIA,* -V 200,600,CONT_VIA,* -V 200,400,CONT_VIA,* -V 190,660,CONT_POLY,* -V 260,220,CONT_POLY,* -V 250,850,CONT_POLY,* -V 130,900,CONT_BODY_P,* -V 370,900,CONT_BODY_P,* -V 130,970,CONT_BODY_P,* -V 370,970,CONT_BODY_P,* -V 130,150,CONT_DIF_N,* -V 130,50,CONT_DIF_N,* -V 310,150,CONT_DIF_N,* -V 370,150,CONT_DIF_N,* -V 370,50,CONT_DIF_N,* -V 310,100,CONT_DIF_N,* -V 370,100,CONT_DIF_N,* -V 250,900,CONT_DIF_N,* -V 190,100,CONT_DIF_N,* -V 190,150,CONT_DIF_N,* -V 190,900,CONT_DIF_N,* -V 250,150,CONT_DIF_N,* -V 250,50,CONT_DIF_N,* -V 250,100,CONT_DIF_N,* -V 130,100,CONT_DIF_N,* -V 250,950,CONT_DIF_N,* -V 190,790,CONT_DIF_P,* -V 130,550,CONT_DIF_P,* -V 130,350,CONT_DIF_P,* -V 130,600,CONT_DIF_P,* -V 370,290,CONT_BODY_N,* -V 130,290,CONT_BODY_N,* -V 250,290,CONT_BODY_N,* -V 190,740,CONT_DIF_P,* -V 250,740,CONT_DIF_P,* -V 250,500,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 250,550,CONT_DIF_P,* -V 250,450,CONT_DIF_P,* -V 250,350,CONT_DIF_P,* -V 130,400,CONT_DIF_P,* -V 130,450,CONT_DIF_P,* -V 130,500,CONT_DIF_P,* -V 310,350,CONT_DIF_P,* -V 310,400,CONT_DIF_P,* -V 370,600,CONT_DIF_P,* -V 370,550,CONT_DIF_P,* -V 370,500,CONT_DIF_P,* -V 370,450,CONT_DIF_P,* -V 370,350,CONT_DIF_P,* -V 370,400,CONT_DIF_P,* -V 370,680,CONT_BODY_N,* -V 250,680,CONT_BODY_N,* -V 310,740,CONT_DIF_P,* -V 310,790,CONT_DIF_P,* -V 310,600,CONT_DIF_P,* -V 190,600,CONT_DIF_P,* -V 190,400,CONT_DIF_P,* -V 190,350,CONT_DIF_P,* -V 130,680,CONT_BODY_N,* -V 60,90,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.vbe b/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.vbe deleted file mode 100644 index 7e5711b7..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x2_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_mux_x2_buf IS -PORT ( - sel : in BIT; - sel0 : out BIT; - sel1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_mux_x2_buf; - -ARCHITECTURE vbe OF dp_mux_x2_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_mux_x2_buf" - SEVERITY WARNING; - - sel1 <= sel; - sel0 <= not sel; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x4.ap b/alliance/share/cells/dp_sxlib/dp_mux_x4.ap deleted file mode 100644 index c16ab830..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x4.ap +++ /dev/null @@ -1,124 +0,0 @@ -V ALLIANCE : 6 -H dp_mux_x4,P,10/11/2000,100 -A 0,0,4500,5000 -R 3500,2000,ref_ref,sel0 -R 2500,2000,ref_ref,sel1 -R 1000,4000,ref_ref,q_40 -R 1000,3500,ref_ref,q_35 -R 1000,3000,ref_ref,q_30 -R 1000,2500,ref_ref,q_25 -R 1000,2000,ref_ref,q_20 -R 1000,1500,ref_ref,q_15 -R 1000,1000,ref_ref,q_10 -R 4000,2500,ref_ref,i0_25 -R 4000,3000,ref_ref,i0_30 -R 4000,1000,ref_ref,i0_10 -R 2000,1000,ref_ref,i1_10 -R 4000,3500,ref_ref,i0_35 -R 4000,2000,ref_ref,i0_20 -R 4000,1500,ref_ref,i0_15 -R 2000,1500,ref_ref,i1_15 -R 2000,2000,ref_ref,i1_20 -R 2000,2500,ref_ref,i1_25 -R 2000,3000,ref_ref,i1_30 -R 2000,3500,ref_ref,i1_35 -R 2000,4000,ref_ref,i1_40 -S 3800,3000,4000,3000,100,*,RIGHT,POLY -S 3800,3000,3800,3100,100,*,DOWN,POLY -S 3400,2000,3400,3100,100,*,DOWN,POLY -S 4100,3300,4100,4200,300,*,UP,PDIF -S 3800,3100,3800,4400,100,*,UP,PTRANS -S 3400,3100,3400,4400,100,*,UP,PTRANS -S 2000,2900,2200,2900,100,*,LEFT,POLY -S 4100,4000,4100,4700,200,*,UP,ALU1 -S 1700,3200,1700,4700,700,*,DOWN,PDIF -S 4000,1000,4000,3500,200,i0,UP,CALU1 -S 2500,4000,3500,4000,100,*,RIGHT,ALU1 -S 300,500,300,1700,200,*,UP,ALU1 -S 300,3000,300,4500,200,*,DOWN,ALU1 -S 300,300,300,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1700,300,1700,1200,700,*,UP,NDIF -S 1500,3000,1500,4500,200,*,DOWN,ALU1 -S 1900,1400,2200,1400,100,*,RIGHT,POLY -S 3800,100,3800,900,100,*,DOWN,NTRANS -S 3400,100,3400,900,100,*,DOWN,NTRANS -S 1500,500,1500,1700,200,*,UP,ALU1 -S 4100,300,4100,700,300,*,DOWN,NDIF -S 2600,100,2600,900,100,*,DOWN,NTRANS -S 2200,100,2200,900,100,*,DOWN,NTRANS -S 2600,900,2600,2000,100,*,UP,POLY -S 2200,900,2200,1400,100,*,UP,POLY -S 3000,300,3000,700,500,*,UP,NDIF -S 600,1400,600,2600,100,*,UP,POLY -S 1200,1400,1200,2600,100,*,UP,POLY -S 600,2600,600,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 1500,2800,1500,3300,300,*,UP,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 2600,2000,3400,2000,100,*,RIGHT,POLY -S 0,4000,4500,4000,2600,*,LEFT,NWELL -S 3000,300,3000,1100,300,*,UP,NDIF -S 2900,300,2900,1100,300,*,UP,NDIF -S 3800,900,4000,900,100,*,LEFT,POLY -S 3500,1500,3500,4000,100,*,UP,ALU1 -S 3400,900,3400,1600,100,*,UP,POLY -S 2500,2000,3500,2000,200,*,RIGHT,TALU2 -S 2500,2000,2500,2000,200,sel1,LEFT,CALU3 -S 3500,2000,3500,2000,200,sel0,LEFT,CALU3 -S 1000,1000,1000,4000,200,q,UP,CALU1 -S 2000,1000,2000,4000,200,i1,UP,CALU1 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 600,2400,3000,2400,100,*,RIGHT,POLY -S 2200,3100,2200,4400,100,*,UP,PTRANS -S 2600,3100,2600,4400,100,*,UP,PTRANS -S 2200,2900,2200,3100,100,*,DOWN,POLY -S 2600,2900,2600,3200,100,*,DOWN,POLY -S 2500,3000,2500,4000,100,*,UP,ALU1 -S 2500,3000,2600,3000,100,*,RIGHT,ALU1 -S 3000,3300,3000,4200,500,*,UP,PDIF -S 3000,3500,3100,3500,100,*,LEFT,ALU1 -S 3100,2500,3100,3500,100,*,UP,ALU1 -S 3000,1000,3000,2500,100,*,UP,ALU1 -S 3000,2500,3100,2500,100,*,RIGHT,ALU1 -V 4000,3000,CONT_POLY,* -V 4200,4700,CONT_BODY_N,* -V 2500,4700,CONT_BODY_N,* -V 4100,4000,CONT_DIF_P,* -V 2000,2900,CONT_POLY,* -V 900,4000,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 900,3000,CONT_DIF_P,* -V 900,1000,CONT_DIF_N,* -V 3000,3500,CONT_DIF_P,* -V 3500,2000,CONT_VIA,* -V 3500,2000,CONT_VIA2,* -V 2500,2000,CONT_POLY,* -V 2500,2000,CONT_VIA,* -V 2500,2000,CONT_VIA2,* -V 300,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 300,1700,CONT_BODY_P,* -V 300,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 2000,1500,CONT_POLY,* -V 4100,500,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,500,CONT_DIF_N,* -V 1500,4500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -V 1500,3000,CONT_DIF_P,* -V 1500,1700,CONT_BODY_P,* -V 3000,1000,CONT_DIF_N,* -V 3500,1500,CONT_POLY,* -V 4000,1000,CONT_POLY,* -V 3000,2400,CONT_POLY,* -V 2600,3000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x4.vbe b/alliance/share/cells/dp_sxlib/dp_mux_x4.vbe deleted file mode 100644 index 470bc377..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x4.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY dp_mux_x4 IS -PORT ( - sel0 : in BIT; - sel1 : in BIT; - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_mux_x4; - -ARCHITECTURE vbe OF dp_mux_x4 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_mux_x4" - SEVERITY WARNING; - - ASSERT (sel0 xor sel1) - REPORT "wrong control signals on dp_mux_x4" - SEVERITY WARNING; - - q <= (sel0 and i0) or (sel1 and i1); - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.ap deleted file mode 100644 index 3d8636b4..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.ap +++ /dev/null @@ -1,141 +0,0 @@ -V ALLIANCE : 6 -H dp_mux_x4_buf,P,14/11/2000,10 -A 0,0,450,1000 -R 250,400,ref_ref,sel1 -R 350,400,ref_ref,sel0 -S 250,600,350,600,20,*,RIGHT,TALU2 -S 250,400,350,400,20,*,LEFT,TALU2 -S 250,150,350,150,20,*,RIGHT,TALU2 -S 300,850,300,850,10,sel,LEFT,CALU1 -S 250,150,250,600,20,sel1,UP,CALU3 -S 350,150,350,600,20,sel0,DOWN,CALU3 -S 0,530,450,530,60,vdd,RIGHT,CALU1 -S 0,470,450,470,60,vdd,RIGHT,CALU1 -S 0,30,450,30,60,vss,RIGHT,CALU1 -S 0,970,450,970,60,vss,RIGHT,CALU1 -S 0,500,450,500,460,*,RIGHT,NWELL -S 330,710,330,820,10,*,DOWN,PTRANS -S 310,730,310,800,30,*,UP,PDIF -S 270,710,270,820,10,*,DOWN,PTRANS -S 240,730,240,800,30,*,UP,PDIF -S 330,320,330,650,10,*,UP,PTRANS -S 360,340,360,630,30,*,UP,PDIF -S 390,320,390,650,10,*,DOWN,PTRANS -S 420,340,420,630,30,*,DOWN,PDIF -S 270,320,270,650,10,*,UP,PTRANS -S 240,340,240,630,30,*,UP,PDIF -S 300,340,300,630,30,*,UP,PDIF -S 210,320,210,650,10,*,UP,PTRANS -S 180,340,180,630,30,*,UP,PDIF -S 360,730,360,800,30,*,UP,PDIF -S 270,870,270,980,10,*,UP,NTRANS -S 300,890,300,960,30,*,UP,NDIF -S 240,890,240,960,30,*,UP,NDIF -S 330,10,330,190,10,*,DOWN,NTRANS -S 360,30,360,170,30,*,UP,NDIF -S 390,10,390,190,10,*,DOWN,NTRANS -S 180,30,180,170,30,*,UP,NDIF -S 420,30,420,170,30,*,UP,NDIF -S 270,10,270,190,10,*,DOWN,NTRANS -S 210,10,210,190,10,*,UP,NTRANS -S 300,30,300,170,30,*,UP,NDIF -S 240,30,240,170,30,*,UP,NDIF -S 210,190,210,320,10,*,DOWN,POLY -S 270,820,270,870,10,*,DOWN,POLY -S 300,220,390,220,30,*,RIGHT,POLY -S 210,220,270,220,30,*,RIGHT,POLY -S 330,820,330,860,10,*,DOWN,POLY -S 270,850,330,850,30,*,RIGHT,POLY -S 210,660,270,660,30,*,RIGHT,POLY -S 330,190,330,320,10,*,DOWN,POLY -S 390,190,390,320,10,*,UP,POLY -S 270,190,270,320,10,*,UP,POLY -S 300,900,300,940,20,*,UP,ALU1 -S 180,350,180,680,20,*,UP,ALU1 -S 420,280,420,680,20,*,UP,ALU1 -S 180,50,180,150,20,*,UP,ALU1 -S 300,50,300,150,20,*,UP,ALU1 -S 300,280,300,740,20,*,UP,ALU1 -S 180,900,180,970,20,*,DOWN,ALU1 -S 420,50,420,150,20,*,UP,ALU1 -S 240,100,240,400,20,*,UP,ALU1 -S 240,660,240,900,20,*,UP,ALU1 -S 360,100,360,400,20,*,UP,ALU1 -S 240,220,310,220,20,*,RIGHT,ALU1 -S 420,900,420,970,20,*,UP,ALU1 -S 360,740,360,790,20,*,DOWN,ALU1 -S 240,790,360,790,20,*,RIGHT,ALU1 -S 70,30,70,150,20,*,DOWN,ALU1 -V 180,680,CONT_BODY_N,* -V 420,680,CONT_BODY_N,* -V 300,680,CONT_BODY_N,* -V 360,740,CONT_DIF_P,* -V 360,790,CONT_DIF_P,* -V 360,600,CONT_DIF_P,* -V 240,600,CONT_DIF_P,* -V 240,400,CONT_DIF_P,* -V 240,350,CONT_DIF_P,* -V 360,350,CONT_DIF_P,* -V 360,400,CONT_DIF_P,* -V 420,600,CONT_DIF_P,* -V 420,550,CONT_DIF_P,* -V 420,500,CONT_DIF_P,* -V 420,450,CONT_DIF_P,* -V 420,350,CONT_DIF_P,* -V 420,400,CONT_DIF_P,* -V 300,500,CONT_DIF_P,* -V 300,400,CONT_DIF_P,* -V 300,550,CONT_DIF_P,* -V 300,450,CONT_DIF_P,* -V 300,350,CONT_DIF_P,* -V 180,400,CONT_DIF_P,* -V 180,450,CONT_DIF_P,* -V 180,500,CONT_DIF_P,* -V 180,550,CONT_DIF_P,* -V 180,350,CONT_DIF_P,* -V 180,600,CONT_DIF_P,* -V 420,290,CONT_BODY_N,* -V 180,290,CONT_BODY_N,* -V 300,290,CONT_BODY_N,* -V 240,740,CONT_DIF_P,* -V 300,740,CONT_DIF_P,* -V 240,790,CONT_DIF_P,* -V 300,950,CONT_DIF_N,* -V 300,900,CONT_DIF_N,* -V 240,100,CONT_DIF_N,* -V 240,150,CONT_DIF_N,* -V 240,900,CONT_DIF_N,* -V 300,150,CONT_DIF_N,* -V 300,50,CONT_DIF_N,* -V 300,100,CONT_DIF_N,* -V 180,100,CONT_DIF_N,* -V 180,150,CONT_DIF_N,* -V 180,50,CONT_DIF_N,* -V 360,150,CONT_DIF_N,* -V 420,150,CONT_DIF_N,* -V 420,50,CONT_DIF_N,* -V 360,100,CONT_DIF_N,* -V 420,100,CONT_DIF_N,* -V 180,900,CONT_BODY_P,* -V 420,900,CONT_BODY_P,* -V 180,970,CONT_BODY_P,* -V 420,970,CONT_BODY_P,* -V 240,660,CONT_POLY,* -V 310,220,CONT_POLY,* -V 300,850,CONT_POLY,* -V 250,400,CONT_VIA,* -V 250,150,CONT_VIA,* -V 350,400,CONT_VIA,* -V 350,600,CONT_VIA,* -V 250,600,CONT_VIA,* -V 350,400,CONT_VIA2,* -V 250,150,CONT_VIA2,* -V 350,600,CONT_VIA2,* -V 250,600,CONT_VIA2,* -V 250,400,CONT_VIA2,* -V 70,30,CONT_BODY_P,* -V 70,150,CONT_BODY_P,* -V 70,90,CONT_BODY_P,* -V 350,150,CONT_VIA2,* -V 350,150,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.vbe deleted file mode 100644 index 51882792..00000000 --- a/alliance/share/cells/dp_sxlib/dp_mux_x4_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_mux_x4_buf IS -PORT ( - sel : in BIT; - sel0 : out BIT; - sel1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_mux_x4_buf; - -ARCHITECTURE vbe OF dp_mux_x4_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_mux_x4_buf" - SEVERITY WARNING; - - sel1 <= sel; - sel0 <= not sel; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_nmux_x1.ap b/alliance/share/cells/dp_sxlib/dp_nmux_x1.ap deleted file mode 100644 index 556c969f..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nmux_x1.ap +++ /dev/null @@ -1,80 +0,0 @@ -V ALLIANCE : 6 -H dp_nmux_x1,P,15/11/2000,100 -A 0,0,3000,5000 -R 500,1500,ref_ref,i1_15 -R 500,1000,ref_ref,i1_10 -R 1500,1000,ref_ref,nq_10 -R 1500,1500,ref_ref,nq_15 -R 2500,1000,ref_ref,i0_10 -R 2500,1500,ref_ref,i0_15 -R 2500,2000,ref_ref,i0_20 -R 500,2000,ref_ref,i1_20 -R 500,2500,ref_ref,i1_25 -R 500,3000,ref_ref,i1_30 -R 500,3500,ref_ref,i1_35 -R 500,4000,ref_ref,i1_40 -R 2500,2500,ref_ref,i0_25 -R 2500,4000,ref_ref,i0_40 -R 2500,3500,ref_ref,i0_35 -R 2500,3000,ref_ref,i0_30 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1000,2000,ref_ref,sel1 -R 2000,2000,ref_ref,sel0 -S 2400,2600,2400,4400,100,*,UP,PTRANS -S 1500,2800,1500,4200,500,*,UP,PDIF -S 1900,2600,1900,4400,100,*,UP,PTRANS -S 1100,2600,1100,4400,100,*,UP,PTRANS -S 600,2600,600,4400,100,*,UP,PTRANS -S 2000,2000,2000,2000,200,sel0,LEFT,CALU3 -S 1000,2000,1000,2000,200,sel1,LEFT,CALU3 -S 600,1900,600,2600,100,*,UP,POLY -S 2400,1900,2400,2600,100,*,UP,POLY -S 300,400,300,1700,300,*,DOWN,NDIF -S 2700,400,2700,1700,300,*,DOWN,NDIF -S 1900,600,1900,1900,100,*,DOWN,NTRANS -S 1500,800,1500,1700,500,*,UP,NDIF -S 1100,600,1100,1900,100,*,DOWN,NTRANS -S 2400,600,2400,1900,100,*,DOWN,NTRANS -S 600,600,600,1900,100,*,DOWN,NTRANS -S 1500,2600,1900,2600,100,*,RIGHT,POLY -S 1500,2100,1500,2600,100,*,UP,POLY -S 900,2100,1500,2100,100,*,RIGHT,POLY -S 2000,2000,2000,4000,100,*,UP,ALU1 -S 1000,4000,2000,4000,100,*,LEFT,ALU1 -S 1000,2500,1000,4000,100,*,DOWN,ALU1 -S 2700,2800,2700,4500,300,*,UP,PDIF -S 300,2800,300,4500,300,*,UP,PDIF -S 0,4000,3000,4000,2600,*,RIGHT,NWELL -S 1000,2000,2000,2000,200,*,RIGHT,TALU2 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 2500,1000,2500,4000,200,i0,UP,CALU1 -S 500,1000,500,4000,200,i1,UP,CALU1 -S 1500,1000,1500,3500,200,nq,UP,CALU1 -V 1500,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 900,4700,CONT_BODY_N,* -V 1500,1500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2700,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 1500,300,CONT_BODY_P,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_VIA2,* -V 1000,2000,CONT_VIA,* -V 2000,2000,CONT_VIA2,* -V 2000,2000,CONT_VIA,* -V 1000,2500,CONT_POLY,* -V 2700,4500,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 1000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_nmux_x1.vbe b/alliance/share/cells/dp_sxlib/dp_nmux_x1.vbe deleted file mode 100644 index e9b7bfed..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nmux_x1.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY dp_nmux_x1 IS -PORT ( - sel0 : in BIT; - sel1 : in BIT; - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_nmux_x1; - -ARCHITECTURE vbe OF dp_nmux_x1 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_nmux_x1" - SEVERITY WARNING; - - ASSERT (sel0 xor sel1) - REPORT "wrong control signals on dp_nmux_x1" - SEVERITY WARNING; - - nq <= not ((sel0 and i0) or (sel1 and i1)); - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.ap b/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.ap deleted file mode 100644 index 08289ecb..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.ap +++ /dev/null @@ -1,137 +0,0 @@ -V ALLIANCE : 6 -H dp_nmux_x1_buf,P,14/11/2000,10 -A 0,0,300,1000 -R 100,400,ref_ref,sel1 -R 200,400,ref_ref,sel0 -S 100,600,200,600,20,*,RIGHT,TALU2 -S 100,400,200,400,20,*,RIGHT,TALU2 -S 100,150,200,150,20,*,RIGHT,TALU2 -S 150,850,150,850,10,sel,LEFT,CALU1 -S 180,190,180,320,10,*,DOWN,POLY -S 240,190,240,320,10,*,UP,POLY -S 120,190,120,320,10,*,UP,POLY -S 60,190,60,320,10,*,DOWN,POLY -S 150,280,150,740,20,*,UP,ALU1 -S 30,900,30,970,20,*,DOWN,ALU1 -S 270,900,270,970,20,*,UP,ALU1 -S 210,740,210,790,20,*,DOWN,ALU1 -S 90,790,210,790,20,*,RIGHT,ALU1 -S 120,820,120,870,10,*,DOWN,POLY -S 180,820,180,860,10,*,DOWN,POLY -S 120,850,180,850,30,*,RIGHT,POLY -S 120,870,120,980,10,*,UP,NTRANS -S 150,890,150,960,30,*,UP,NDIF -S 90,890,90,960,30,*,UP,NDIF -S 150,900,150,940,20,*,UP,ALU1 -S 210,730,210,800,30,*,UP,PDIF -S 180,710,180,820,10,*,DOWN,PTRANS -S 160,730,160,800,30,*,UP,PDIF -S 120,710,120,820,10,*,DOWN,PTRANS -S 90,730,90,800,30,*,UP,PDIF -S 60,660,120,660,30,*,RIGHT,POLY -S 30,350,30,680,20,*,UP,ALU1 -S 270,280,270,680,20,*,UP,ALU1 -S 180,320,180,650,10,*,UP,PTRANS -S 210,340,210,630,30,*,UP,PDIF -S 240,320,240,650,10,*,DOWN,PTRANS -S 270,340,270,630,30,*,DOWN,PDIF -S 120,320,120,650,10,*,UP,PTRANS -S 90,340,90,630,30,*,UP,PDIF -S 150,340,150,630,30,*,UP,PDIF -S 60,320,60,650,10,*,UP,PTRANS -S 30,340,30,630,30,*,UP,PDIF -S 30,50,30,150,20,*,UP,ALU1 -S 150,50,150,150,20,*,UP,ALU1 -S 270,50,270,150,20,*,UP,ALU1 -S 180,10,180,190,10,*,DOWN,NTRANS -S 210,30,210,170,30,*,UP,NDIF -S 240,10,240,190,10,*,DOWN,NTRANS -S 30,30,30,170,30,*,UP,NDIF -S 270,30,270,170,30,*,UP,NDIF -S 120,10,120,190,10,*,DOWN,NTRANS -S 60,10,60,190,10,*,UP,NTRANS -S 150,30,150,170,30,*,UP,NDIF -S 90,30,90,170,30,*,UP,NDIF -S 0,500,300,500,460,*,RIGHT,NWELL -S 90,100,90,400,20,*,UP,ALU1 -S 90,660,90,900,20,*,UP,ALU1 -S 210,100,210,400,20,*,UP,ALU1 -S 90,220,160,220,20,*,RIGHT,ALU1 -S 150,220,240,220,30,*,RIGHT,POLY -S 60,220,120,220,30,*,RIGHT,POLY -S 0,970,300,970,60,vss,RIGHT,CALU1 -S 0,30,300,30,60,vss,RIGHT,CALU1 -S 0,530,300,530,60,vdd,RIGHT,CALU1 -S 0,470,300,470,60,vdd,RIGHT,CALU1 -S 100,150,100,600,20,sel1,UP,CALU3 -S 200,150,200,600,20,sel0,DOWN,CALU3 -V 200,150,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 30,900,CONT_BODY_P,* -V 270,900,CONT_BODY_P,* -V 90,660,CONT_POLY,* -V 30,680,CONT_BODY_N,* -V 270,680,CONT_BODY_N,* -V 150,680,CONT_BODY_N,* -V 30,970,CONT_BODY_P,* -V 150,950,CONT_DIF_N,* -V 150,900,CONT_DIF_N,* -V 210,740,CONT_DIF_P,* -V 210,790,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 200,600,CONT_VIA,* -V 200,600,CONT_VIA2,* -V 90,600,CONT_DIF_P,* -V 100,600,CONT_VIA,* -V 100,600,CONT_VIA2,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 100,400,CONT_VIA,* -V 100,400,CONT_VIA2,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 200,400,CONT_VIA,* -V 200,400,CONT_VIA2,* -V 270,600,CONT_DIF_P,* -V 270,550,CONT_DIF_P,* -V 270,500,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 150,500,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,550,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,500,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 270,290,CONT_BODY_N,* -V 30,290,CONT_BODY_N,* -V 150,290,CONT_BODY_N,* -V 90,100,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,150,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 90,740,CONT_DIF_P,* -V 150,740,CONT_DIF_P,* -V 100,150,CONT_VIA2,* -V 100,150,CONT_VIA,* -V 210,150,CONT_DIF_N,* -V 270,150,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 90,790,CONT_DIF_P,* -V 270,970,CONT_BODY_P,* -V 160,220,CONT_POLY,* -V 150,850,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.vbe b/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.vbe deleted file mode 100644 index ad2647df..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nmux_x1_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_nmux_x1_buf IS -PORT ( - sel : in BIT; - sel0 : out BIT; - sel1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_nmux_x1_buf; - -ARCHITECTURE vbe OF dp_nmux_x1_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_nmux_x1_buf" - SEVERITY WARNING; - - sel1 <= sel; - sel0 <= not sel; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_nts_x2.ap b/alliance/share/cells/dp_sxlib/dp_nts_x2.ap deleted file mode 100644 index 58976d1d..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nts_x2.ap +++ /dev/null @@ -1,75 +0,0 @@ -V ALLIANCE : 6 -H dp_nts_x2,P,10/11/2000,100 -A 0,0,3000,5000 -R 1000,2000,ref_ref,nenx -R 2000,2000,ref_ref,enx -R 1500,2500,ref_ref,nq_25 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 500,1500,ref_ref,i_15 -R 500,1000,ref_ref,i_10 -R 500,2500,ref_ref,i_25 -R 500,2000,ref_ref,i_20 -R 500,4000,ref_ref,i_40 -R 1500,1500,ref_ref,nq_15 -R 1500,1000,ref_ref,nq_10 -R 1500,4000,ref_ref,nq_40 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2000,ref_ref,nq_20 -S 2700,3000,2700,4700,200,*,UP,ALU1 -S 2700,2800,2700,4200,300,*,DOWN,PDIF -S 2400,2600,2400,4400,100,*,DOWN,PTRANS -S 2700,500,2700,1700,200,*,DOWN,ALU1 -S 1000,2000,1000,2500,200,*,DOWN,ALU1 -S 2000,1500,2000,2000,200,*,UP,ALU1 -S 1000,2500,1800,2500,300,*,RIGHT,POLY -S 500,2000,2400,2000,300,*,RIGHT,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,DOWN,PTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 2700,300,2700,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 2400,100,2400,1400,100,*,UP,NTRANS -S 1200,1500,2000,1500,300,*,RIGHT,POLY -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1800,2600,1800,4900,100,*,DOWN,PTRANS -S 1800,100,1800,1400,100,*,UP,NTRANS -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 1400,2800,1400,4700,300,*,DOWN,PDIF -S 1000,2000,2000,2000,200,*,RIGHT,TALU2 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 1500,1000,1500,4000,200,nq,DOWN,CALU1 -S 500,1000,500,4000,200,i,UP,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 2000,2000,2000,2000,200,enx,LEFT,CALU3 -S 1000,2000,1000,2000,200,nenx,LEFT,CALU3 -S 2400,1400,2400,2600,100,*,DOWN,POLY -V 2700,4700,CONT_BODY_N,* -V 2700,1000,CONT_DIF_N,* -V 2700,3500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2700,1700,CONT_BODY_P,* -V 300,4500,CONT_DIF_P,* -V 2000,2000,CONT_VIA,* -V 2000,2000,CONT_VIA2,* -V 1000,2000,CONT_VIA2,* -V 1000,2000,CONT_VIA,* -V 1000,2500,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 2700,500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2000,1500,CONT_POLY,* -V 1500,3500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -V 2700,3000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_nts_x2.vbe b/alliance/share/cells/dp_sxlib/dp_nts_x2.vbe deleted file mode 100644 index 75679a4f..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nts_x2.vbe +++ /dev/null @@ -1,28 +0,0 @@ -ENTITY dp_nts_x2 IS -PORT ( - enx : in BIT; - nenx : in BIT; - i : in BIT; - nq : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END dp_nts_x2; - -ARCHITECTURE vbe OF dp_nts_x2 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_nts_x2" - SEVERITY WARNING; - - ASSERT (enx xor nenx) - REPORT "wrong control signals on dp_nts_x2" - SEVERITY WARNING; - - label0 : BLOCK (enx = '1') - BEGIN - nq <= GUARDED not i; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.ap b/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.ap deleted file mode 100644 index 49f920b9..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.ap +++ /dev/null @@ -1,137 +0,0 @@ -V ALLIANCE : 6 -H dp_nts_x2_buf,P,14/11/2000,10 -A 0,0,300,1000 -R 200,400,ref_ref,enx -R 100,400,ref_ref,nenx -S 100,600,200,600,20,*,RIGHT,TALU2 -S 100,400,200,400,20,*,RIGHT,TALU2 -S 100,150,200,150,20,*,RIGHT,TALU2 -S 100,150,100,600,20,nenx,UP,CALU3 -S 200,150,200,600,20,enx,DOWN,CALU3 -S 0,30,300,30,60,vss,RIGHT,CALU1 -S 0,530,300,530,60,vdd,RIGHT,CALU1 -S 0,470,300,470,60,vdd,RIGHT,CALU1 -S 0,970,300,970,60,vss,RIGHT,CALU1 -S 140,220,210,220,20,*,RIGHT,ALU1 -S 60,220,150,220,30,*,RIGHT,POLY -S 180,220,240,220,30,*,RIGHT,POLY -S 210,660,210,790,20,*,DOWN,ALU1 -S 90,740,90,900,20,*,UP,ALU1 -S 180,660,240,660,30,*,RIGHT,POLY -S 180,190,180,320,10,*,DOWN,POLY -S 240,190,240,320,10,*,UP,POLY -S 120,190,120,320,10,*,UP,POLY -S 60,190,60,320,10,*,DOWN,POLY -S 150,280,150,740,20,*,UP,ALU1 -S 30,900,30,970,20,*,DOWN,ALU1 -S 270,900,270,970,20,*,UP,ALU1 -S 90,790,210,790,20,*,RIGHT,ALU1 -S 120,820,120,870,10,*,DOWN,POLY -S 180,820,180,860,10,*,DOWN,POLY -S 120,850,180,850,30,*,RIGHT,POLY -S 120,870,120,980,10,*,UP,NTRANS -S 150,890,150,960,30,*,UP,NDIF -S 90,890,90,960,30,*,UP,NDIF -S 150,900,150,940,20,*,UP,ALU1 -S 210,730,210,800,30,*,UP,PDIF -S 180,710,180,820,10,*,DOWN,PTRANS -S 160,730,160,800,30,*,UP,PDIF -S 120,710,120,820,10,*,DOWN,PTRANS -S 90,730,90,800,30,*,UP,PDIF -S 30,350,30,680,20,*,UP,ALU1 -S 270,280,270,680,20,*,UP,ALU1 -S 180,320,180,650,10,*,UP,PTRANS -S 210,340,210,630,30,*,UP,PDIF -S 240,320,240,650,10,*,DOWN,PTRANS -S 270,340,270,630,30,*,DOWN,PDIF -S 120,320,120,650,10,*,UP,PTRANS -S 90,340,90,630,30,*,UP,PDIF -S 150,340,150,630,30,*,UP,PDIF -S 60,320,60,650,10,*,UP,PTRANS -S 30,340,30,630,30,*,UP,PDIF -S 30,50,30,150,20,*,UP,ALU1 -S 150,50,150,150,20,*,UP,ALU1 -S 270,50,270,150,20,*,UP,ALU1 -S 180,10,180,190,10,*,DOWN,NTRANS -S 210,30,210,170,30,*,UP,NDIF -S 240,10,240,190,10,*,DOWN,NTRANS -S 30,30,30,170,30,*,UP,NDIF -S 270,30,270,170,30,*,UP,NDIF -S 120,10,120,190,10,*,DOWN,NTRANS -S 60,10,60,190,10,*,UP,NTRANS -S 150,30,150,170,30,*,UP,NDIF -S 90,30,90,170,30,*,UP,NDIF -S 0,500,300,500,460,*,RIGHT,NWELL -S 90,100,90,400,20,*,UP,ALU1 -S 210,100,210,400,20,*,UP,ALU1 -S 150,850,150,850,10,en,LEFT,CALU1 -V 140,220,CONT_POLY,* -V 210,660,CONT_POLY,* -V 200,150,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 30,900,CONT_BODY_P,* -V 270,900,CONT_BODY_P,* -V 30,680,CONT_BODY_N,* -V 270,680,CONT_BODY_N,* -V 150,680,CONT_BODY_N,* -V 30,970,CONT_BODY_P,* -V 150,950,CONT_DIF_N,* -V 150,900,CONT_DIF_N,* -V 210,740,CONT_DIF_P,* -V 210,790,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 200,600,CONT_VIA,* -V 200,600,CONT_VIA2,* -V 90,600,CONT_DIF_P,* -V 100,600,CONT_VIA,* -V 100,600,CONT_VIA2,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 100,400,CONT_VIA,* -V 100,400,CONT_VIA2,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 200,400,CONT_VIA,* -V 200,400,CONT_VIA2,* -V 270,600,CONT_DIF_P,* -V 270,550,CONT_DIF_P,* -V 270,500,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 150,500,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,550,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,500,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 270,290,CONT_BODY_N,* -V 30,290,CONT_BODY_N,* -V 150,290,CONT_BODY_N,* -V 90,100,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,150,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 90,740,CONT_DIF_P,* -V 150,740,CONT_DIF_P,* -V 100,150,CONT_VIA2,* -V 100,150,CONT_VIA,* -V 210,150,CONT_DIF_N,* -V 270,150,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 90,790,CONT_DIF_P,* -V 270,970,CONT_BODY_P,* -V 150,850,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.vbe b/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.vbe deleted file mode 100644 index a853ddec..00000000 --- a/alliance/share/cells/dp_sxlib/dp_nts_x2_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_nts_x2_buf IS -PORT ( - en : in BIT; - enx : out BIT; - nenx : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_nts_x2_buf; - -ARCHITECTURE vbe OF dp_nts_x2_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_nts_x2_buf" - SEVERITY WARNING; - - enx <= en; - nenx <= not en; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_rom2_buf.ap b/alliance/share/cells/dp_sxlib/dp_rom2_buf.ap deleted file mode 100644 index 92dbe197..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom2_buf.ap +++ /dev/null @@ -1,73 +0,0 @@ -V ALLIANCE : 6 -H dp_rom2_buf,P,14/11/2000,10 -A 0,0,250,1000 -R 100,400,ref_ref,wenx -S 40,600,160,600,20,*,RIGHT,TALU2 -S 40,400,160,400,20,*,RIGHT,TALU2 -S 40,150,160,150,20,*,RIGHT,TALU2 -S 160,340,160,630,30,*,UP,PDIF -S 70,320,70,650,10,*,UP,PTRANS -S 40,340,40,630,30,*,UP,PDIF -S 130,320,130,650,10,*,UP,PTRANS -S 100,340,100,630,30,*,UP,PDIF -S 130,10,130,190,10,*,DOWN,NTRANS -S 70,10,70,190,10,*,UP,NTRANS -S 100,30,100,170,30,*,UP,NDIF -S 40,30,40,170,30,*,UP,NDIF -S 160,30,160,170,30,*,UP,NDIF -S 70,650,70,710,10,*,DOWN,POLY -S 130,650,130,710,10,*,UP,POLY -S 130,190,130,320,10,*,UP,POLY -S 70,190,70,320,10,*,DOWN,POLY -S 70,220,130,220,30,*,RIGHT,POLY -S 100,100,100,400,20,*,UP,ALU1 -S 160,50,160,150,20,*,UP,ALU1 -S 40,50,40,150,20,*,UP,ALU1 -S 160,280,160,680,20,*,UP,ALU1 -S 40,290,40,680,20,*,UP,ALU1 -S 100,150,100,600,20,nix,DOWN,CALU3 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 0,530,250,530,60,vdd,RIGHT,CALU1 -S 0,500,250,500,460,*,RIGHT,NWELL -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 0,970,250,970,60,vss,RIGHT,CALU1 -S 220,50,220,150,20,*,UP,ALU1 -S 100,700,100,700,10,i,LEFT,CALU1 -S 70,700,130,700,30,*,RIGHT,POLY -V 40,550,CONT_DIF_P,* -V 160,450,CONT_DIF_P,* -V 160,550,CONT_DIF_P,* -V 160,400,CONT_DIF_P,* -V 160,500,CONT_DIF_P,* -V 160,290,CONT_BODY_N,* -V 40,290,CONT_BODY_N,* -V 40,600,CONT_DIF_P,* -V 40,350,CONT_DIF_P,* -V 100,350,CONT_DIF_P,* -V 100,400,CONT_DIF_P,* -V 100,600,CONT_DIF_P,* -V 160,680,CONT_BODY_N,* -V 40,500,CONT_DIF_P,* -V 40,450,CONT_DIF_P,* -V 40,400,CONT_DIF_P,* -V 160,350,CONT_DIF_P,* -V 160,600,CONT_DIF_P,* -V 40,680,CONT_BODY_N,* -V 100,100,CONT_DIF_N,* -V 40,150,CONT_DIF_N,* -V 40,100,CONT_DIF_N,* -V 160,50,CONT_DIF_N,* -V 160,100,CONT_DIF_N,* -V 160,150,CONT_DIF_N,* -V 40,50,CONT_DIF_N,* -V 100,150,CONT_DIF_N,* -V 100,600,CONT_VIA,* -V 100,400,CONT_VIA,* -V 100,150,CONT_VIA,* -V 100,600,CONT_VIA2,* -V 100,150,CONT_VIA2,* -V 100,400,CONT_VIA2,* -V 220,30,CONT_BODY_P,* -V 220,150,CONT_BODY_P,* -V 100,700,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_rom2_buf.vbe b/alliance/share/cells/dp_sxlib/dp_rom2_buf.vbe deleted file mode 100644 index 2ba6597a..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom2_buf.vbe +++ /dev/null @@ -1,19 +0,0 @@ -ENTITY dp_rom2_buf IS -PORT ( - i : in BIT; - nix : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_rom2_buf; - -ARCHITECTURE vbe OF dp_rom2_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_rom2_buf" - SEVERITY WARNING; - - nix <= not i; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_buf.ap b/alliance/share/cells/dp_sxlib/dp_rom4_buf.ap deleted file mode 100644 index f2171b4a..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_buf.ap +++ /dev/null @@ -1,248 +0,0 @@ -V ALLIANCE : 6 -H dp_rom4_buf,P, 4/ 8/2000,10 -A 0,0,550,1000 -R 100,400,ref_ref,i0 -R 450,400,ref_ref,ni0 -R 350,400,ref_ref,i1 -R 200,400,ref_ref,ni1 -S 400,850,400,850,10,i1,LEFT,CALU1 -S 150,850,150,850,10,i0,LEFT,CALU1 -S 400,50,400,150,20,*,UP,ALU1 -S 280,50,280,150,20,*,UP,ALU1 -S 520,280,520,680,20,*,UP,ALU1 -S 400,900,400,940,20,*,UP,ALU1 -S 520,900,520,970,20,*,UP,ALU1 -S 460,100,460,400,20,*,UP,ALU1 -S 340,660,340,900,20,*,UP,ALU1 -S 340,100,340,400,20,*,UP,ALU1 -S 520,50,520,150,20,*,UP,ALU1 -S 280,900,280,970,20,*,DOWN,ALU1 -S 400,280,400,740,20,*,UP,ALU1 -S 340,790,460,790,20,*,RIGHT,ALU1 -S 460,740,460,790,20,*,DOWN,ALU1 -S 150,50,150,150,20,*,UP,ALU1 -S 30,50,30,150,20,*,UP,ALU1 -S 430,820,430,860,10,*,DOWN,POLY -S 370,820,370,870,10,*,DOWN,POLY -S 310,190,310,320,10,*,DOWN,POLY -S 370,190,370,320,10,*,UP,POLY -S 490,190,490,320,10,*,UP,POLY -S 430,190,430,320,10,*,DOWN,POLY -S 310,660,370,660,30,*,RIGHT,POLY -S 370,850,430,850,30,*,RIGHT,POLY -S 460,30,460,170,30,*,UP,NDIF -S 340,890,340,960,30,*,UP,NDIF -S 400,890,400,960,30,*,UP,NDIF -S 400,30,400,170,30,*,UP,NDIF -S 520,30,520,170,30,*,UP,NDIF -S 280,30,280,170,30,*,UP,NDIF -S 340,30,340,170,30,*,UP,NDIF -S 210,30,210,170,30,*,UP,NDIF -S 150,30,150,170,30,*,UP,NDIF -S 30,30,30,170,30,*,UP,NDIF -S 90,30,90,170,30,*,UP,NDIF -S 310,10,310,190,10,*,UP,NTRANS -S 370,10,370,190,10,*,DOWN,NTRANS -S 490,10,490,190,10,*,DOWN,NTRANS -S 430,10,430,190,10,*,DOWN,NTRANS -S 370,870,370,980,10,*,UP,NTRANS -S 120,10,120,190,10,*,DOWN,NTRANS -S 240,10,240,190,10,*,DOWN,NTRANS -S 180,10,180,190,10,*,DOWN,NTRANS -S 60,10,60,190,10,*,UP,NTRANS -S 490,320,490,650,10,*,DOWN,PTRANS -S 460,340,460,630,30,*,UP,PDIF -S 430,320,430,650,10,*,UP,PTRANS -S 340,730,340,800,30,*,UP,PDIF -S 370,710,370,820,10,*,DOWN,PTRANS -S 410,730,410,800,30,*,UP,PDIF -S 430,710,430,820,10,*,DOWN,PTRANS -S 460,730,460,800,30,*,UP,PDIF -S 280,340,280,630,30,*,UP,PDIF -S 310,320,310,650,10,*,UP,PTRANS -S 400,340,400,630,30,*,UP,PDIF -S 340,340,340,630,30,*,UP,PDIF -S 370,320,370,650,10,*,UP,PTRANS -S 520,340,520,630,30,*,DOWN,PDIF -S 0,500,550,500,460,*,RIGHT,NWELL -S 60,660,120,660,30,*,RIGHT,POLY -S 180,320,180,650,10,*,UP,PTRANS -S 210,340,210,630,30,*,UP,PDIF -S 240,320,240,650,10,*,DOWN,PTRANS -S 90,340,90,630,30,*,UP,PDIF -S 150,340,150,630,30,*,UP,PDIF -S 60,320,60,650,10,*,UP,PTRANS -S 30,340,30,630,30,*,UP,PDIF -S 270,340,270,630,30,*,DOWN,PDIF -S 120,320,120,650,10,*,UP,PTRANS -S 150,900,150,940,20,*,UP,ALU1 -S 210,740,210,790,20,*,DOWN,ALU1 -S 90,790,210,790,20,*,RIGHT,ALU1 -S 30,900,30,970,20,*,DOWN,ALU1 -S 180,820,180,860,10,*,DOWN,POLY -S 120,820,120,870,10,*,DOWN,POLY -S 120,850,180,850,30,*,RIGHT,POLY -S 150,890,150,960,30,*,UP,NDIF -S 90,890,90,960,30,*,UP,NDIF -S 120,870,120,980,10,*,UP,NTRANS -S 120,710,120,820,10,*,DOWN,PTRANS -S 90,730,90,800,30,*,UP,PDIF -S 210,730,210,800,30,*,UP,PDIF -S 180,710,180,820,10,*,DOWN,PTRANS -S 160,730,160,800,30,*,UP,PDIF -S 90,660,90,900,20,*,UP,ALU1 -S 60,190,60,320,10,*,DOWN,POLY -S 120,190,120,320,10,*,DOWN,POLY -S 180,190,180,320,10,*,DOWN,POLY -S 240,190,240,320,10,*,DOWN,POLY -S 450,150,450,600,20,ni0x,DOWN,CALU3 -S 350,150,350,600,20,i1x,UP,CALU3 -S 100,150,100,600,20,i0x,UP,CALU3 -S 200,150,200,600,20,ni1x,UP,CALU3 -S 90,100,90,400,20,*,UP,ALU1 -S 210,100,210,400,20,*,UP,ALU1 -S 30,290,30,680,20,*,UP,ALU1 -S 150,280,150,740,20,*,UP,ALU1 -S 180,250,270,250,30,*,RIGHT,POLY -S 270,250,340,250,20,*,RIGHT,ALU1 -S 400,200,490,200,30,*,RIGHT,POLY -S 100,200,400,200,20,*,RIGHT,ALU2 -S 60,250,120,250,30,*,RIGHT,POLY -S 310,200,370,200,30,*,RIGHT,POLY -S 70,580,480,580,460,*,RIGHT,NWELL -S 280,350,280,680,20,*,UP,ALU1 -S 0,970,550,970,60,vss,RIGHT,CALU1 -S 0,30,550,30,60,vss,RIGHT,CALU1 -S 0,470,550,470,60,vdd,RIGHT,CALU1 -S 0,530,550,530,60,vdd,RIGHT,CALU1 -S 100,600,450,600,20,*,RIGHT,TALU2 -S 100,400,450,400,20,*,RIGHT,TALU2 -S 100,200,400,200,20,*,RIGHT,TALU2 -S 100,150,450,150,20,*,RIGHT,TALU2 -V 450,600,CONT_VIA2,* -V 350,150,CONT_VIA2,* -V 450,400,CONT_VIA2,* -V 450,150,CONT_VIA2,* -V 350,400,CONT_VIA2,* -V 350,600,CONT_VIA2,* -V 200,150,CONT_VIA2,* -V 100,150,CONT_VIA2,* -V 450,600,CONT_VIA,* -V 450,400,CONT_VIA,* -V 350,150,CONT_VIA,* -V 350,400,CONT_VIA,* -V 450,150,CONT_VIA,* -V 350,600,CONT_VIA,* -V 200,150,CONT_VIA,* -V 100,150,CONT_VIA,* -V 400,850,CONT_POLY,* -V 340,660,CONT_POLY,* -V 520,970,CONT_BODY_P,* -V 280,970,CONT_BODY_P,* -V 520,900,CONT_BODY_P,* -V 280,900,CONT_BODY_P,* -V 400,50,CONT_DIF_N,* -V 400,150,CONT_DIF_N,* -V 340,900,CONT_DIF_N,* -V 340,150,CONT_DIF_N,* -V 340,100,CONT_DIF_N,* -V 400,900,CONT_DIF_N,* -V 400,950,CONT_DIF_N,* -V 460,100,CONT_DIF_N,* -V 520,50,CONT_DIF_N,* -V 520,150,CONT_DIF_N,* -V 460,150,CONT_DIF_N,* -V 280,50,CONT_DIF_N,* -V 280,150,CONT_DIF_N,* -V 280,100,CONT_DIF_N,* -V 400,100,CONT_DIF_N,* -V 520,100,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 210,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 30,150,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 280,680,CONT_BODY_N,* -V 340,350,CONT_DIF_P,* -V 340,400,CONT_DIF_P,* -V 340,600,CONT_DIF_P,* -V 460,600,CONT_DIF_P,* -V 460,790,CONT_DIF_P,* -V 460,740,CONT_DIF_P,* -V 400,680,CONT_BODY_N,* -V 520,680,CONT_BODY_N,* -V 520,400,CONT_DIF_P,* -V 520,350,CONT_DIF_P,* -V 520,450,CONT_DIF_P,* -V 520,500,CONT_DIF_P,* -V 520,550,CONT_DIF_P,* -V 520,600,CONT_DIF_P,* -V 460,400,CONT_DIF_P,* -V 460,350,CONT_DIF_P,* -V 280,500,CONT_DIF_P,* -V 280,450,CONT_DIF_P,* -V 280,400,CONT_DIF_P,* -V 400,350,CONT_DIF_P,* -V 400,450,CONT_DIF_P,* -V 400,550,CONT_DIF_P,* -V 400,400,CONT_DIF_P,* -V 400,500,CONT_DIF_P,* -V 400,740,CONT_DIF_P,* -V 340,740,CONT_DIF_P,* -V 400,290,CONT_BODY_N,* -V 520,290,CONT_BODY_N,* -V 280,600,CONT_DIF_P,* -V 280,350,CONT_DIF_P,* -V 280,550,CONT_DIF_P,* -V 340,790,CONT_DIF_P,* -V 200,400,CONT_VIA2,* -V 200,600,CONT_VIA2,* -V 100,600,CONT_VIA2,* -V 100,400,CONT_VIA2,* -V 200,400,CONT_VIA,* -V 200,600,CONT_VIA,* -V 100,600,CONT_VIA,* -V 100,400,CONT_VIA,* -V 90,660,CONT_POLY,* -V 30,680,CONT_BODY_N,* -V 210,600,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 150,680,CONT_BODY_N,* -V 150,550,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,500,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 30,290,CONT_BODY_N,* -V 150,290,CONT_BODY_N,* -V 150,500,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 150,850,CONT_POLY,* -V 30,900,CONT_BODY_P,* -V 30,970,CONT_BODY_P,* -V 150,950,CONT_DIF_N,* -V 150,900,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 210,740,CONT_DIF_P,* -V 210,790,CONT_DIF_P,* -V 90,740,CONT_DIF_P,* -V 150,740,CONT_DIF_P,* -V 90,790,CONT_DIF_P,* -V 260,250,CONT_POLY,* -V 410,200,CONT_POLY,* -V 400,200,CONT_VIA,* -V 100,200,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_rom4_buf.vbe deleted file mode 100644 index e19f8fc2..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_buf.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY dp_rom4_buf IS -PORT ( - i0 : in BIT; - i1 : in BIT; - i0x : out BIT; - i1x : out BIT; - ni0x : out BIT; - ni1x : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_rom4_buf; - -ARCHITECTURE vbe OF dp_rom4_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_rom4_buf" - SEVERITY WARNING; - - i0x <= i0; - i1x <= i1; - ni0x <= not i0; - ni1x <= not i1; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.ap b/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.ap deleted file mode 100644 index 3007651c..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.ap +++ /dev/null @@ -1,124 +0,0 @@ -V ALLIANCE : 6 -H dp_rom4_nxr2_x4,P,27/10/2000,100 -A 0,0,5500,5000 -R 3500,2500,ref_ref,i1x -R 2000,2000,ref_ref,ni1x -R 4500,2000,ref_ref,ni0x -R 1000,2500,ref_ref,i0x -R 5000,3500,ref_ref,q_35 -R 5000,4000,ref_ref,q_40 -R 5000,2500,ref_ref,q_25 -R 5000,2000,ref_ref,q_20 -R 5000,1500,ref_ref,q_15 -R 5000,1000,ref_ref,q_10 -R 5000,3000,ref_ref,q_30 -S 1700,1500,2000,1500,200,*,LEFT,ALU1 -S 2000,2500,2400,2500,200,*,RIGHT,ALU1 -S 2000,1500,2000,2500,100,*,DOWN,ALU1 -S 3400,2500,3400,3000,100,*,UP,ALU1 -S 3400,2500,3500,2500,100,*,LEFT,ALU1 -S 3500,1500,3500,2500,100,*,UP,ALU1 -S 3400,1500,3500,1500,100,*,RIGHT,ALU1 -S 3400,1000,3400,1500,100,*,DOWN,ALU1 -S 2100,3000,3400,3000,100,*,RIGHT,ALU1 -S 2100,1000,3400,1000,100,*,RIGHT,ALU1 -S 3000,400,3000,1400,100,*,DOWN,NTRANS -S 2400,400,2400,1400,100,*,DOWN,NTRANS -S 1800,400,1800,1400,100,*,DOWN,NTRANS -S 1200,400,1200,1400,100,*,DOWN,NTRANS -S 2100,600,2100,1200,300,*,UP,NDIF -S 1500,600,1500,1200,300,*,UP,NDIF -S 2700,600,2700,1200,300,*,UP,NDIF -S 3900,1000,5000,1000,200,*,LEFT,ALU1 -S 3900,3000,5000,3000,200,*,RIGHT,ALU1 -S 3900,3000,3900,4000,200,*,DOWN,ALU1 -S 3000,2000,4500,2000,200,*,RIGHT,ALU2 -S 2000,2000,4500,2000,200,*,RIGHT,TALU2 -S 4500,2800,4500,4700,300,*,DOWN,PDIF -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 3900,2800,3900,4700,300,*,DOWN,PDIF -S 3600,100,3600,1400,100,*,DOWN,NTRANS -S 4200,100,4200,1400,100,*,DOWN,NTRANS -S 3900,300,3900,1200,300,*,UP,NDIF -S 4500,300,4500,1200,300,*,UP,NDIF -S 3400,1500,4200,1500,300,*,RIGHT,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 4200,1400,4200,2600,100,*,DOWN,POLY -S 4500,3500,4500,4500,200,*,DOWN,ALU1 -S 5000,1000,5000,4000,200,q,DOWN,CALU1 -S 2500,2500,3500,2500,200,*,RIGHT,ALU2 -S 1000,2500,3500,2500,200,*,RIGHT,TALU2 -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 0,3900,5500,3900,2400,*,LEFT,NWELL -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4400,100,*,UP,PTRANS -S 1500,2800,1500,4200,300,*,DOWN,PDIF -S 2100,2800,2100,4200,300,*,DOWN,PDIF -S 2400,2600,2400,4400,100,*,UP,PTRANS -S 2700,2800,2700,4200,300,*,DOWN,PDIF -S 3000,2600,3000,4400,100,*,UP,PTRANS -S 1200,2600,1200,4400,100,*,UP,PTRANS -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 3300,300,3300,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 1800,2000,1800,2600,100,*,DOWN,POLY -S 1800,2000,2400,2000,100,*,LEFT,POLY -S 2400,1400,2400,2000,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 900,3000,900,4500,200,*,DOWN,ALU1 -S 2100,3000,2100,4000,100,*,DOWN,ALU1 -S 900,500,900,1700,200,*,DOWN,ALU1 -S 3300,3500,3300,4500,200,*,DOWN,ALU1 -S 2000,2000,2500,2000,200,*,RIGHT,ALU2 -S 4500,2000,4500,2000,200,ni0x,LEFT,CALU3 -S 2000,2000,2000,2000,200,ni1x,LEFT,CALU3 -S 1000,2500,1000,2500,200,i0x,LEFT,CALU3 -S 3500,2500,3500,2500,200,i1x,LEFT,CALU3 -V 300,300,CONT_BODY_P,* -V 5200,300,CONT_BODY_P,* -V 5200,4700,CONT_BODY_N,* -V 300,4700,CONT_BODY_N,* -V 4500,2000,CONT_VIA2,* -V 3500,2500,CONT_VIA2,* -V 3900,3000,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 3900,4000,CONT_DIF_P,* -V 4500,500,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 3400,1500,CONT_POLY,* -V 900,3000,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 3300,3500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 2700,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 2100,3500,CONT_DIF_P,* -V 900,500,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 3300,500,CONT_DIF_N,* -V 900,1700,CONT_BODY_P,* -V 3000,2000,CONT_POLY,* -V 1100,2500,CONT_POLY,* -V 1700,1500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_VIA,* -V 2500,2000,CONT_VIA,* -V 2500,2500,CONT_VIA,* -V 1000,2500,CONT_VIA,* -V 2000,2000,CONT_VIA2,* -V 1000,2500,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.vbe b/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.vbe deleted file mode 100644 index f7c6d3b2..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.vbe +++ /dev/null @@ -1,30 +0,0 @@ -ENTITY dp_rom4_nxr2_x4 IS -PORT ( - i0x : in BIT; - i1x : in BIT; - ni0x : in BIT; - ni1x : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_rom4_nxr2_x4; - -ARCHITECTURE vbe OF dp_rom4_nxr2_x4 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_rom4_nxr2_x4" - SEVERITY WARNING; - - ASSERT (i0x xor ni0x) - REPORT "wrong control signals on dp_rom4_nxr2_x4" - SEVERITY WARNING; - - ASSERT (i1x xor ni1x) - REPORT "wrong control signals on dp_rom4_nxr2_x4" - SEVERITY WARNING; - - q <= not (i0x xor i1x); - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.ap b/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.ap deleted file mode 100644 index e86dd575..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.ap +++ /dev/null @@ -1,124 +0,0 @@ -V ALLIANCE : 6 -H dp_rom4_xr2_x4,P,27/10/2000,100 -A 0,0,5500,5000 -R 4500,2000,ref_ref,ni0x -R 2100,2000,ref_ref,ni1x -R 3500,2500,ref_ref,i1x -R 1000,2500,ref_ref,i0x -R 5000,3000,ref_ref,q_30 -R 5000,1000,ref_ref,q_10 -R 5000,1500,ref_ref,q_15 -R 5000,2000,ref_ref,q_20 -R 5000,2500,ref_ref,q_25 -R 5000,4000,ref_ref,q_40 -R 5000,3500,ref_ref,q_35 -S 3400,2500,3400,3000,100,*,UP,ALU1 -S 3400,2500,3500,2500,100,*,RIGHT,ALU1 -S 3500,1500,3500,2500,100,*,UP,ALU1 -S 3400,1500,3500,1500,100,*,RIGHT,ALU1 -S 3400,1000,3400,1500,100,*,DOWN,ALU1 -S 2000,1500,2500,1500,200,*,LEFT,ALU1 -S 1700,2500,2000,2500,200,*,RIGHT,ALU1 -S 2000,1500,2000,2500,100,*,DOWN,ALU1 -S 2000,2000,2000,2000,200,ni1x,LEFT,CALU3 -S 4500,2000,4500,2000,200,ni0x,LEFT,CALU3 -S 2000,2000,2500,2000,200,*,RIGHT,ALU2 -S 3300,3500,3300,4500,200,*,DOWN,ALU1 -S 900,500,900,1700,200,*,DOWN,ALU1 -S 2100,3000,2100,4000,100,*,DOWN,ALU1 -S 900,3000,900,4500,200,*,DOWN,ALU1 -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 1800,2000,2400,2000,100,*,LEFT,POLY -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 900,300,900,1200,300,*,UP,NDIF -S 3300,300,3300,1200,300,*,UP,NDIF -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4400,100,*,UP,PTRANS -S 3000,2600,3000,4400,100,*,UP,PTRANS -S 2700,2800,2700,4200,300,*,DOWN,PDIF -S 2400,2600,2400,4400,100,*,UP,PTRANS -S 2100,2800,2100,4200,300,*,DOWN,PDIF -S 1500,2800,1500,4200,300,*,DOWN,PDIF -S 1800,2600,1800,4400,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,5500,3900,2400,*,LEFT,NWELL -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 1000,2500,3500,2500,200,*,RIGHT,TALU2 -S 5000,1000,5000,4000,200,q,DOWN,CALU1 -S 4500,3500,4500,4500,200,*,DOWN,ALU1 -S 4200,1400,4200,2600,100,*,DOWN,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 3400,1500,4200,1500,300,*,RIGHT,POLY -S 4500,300,4500,1200,300,*,UP,NDIF -S 3900,300,3900,1200,300,*,UP,NDIF -S 4200,100,4200,1400,100,*,DOWN,NTRANS -S 3600,100,3600,1400,100,*,DOWN,NTRANS -S 3900,2800,3900,4700,300,*,DOWN,PDIF -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 4500,2800,4500,4700,300,*,DOWN,PDIF -S 2000,2000,4500,2000,200,*,RIGHT,TALU2 -S 3000,2000,4500,2000,200,*,RIGHT,ALU2 -S 2100,1000,3400,1000,100,*,RIGHT,ALU1 -S 2100,3000,3400,3000,100,*,RIGHT,ALU1 -S 3900,3000,3900,4000,200,*,DOWN,ALU1 -S 3900,3000,5000,3000,200,*,RIGHT,ALU1 -S 3900,1000,5000,1000,200,*,LEFT,ALU1 -S 2700,600,2700,1200,300,*,UP,NDIF -S 1500,600,1500,1200,300,*,UP,NDIF -S 2100,600,2100,1200,300,*,UP,NDIF -S 1200,400,1200,1400,100,*,DOWN,NTRANS -S 1800,400,1800,1400,100,*,DOWN,NTRANS -S 2400,400,2400,1400,100,*,DOWN,NTRANS -S 3000,400,3000,1400,100,*,DOWN,NTRANS -S 2400,2000,2400,2600,100,*,DOWN,POLY -S 1800,1400,1800,2000,100,*,DOWN,POLY -S 1700,2500,3500,2500,200,*,RIGHT,ALU2 -S 3500,2500,3500,2500,200,i1x,LEFT,CALU3 -S 1000,2500,1000,2500,200,i0x,LEFT,CALU3 -V 1000,2500,CONT_VIA2,* -V 2000,2000,CONT_VIA2,* -V 1000,2500,CONT_VIA,* -V 2500,2000,CONT_VIA,* -V 3000,2000,CONT_VIA,* -V 2500,2000,CONT_POLY,* -V 1100,2500,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 900,1700,CONT_BODY_P,* -V 3300,500,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 2100,3500,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 2700,4700,CONT_BODY_N,* -V 2100,4000,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 3300,3500,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 900,3000,CONT_DIF_P,* -V 3400,1500,CONT_POLY,* -V 3900,1000,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 3900,4000,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 3900,3000,CONT_DIF_P,* -V 3500,2500,CONT_VIA2,* -V 4500,2000,CONT_VIA2,* -V 300,4700,CONT_BODY_N,* -V 5200,4700,CONT_BODY_N,* -V 5200,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 1700,2500,CONT_POLY,* -V 2500,1500,CONT_POLY,* -V 1700,2500,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.vbe b/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.vbe deleted file mode 100644 index ff955028..00000000 --- a/alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.vbe +++ /dev/null @@ -1,30 +0,0 @@ -ENTITY dp_rom4_xr2_x4 IS -PORT ( - i0x : in BIT; - i1x : in BIT; - ni0x : in BIT; - ni1x : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_rom4_xr2_x4; - -ARCHITECTURE vbe OF dp_rom4_xr2_x4 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_rom4_xr2_x4" - SEVERITY WARNING; - - ASSERT (i0x xor ni0x) - REPORT "wrong control signals on dp_rom4_xr2_x4" - SEVERITY WARNING; - - ASSERT (i1x xor ni1x) - REPORT "wrong control signals on dp_rom4_xr2_x4" - SEVERITY WARNING; - - q <= i0x xor i1x; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.ap b/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.ap deleted file mode 100644 index bd78b215..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.ap +++ /dev/null @@ -1,277 +0,0 @@ -V ALLIANCE : 6 -H dp_sff_scan_x4,P,14/11/2000,10 -A 0,0,1200,500 -R 1100,200,ref_ref,q_20 -R 1100,100,ref_ref,q_10 -R 1100,400,ref_ref,q_40 -R 1100,350,ref_ref,q_35 -R 1100,300,ref_ref,q_30 -R 1100,250,ref_ref,q_25 -R 1100,150,ref_ref,q_15 -R 100,100,ref_ref,i_10 -R 100,300,ref_ref,i_30 -R 100,350,ref_ref,i_35 -R 100,200,ref_ref,i_20 -R 100,150,ref_ref,i_15 -R 100,400,ref_ref,i_40 -R 150,200,ref_ref,nwenx -R 250,200,ref_ref,wenx -R 400,250,ref_ref,nscanx -R 500,250,ref_ref,scanx -R 650,250,ref_ref,nckx -R 750,250,ref_ref,ckx -S 150,200,250,200,20,*,RIGHT,TALU2 -S 250,200,250,200,20,wenx,LEFT,CALU3 -S 150,200,150,200,20,nwenx,LEFT,CALU3 -S 400,250,400,250,20,nscanx,LEFT,CALU3 -S 500,250,500,250,20,scanx,LEFT,CALU3 -S 650,250,650,250,20,nckx,LEFT,CALU3 -S 750,250,750,250,20,ckx,LEFT,CALU3 -S 50,250,350,250,20,*,RIGHT,ALU2 -S 1170,300,1170,450,20,*,DOWN,ALU1 -S 650,300,700,300,10,*,RIGHT,ALU1 -S 700,200,700,300,10,*,UP,ALU1 -S 600,150,600,400,10,u,DOWN,ALU1 -S 690,350,750,350,10,*,RIGHT,ALU1 -S 1170,50,1170,100,20,*,DOWN,ALU1 -S 930,400,990,400,10,*,RIGHT,ALU1 -S 750,150,820,150,10,*,LEFT,ALU1 -S 930,200,930,350,10,*,DOWN,ALU1 -S 750,300,820,300,10,*,RIGHT,ALU1 -S 1050,300,1050,450,20,*,DOWN,ALU1 -S 990,100,990,400,10,z,DOWN,ALU1 -S 930,100,990,100,10,*,RIGHT,ALU1 -S 690,100,750,100,10,*,RIGHT,ALU1 -S 800,100,870,100,10,*,RIGHT,ALU1 -S 750,100,750,350,10,x,DOWN,ALU1 -S 870,100,870,400,10,y,DOWN,ALU1 -S 800,350,870,350,10,*,LEFT,ALU1 -S 1050,50,1050,100,20,*,DOWN,ALU1 -S 400,100,500,100,10,*,RIGHT,ALU1 -S 450,400,600,400,10,*,RIGHT,ALU1 -S 500,100,500,300,10,*,DOWN,ALU1 -S 450,150,450,400,10,*,DOWN,ALU1 -S 800,200,800,250,10,*,DOWN,ALU1 -S 400,100,400,150,10,*,UP,ALU1 -S 350,150,350,300,10,*,DOWN,ALU1 -S 250,300,250,400,10,*,UP,ALU1 -S 300,150,300,300,10,*,UP,ALU1 -S 150,400,250,400,10,*,RIGHT,ALU1 -S 200,100,200,350,10,*,UP,ALU1 -S 150,150,150,400,10,*,DOWN,ALU1 -S 30,100,30,350,10,*,DOWN,ALU1 -S 30,250,50,250,30,*,RIGHT,ALU1 -S 810,300,840,300,30,*,RIGHT,POLY -S 930,350,960,350,30,*,RIGHT,POLY -S 780,350,810,350,30,*,RIGHT,POLY -S 810,150,840,150,30,*,RIGHT,POLY -S 720,250,720,310,10,*,DOWN,POLY -S 1140,140,1140,260,10,*,DOWN,POLY -S 900,140,900,200,10,*,DOWN,POLY -S 840,300,840,360,10,*,DOWN,POLY -S 1020,250,1050,250,30,*,RIGHT,POLY -S 900,250,900,360,10,*,DOWN,POLY -S 720,140,720,200,10,*,DOWN,POLY -S 900,200,930,200,30,*,RIGHT,POLY -S 690,200,720,200,30,*,RIGHT,POLY -S 960,140,960,250,10,*,DOWN,POLY -S 1080,140,1080,260,10,*,DOWN,POLY -S 840,90,840,150,10,*,UP,POLY -S 780,100,810,100,30,*,RIGHT,POLY -S 1020,150,1050,150,30,*,RIGHT,POLY -S 500,140,500,250,10,*,DOWN,POLY -S 400,250,500,250,10,*,RIGHT,POLY -S 650,250,960,250,10,nckx,RIGHT,POLY -S 700,200,900,200,10,ckx,RIGHT,POLY -S 660,140,660,250,10,*,UP,POLY -S 400,250,400,310,10,*,DOWN,POLY -S 160,90,160,150,10,*,DOWN,POLY -S 90,300,120,300,30,*,RIGHT,POLY -S 260,90,260,250,10,*,DOWN,POLY -S 90,100,120,100,30,*,RIGHT,POLY -S 300,90,300,150,10,*,DOWN,POLY -S 160,250,160,310,10,*,DOWN,POLY -S 160,250,260,250,10,*,RIGHT,POLY -S 60,200,200,200,10,*,RIGHT,POLY -S 60,90,60,310,10,*,DOWN,POLY -S 1110,30,1110,120,30,*,DOWN,NDIF -S 1170,30,1170,120,30,*,DOWN,NDIF -S 990,80,990,120,30,*,DOWN,NDIF -S 930,80,930,120,30,*,DOWN,NDIF -S 690,80,690,120,30,*,DOWN,NDIF -S 750,30,750,120,30,*,DOWN,NDIF -S 630,80,630,120,30,*,DOWN,NDIF -S 570,40,570,120,30,*,DOWN,NDIF -S 450,80,450,160,30,*,DOWN,NDIF -S 570,40,570,120,30,*,UP,NDIF -S 870,30,870,70,30,*,DOWN,NDIF -S 810,30,810,70,30,*,DOWN,NDIF -S 870,30,870,120,30,*,DOWN,NDIF -S 1050,30,1050,120,30,*,DOWN,NDIF -S 330,30,330,120,30,*,UP,NDIF -S 450,80,450,120,60,*,DOWN,NDIF -S 30,30,30,110,30,*,UP,NDIF -S 200,30,200,110,30,*,DOWN,NDIF -S 90,30,90,70,30,*,DOWN,NDIF -S 220,30,220,70,50,*,DOWN,NDIF -S 720,60,720,140,10,*,UP,NTRANS -S 600,60,600,140,10,*,UP,NTRANS -S 1080,10,1080,140,10,*,UP,NTRANS -S 900,60,900,140,10,*,UP,NTRANS -S 660,60,660,140,10,*,UP,NTRANS -S 1140,10,1140,140,10,*,UP,NTRANS -S 1020,60,1020,140,10,*,UP,NTRANS -S 960,60,960,140,10,*,UP,NTRANS -S 400,60,400,140,10,*,UP,NTRANS -S 360,60,360,140,10,*,UP,NTRANS -S 500,60,500,140,10,*,UP,NTRANS -S 540,60,540,140,10,*,UP,NTRANS -S 840,10,840,90,10,*,UP,NTRANS -S 780,10,780,90,10,*,UP,NTRANS -S 260,10,260,90,10,*,UP,NTRANS -S 300,10,300,90,10,*,UP,NTRANS -S 160,10,160,90,10,*,UP,NTRANS -S 120,10,120,90,10,*,UP,NTRANS -S 60,10,60,90,10,*,UP,NTRANS -S 1140,260,1140,490,10,*,DOWN,PTRANS -S 1170,280,1170,470,30,*,DOWN,PDIF -S 660,310,660,440,10,*,DOWN,PTRANS -S 690,330,690,420,30,*,UP,PDIF -S 720,310,720,440,10,*,DOWN,PTRANS -S 750,330,750,470,30,*,UP,PDIF -S 1080,260,1080,490,10,*,DOWN,PTRANS -S 1050,280,1050,470,30,*,DOWN,PDIF -S 930,380,930,470,30,*,DOWN,PDIF -S 960,360,960,490,10,*,DOWN,PTRANS -S 800,380,800,470,30,*,DOWN,PDIF -S 990,380,990,470,30,*,UP,PDIF -S 1020,360,1020,490,10,*,DOWN,PTRANS -S 780,360,780,490,10,*,DOWN,PTRANS -S 840,360,840,490,10,*,UP,PTRANS -S 1110,280,1110,470,30,*,DOWN,PDIF -S 600,310,600,440,10,*,DOWN,PTRANS -S 630,330,630,420,30,*,UP,PDIF -S 540,310,540,440,10,*,DOWN,PTRANS -S 570,330,570,460,30,*,DOWN,PDIF -S 500,310,500,440,10,*,DOWN,PTRANS -S 860,380,860,470,30,*,DOWN,PDIF -S 900,360,900,490,10,*,DOWN,PTRANS -S 450,330,450,420,60,*,DOWN,PDIF -S 400,310,400,440,10,*,DOWN,PTRANS -S 360,310,360,440,10,*,DOWN,PTRANS -S 330,330,330,460,30,*,DOWN,PDIF -S 160,310,160,440,10,*,DOWN,PTRANS -S 120,310,120,440,10,*,DOWN,PTRANS -S 60,310,60,440,10,*,DOWN,PTRANS -S 30,330,30,420,30,*,DOWN,PDIF -S 0,390,1200,390,240,*,RIGHT,NWELL -S 260,310,260,440,10,*,DOWN,PTRANS -S 300,310,300,440,10,*,DOWN,PTRANS -S 90,330,90,460,30,*,DOWN,PDIF -S 210,330,210,420,60,*,UP,PDIF -S 750,250,800,250,20,*,RIGHT,ALU2 -S 1020,240,1020,360,10,*,DOWN,POLY -S 990,200,1040,200,10,*,RIGHT,ALU1 -S 1040,200,1140,200,30,*,RIGHT,POLY -S 0,30,1200,30,60,vss,RIGHT,CALU1 -S 0,470,1200,470,60,vdd,RIGHT,CALU1 -S 50,250,800,250,20,*,RIGHT,TALU2 -S 300,200,1100,200,20,q,RIGHT,CALU2 -S 550,150,550,300,10,scin,DOWN,CALU1 -S 100,100,100,400,20,i,DOWN,CALU1 -S 1100,100,1100,400,20,q,DOWN,CALU1 -S 1040,150,1100,150,10,*,RIGHT,ALU1 -S 1040,250,1100,250,10,*,RIGHT,ALU1 -V 650,250,CONT_VIA2,* -V 500,250,CONT_VIA2,* -V 400,250,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 150,200,CONT_VIA2,* -V 400,250,CONT_VIA,* -V 650,250,CONT_VIA,* -V 800,250,CONT_VIA,* -V 350,250,CONT_VIA,* -V 500,250,CONT_VIA,* -V 300,200,CONT_VIA,* -V 50,250,CONT_VIA,* -V 150,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 650,300,CONT_POLY,* -V 1040,250,CONT_POLY,* -V 1040,150,CONT_POLY,* -V 820,150,CONT_POLY,* -V 920,200,CONT_POLY,* -V 820,300,CONT_POLY,* -V 700,200,CONT_POLY,* -V 940,350,CONT_POLY,* -V 600,150,CONT_POLY,* -V 650,250,CONT_POLY,* -V 550,300,CONT_POLY,* -V 600,300,CONT_POLY,* -V 550,150,CONT_POLY,* -V 500,300,CONT_POLY,* -V 800,100,CONT_POLY,* -V 800,350,CONT_POLY,* -V 350,150,CONT_POLY,* -V 800,200,CONT_POLY,* -V 400,250,CONT_POLY,* -V 400,150,CONT_POLY,* -V 350,300,CONT_POLY,* -V 250,200,CONT_POLY,* -V 200,200,CONT_POLY,* -V 300,300,CONT_POLY,* -V 150,150,CONT_POLY,* -V 100,300,CONT_POLY,* -V 300,150,CONT_POLY,* -V 250,300,CONT_POLY,* -V 100,100,CONT_POLY,* -V 650,30,CONT_BODY_P,* -V 400,30,CONT_BODY_P,* -V 500,30,CONT_BODY_P,* -V 930,30,CONT_BODY_P,* -V 990,30,CONT_BODY_P,* -V 330,50,CONT_DIF_N,* -V 1050,100,CONT_DIF_N,* -V 1110,100,CONT_DIF_N,* -V 570,50,CONT_DIF_N,* -V 450,150,CONT_DIF_N,* -V 930,100,CONT_DIF_N,* -V 810,50,CONT_DIF_N,* -V 690,100,CONT_DIF_N,* -V 870,100,CONT_DIF_N,* -V 1170,50,CONT_DIF_N,* -V 1050,50,CONT_DIF_N,* -V 1170,100,CONT_DIF_N,* -V 200,100,CONT_DIF_N,* -V 90,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 650,470,CONT_BODY_N,* -V 1050,350,CONT_DIF_P,* -V 1050,400,CONT_DIF_P,* -V 1170,450,CONT_DIF_P,* -V 1050,450,CONT_DIF_P,* -V 1050,300,CONT_DIF_P,* -V 1170,400,CONT_DIF_P,* -V 1170,350,CONT_DIF_P,* -V 1110,400,CONT_DIF_P,* -V 930,400,CONT_DIF_P,* -V 810,450,CONT_DIF_P,* -V 1110,350,CONT_DIF_P,* -V 690,350,CONT_DIF_P,* -V 330,450,CONT_DIF_P,* -V 400,470,CONT_BODY_N,* -V 450,350,CONT_DIF_P,* -V 570,450,CONT_DIF_P,* -V 500,470,CONT_BODY_N,* -V 870,400,CONT_DIF_P,* -V 1170,300,CONT_DIF_P,* -V 1110,300,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 250,470,CONT_BODY_N,* -V 150,470,CONT_BODY_N,* -V 200,350,CONT_DIF_P,* -V 90,450,CONT_DIF_P,* -V 750,250,CONT_VIA2,* -V 1040,200,CONT_POLY,* -V 1100,200,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.vbe b/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.vbe deleted file mode 100644 index ed25a65d..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4.vbe +++ /dev/null @@ -1,43 +0,0 @@ -ENTITY dp_sff_scan_x4 IS -PORT ( - ckx : in BIT; - nckx : in BIT; - wenx : in BIT; - nwenx : in BIT; - scanx : in BIT; - nscanx : in BIT; - i : in BIT; - scin : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_sff_scan_x4; - -ARCHITECTURE vbe OF dp_sff_scan_x4 IS - SIGNAL ff : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_sff_scan_x4" - SEVERITY WARNING; - - ASSERT (ckx xor nckx) - REPORT "wrong values for ckx and nckx in dp_sff_scan_x4" - SEVERITY WARNING; - - ASSERT (wenx xor nwenx) - REPORT "wrong values for wenx and nwenx in dp_sff_scan_x4" - SEVERITY WARNING; - - ASSERT (scanx xor nscanx) - REPORT "wrong values for scanx and nscanx in dp_sff_scan_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1') - BEGIN - ff <= GUARDED ((scanx and scin) or (nscanx and ((wenx and i) or (nwenx and ff)))); - END BLOCK label0; - - q <= ff; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.ap deleted file mode 100644 index ef9bd6df..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.ap +++ /dev/null @@ -1,403 +0,0 @@ -V ALLIANCE : 6 -H dp_sff_scan_x4_buf,P,16/11/2000,100 -A 0,0,12000,10000 -R 9000,6500,ref_ref,scin -R 10500,4000,ref_ref,scout_40 -R 10500,3500,ref_ref,scout_35 -R 10500,3000,ref_ref,scout_30 -R 10500,2500,ref_ref,scout_25 -R 10500,2000,ref_ref,scout_20 -R 10500,1500,ref_ref,scout_15 -R 10500,1000,ref_ref,scout_10 -R 1500,4000,ref_ref,nwenx -R 2500,4000,ref_ref,wenx -R 4000,4000,ref_ref,nscanx -R 5000,4000,ref_ref,scanx -R 6500,4000,ref_ref,nckx -R 7500,4000,ref_ref,ckx -S 7500,1500,7500,6000,200,ckx,DOWN,CALU3 -S 9000,6500,9000,6500,100,scin,LEFT,CALU1 -S 2000,8500,2000,8500,100,wen,LEFT,CALU1 -S 4500,8500,4500,8500,100,scan,LEFT,CALU1 -S 7000,8500,7000,8500,100,ck,LEFT,CALU1 -S 9000,6500,9600,6500,100,*,RIGHT,POLY -S 9600,4300,9600,6500,100,*,DOWN,POLY -S 9300,1400,9300,1700,300,*,UP,NDIF -S 9600,1200,9600,1900,100,*,DOWN,NTRANS -S 9300,3400,9300,4100,300,*,DOWN,PDIF -S 9600,3200,9600,4300,100,*,UP,PTRANS -S 1900,2200,2600,2200,200,*,RIGHT,ALU1 -S 1100,2200,1900,2200,300,*,RIGHT,POLY -S 2300,2200,2900,2200,300,*,RIGHT,POLY -S 2600,6600,2600,7900,200,*,DOWN,ALU1 -S 1400,7400,1400,9000,200,*,UP,ALU1 -S 2300,6600,2900,6600,300,*,RIGHT,POLY -S 0,5000,12000,5000,4600,*,RIGHT,NWELL -S 3200,9000,3200,9700,200,*,UP,ALU1 -S 2600,1000,2600,4000,200,*,UP,ALU1 -S 1400,1000,1400,4000,200,*,UP,ALU1 -S 3200,500,3200,1500,200,*,UP,ALU1 -S 800,9000,800,9700,200,*,DOWN,ALU1 -S 2000,2800,2000,7400,200,*,UP,ALU1 -S 2000,500,2000,1500,200,*,UP,ALU1 -S 800,500,800,1500,200,*,UP,ALU1 -S 3200,2800,3200,6800,200,*,UP,ALU1 -S 800,3500,800,6800,200,*,UP,ALU1 -S 2000,9000,2000,9400,200,*,UP,ALU1 -S 1400,7900,2600,7900,200,*,RIGHT,ALU1 -S 5700,2800,5700,6800,200,*,UP,ALU1 -S 4500,500,4500,1500,200,*,UP,ALU1 -S 5700,500,5700,1500,200,*,UP,ALU1 -S 3900,1000,3900,4000,200,*,UP,ALU1 -S 5100,1000,5100,4000,200,*,UP,ALU1 -S 8200,2800,8200,6800,200,*,UP,ALU1 -S 7600,1000,7600,4000,200,*,UP,ALU1 -S 6400,1000,6400,4000,200,*,UP,ALU1 -S 8200,500,8200,1500,200,*,UP,ALU1 -S 7000,500,7000,1500,200,*,UP,ALU1 -S 3900,7900,5100,7900,200,*,RIGHT,ALU1 -S 4500,9000,4500,9400,200,*,UP,ALU1 -S 5700,9000,5700,9700,200,*,UP,ALU1 -S 7000,9000,7000,9400,200,*,UP,ALU1 -S 6400,7900,7600,7900,200,*,RIGHT,ALU1 -S 1700,1900,1700,3200,100,*,UP,POLY -S 2900,1900,2900,3200,100,*,UP,POLY -S 2300,1900,2300,3200,100,*,DOWN,POLY -S 1700,8500,2300,8500,300,*,RIGHT,POLY -S 2300,8200,2300,8600,100,*,DOWN,POLY -S 1700,8200,1700,8700,100,*,DOWN,POLY -S 1100,1900,1100,3200,100,*,DOWN,POLY -S 3600,1900,3600,3200,100,*,DOWN,POLY -S 4800,1900,4800,3200,100,*,DOWN,POLY -S 5400,1900,5400,3200,100,*,UP,POLY -S 4200,1900,4200,3200,100,*,UP,POLY -S 7900,1900,7900,3200,100,*,UP,POLY -S 7300,1900,7300,3200,100,*,DOWN,POLY -S 6100,1900,6100,3200,100,*,DOWN,POLY -S 6700,1900,6700,3200,100,*,UP,POLY -S 4200,8200,4200,8700,100,*,DOWN,POLY -S 4800,8200,4800,8600,100,*,DOWN,POLY -S 4200,8500,4800,8500,300,*,RIGHT,POLY -S 6700,8500,7300,8500,300,*,RIGHT,POLY -S 7300,8200,7300,8600,100,*,DOWN,POLY -S 6700,8200,6700,8700,100,*,DOWN,POLY -S 1400,300,1400,1700,300,*,UP,NDIF -S 2000,300,2000,1700,300,*,UP,NDIF -S 1100,100,1100,1900,100,*,UP,NTRANS -S 1700,100,1700,1900,100,*,DOWN,NTRANS -S 3200,300,3200,1700,300,*,UP,NDIF -S 800,300,800,1700,300,*,UP,NDIF -S 2900,100,2900,1900,100,*,DOWN,NTRANS -S 2600,300,2600,1700,300,*,UP,NDIF -S 2300,100,2300,1900,100,*,DOWN,NTRANS -S 1400,8900,1400,9600,300,*,UP,NDIF -S 2000,8900,2000,9600,300,*,UP,NDIF -S 1700,8700,1700,9800,100,*,UP,NTRANS -S 5700,300,5700,1700,300,*,UP,NDIF -S 4200,100,4200,1900,100,*,DOWN,NTRANS -S 3600,100,3600,1900,100,*,UP,NTRANS -S 4500,300,4500,1700,300,*,UP,NDIF -S 3900,300,3900,1700,300,*,UP,NDIF -S 4800,100,4800,1900,100,*,DOWN,NTRANS -S 5100,300,5100,1700,300,*,UP,NDIF -S 5400,100,5400,1900,100,*,DOWN,NTRANS -S 8200,300,8200,1700,300,*,UP,NDIF -S 6400,300,6400,1700,300,*,UP,NDIF -S 7000,300,7000,1700,300,*,UP,NDIF -S 6100,100,6100,1900,100,*,UP,NTRANS -S 6700,100,6700,1900,100,*,DOWN,NTRANS -S 7900,100,7900,1900,100,*,DOWN,NTRANS -S 7600,300,7600,1700,300,*,UP,NDIF -S 7300,100,7300,1900,100,*,DOWN,NTRANS -S 4500,8900,4500,9600,300,*,UP,NDIF -S 3900,8900,3900,9600,300,*,UP,NDIF -S 6400,8900,6400,9600,300,*,UP,NDIF -S 7000,8900,7000,9600,300,*,UP,NDIF -S 4200,8700,4200,9800,100,*,UP,NTRANS -S 6700,8700,6700,9800,100,*,UP,NTRANS -S 2600,7300,2600,8000,300,*,UP,PDIF -S 800,3400,800,6300,300,*,UP,PDIF -S 1100,3200,1100,6500,100,*,UP,PTRANS -S 2000,3400,2000,6300,300,*,UP,PDIF -S 1400,3400,1400,6300,300,*,UP,PDIF -S 1700,3200,1700,6500,100,*,UP,PTRANS -S 3200,3400,3200,6300,300,*,DOWN,PDIF -S 2900,3200,2900,6500,100,*,DOWN,PTRANS -S 2600,3400,2600,6300,300,*,UP,PDIF -S 2300,3200,2300,6500,100,*,UP,PTRANS -S 1400,7300,1400,8000,300,*,UP,PDIF -S 1700,7100,1700,8200,100,*,DOWN,PTRANS -S 2100,7300,2100,8000,300,*,UP,PDIF -S 2300,7100,2300,8200,100,*,DOWN,PTRANS -S 5700,3400,5700,6300,300,*,DOWN,PDIF -S 4200,3200,4200,6500,100,*,UP,PTRANS -S 3900,3400,3900,6300,300,*,UP,PDIF -S 4500,3400,4500,6300,300,*,UP,PDIF -S 3600,3200,3600,6500,100,*,UP,PTRANS -S 4800,3200,4800,6500,100,*,UP,PTRANS -S 5100,3400,5100,6300,300,*,UP,PDIF -S 5400,3200,5400,6500,100,*,DOWN,PTRANS -S 7000,3400,7000,6300,300,*,UP,PDIF -S 6400,3400,6400,6300,300,*,UP,PDIF -S 6700,3200,6700,6500,100,*,UP,PTRANS -S 8200,3400,8200,6300,300,*,DOWN,PDIF -S 6100,3200,6100,6500,100,*,UP,PTRANS -S 7900,3200,7900,6500,100,*,DOWN,PTRANS -S 7600,3400,7600,6300,300,*,UP,PDIF -S 7300,3200,7300,6500,100,*,UP,PTRANS -S 3900,7300,3900,8000,300,*,UP,PDIF -S 5100,7300,5100,8000,300,*,UP,PDIF -S 6400,7300,6400,8000,300,*,UP,PDIF -S 4800,7100,4800,8200,100,*,DOWN,PTRANS -S 4600,7300,4600,8000,300,*,UP,PDIF -S 4200,7100,4200,8200,100,*,DOWN,PTRANS -S 7100,7300,7100,8000,300,*,UP,PDIF -S 7300,7100,7300,8200,100,*,DOWN,PTRANS -S 7600,7300,7600,8000,300,*,UP,PDIF -S 6700,7100,6700,8200,100,*,DOWN,PTRANS -S 5100,6600,5100,7900,200,*,DOWN,ALU1 -S 7600,6600,7600,7900,200,*,DOWN,ALU1 -S 6400,7400,6400,9000,200,*,UP,ALU1 -S 3900,7400,3900,9000,200,*,UP,ALU1 -S 4800,6600,5400,6600,300,*,RIGHT,POLY -S 7300,6600,7900,6600,300,*,RIGHT,POLY -S 4500,2800,4500,7400,200,*,UP,ALU1 -S 7000,2800,7000,7400,200,*,UP,ALU1 -S 1100,7700,8300,7700,800,*,RIGHT,NWELL -S 8200,9000,8200,9700,200,*,UP,ALU1 -S 4400,2200,5100,2200,200,*,RIGHT,ALU1 -S 6900,2200,7600,2200,200,*,RIGHT,ALU1 -S 3600,2200,4400,2200,300,*,RIGHT,POLY -S 4800,2200,5400,2200,300,*,RIGHT,POLY -S 6100,2200,6900,2200,300,*,RIGHT,POLY -S 7300,2200,7900,2200,300,*,RIGHT,POLY -S 9300,1500,9300,4000,200,*,UP,ALU1 -S 9900,2800,9900,6800,200,*,UP,ALU1 -S 9900,500,9900,1500,200,*,UP,ALU1 -S 9300,2200,10000,2200,200,*,RIGHT,ALU1 -S 10200,1900,10200,3200,100,*,DOWN,POLY -S 9600,1900,9600,3200,100,*,UP,POLY -S 10500,300,10500,1700,300,*,UP,NDIF -S 9900,300,9900,1700,300,*,UP,NDIF -S 10200,100,10200,1900,100,*,DOWN,NTRANS -S 10500,3400,10500,6300,300,*,UP,PDIF -S 10200,3200,10200,6500,100,*,UP,PTRANS -S 9900,3400,9900,6300,300,*,UP,PDIF -S 0,9700,12000,9700,600,vss,RIGHT,CALU1 -S 0,300,12000,300,600,vss,RIGHT,CALU1 -S 0,4700,12000,4700,600,vdd,RIGHT,CALU1 -S 0,5300,12000,5300,600,vdd,RIGHT,CALU1 -S 1500,1500,1500,6000,200,nwenx,DOWN,CALU3 -S 2500,1500,2500,6000,200,wenx,DOWN,CALU3 -S 4000,1500,4000,6000,200,nscanx,DOWN,CALU3 -S 5000,1500,5000,6000,200,scanx,DOWN,CALU3 -S 6500,1500,6500,6000,200,nckx,DOWN,CALU3 -S 10500,1000,10500,4000,200,scout,UP,CALU1 -S 1500,1500,7500,1500,200,*,RIGHT,TALU2 -S 1500,4000,7500,4000,200,*,LEFT,TALU2 -S 1500,6000,7500,6000,200,*,RIGHT,TALU2 -V 9000,6500,CONT_POLY,* -V 7500,1500,CONT_VIA,* -V 7500,1500,CONT_VIA2,* -V 5000,1500,CONT_VIA,* -V 5000,1500,CONT_VIA2,* -V 2500,1500,CONT_VIA,* -V 2500,1500,CONT_VIA2,* -V 1900,2200,CONT_POLY,* -V 2600,6600,CONT_POLY,* -V 1500,4000,CONT_VIA2,* -V 1500,6000,CONT_VIA2,* -V 2500,6000,CONT_VIA2,* -V 1500,1500,CONT_VIA2,* -V 2500,4000,CONT_VIA2,* -V 5000,4000,CONT_VIA2,* -V 4000,1500,CONT_VIA2,* -V 5000,6000,CONT_VIA2,* -V 4000,6000,CONT_VIA2,* -V 4000,4000,CONT_VIA2,* -V 7500,6000,CONT_VIA2,* -V 6500,1500,CONT_VIA2,* -V 7500,4000,CONT_VIA2,* -V 6500,4000,CONT_VIA2,* -V 6500,6000,CONT_VIA2,* -V 1500,1500,CONT_VIA,* -V 1500,4000,CONT_VIA,* -V 1500,6000,CONT_VIA,* -V 2500,6000,CONT_VIA,* -V 2500,4000,CONT_VIA,* -V 4000,1500,CONT_VIA,* -V 5000,4000,CONT_VIA,* -V 5000,6000,CONT_VIA,* -V 4000,6000,CONT_VIA,* -V 4000,4000,CONT_VIA,* -V 6500,1500,CONT_VIA,* -V 6500,6000,CONT_VIA,* -V 7500,6000,CONT_VIA,* -V 7500,4000,CONT_VIA,* -V 6500,4000,CONT_VIA,* -V 2000,8500,CONT_POLY,* -V 4500,8500,CONT_POLY,* -V 7000,8500,CONT_POLY,* -V 5700,9700,CONT_BODY_P,* -V 3200,9700,CONT_BODY_P,* -V 800,9700,CONT_BODY_P,* -V 3200,9000,CONT_BODY_P,* -V 800,9000,CONT_BODY_P,* -V 5700,9000,CONT_BODY_P,* -V 3200,1000,CONT_DIF_N,* -V 2600,1000,CONT_DIF_N,* -V 3200,500,CONT_DIF_N,* -V 3200,1500,CONT_DIF_N,* -V 2600,1500,CONT_DIF_N,* -V 800,500,CONT_DIF_N,* -V 800,1500,CONT_DIF_N,* -V 800,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 2000,500,CONT_DIF_N,* -V 2000,1500,CONT_DIF_N,* -V 1400,9000,CONT_DIF_N,* -V 1400,1500,CONT_DIF_N,* -V 1400,1000,CONT_DIF_N,* -V 2000,9000,CONT_DIF_N,* -V 2000,9500,CONT_DIF_N,* -V 5700,500,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 5700,1000,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 3900,1500,CONT_DIF_N,* -V 4500,1500,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 4500,1000,CONT_DIF_N,* -V 5100,1500,CONT_DIF_N,* -V 5700,1500,CONT_DIF_N,* -V 7600,1000,CONT_DIF_N,* -V 8200,500,CONT_DIF_N,* -V 6400,1500,CONT_DIF_N,* -V 6400,1000,CONT_DIF_N,* -V 8200,1000,CONT_DIF_N,* -V 8200,1500,CONT_DIF_N,* -V 7600,1500,CONT_DIF_N,* -V 7000,1000,CONT_DIF_N,* -V 7000,500,CONT_DIF_N,* -V 7000,1500,CONT_DIF_N,* -V 7000,9000,CONT_DIF_N,* -V 7000,9500,CONT_DIF_N,* -V 4500,9500,CONT_DIF_N,* -V 4500,9000,CONT_DIF_N,* -V 3900,9000,CONT_DIF_N,* -V 6400,9000,CONT_DIF_N,* -V 1400,7900,CONT_DIF_P,* -V 2000,7400,CONT_DIF_P,* -V 1400,7400,CONT_DIF_P,* -V 2000,2900,CONT_BODY_N,* -V 800,2900,CONT_BODY_N,* -V 3200,2900,CONT_BODY_N,* -V 800,6000,CONT_DIF_P,* -V 800,3500,CONT_DIF_P,* -V 800,5500,CONT_DIF_P,* -V 800,5000,CONT_DIF_P,* -V 800,4500,CONT_DIF_P,* -V 800,4000,CONT_DIF_P,* -V 2000,3500,CONT_DIF_P,* -V 2000,4500,CONT_DIF_P,* -V 2000,5500,CONT_DIF_P,* -V 2000,4000,CONT_DIF_P,* -V 2000,5000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 3200,3500,CONT_DIF_P,* -V 3200,4500,CONT_DIF_P,* -V 3200,5000,CONT_DIF_P,* -V 3200,5500,CONT_DIF_P,* -V 3200,6000,CONT_DIF_P,* -V 2600,4000,CONT_DIF_P,* -V 2600,3500,CONT_DIF_P,* -V 1400,3500,CONT_DIF_P,* -V 1400,4000,CONT_DIF_P,* -V 1400,6000,CONT_DIF_P,* -V 2600,6000,CONT_DIF_P,* -V 2600,7900,CONT_DIF_P,* -V 2600,7400,CONT_DIF_P,* -V 2000,6800,CONT_BODY_N,* -V 3200,6800,CONT_BODY_N,* -V 800,6800,CONT_BODY_N,* -V 4500,5500,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 5700,2900,CONT_BODY_N,* -V 4500,2900,CONT_BODY_N,* -V 5700,6000,CONT_DIF_P,* -V 5700,5500,CONT_DIF_P,* -V 5700,5000,CONT_DIF_P,* -V 5700,4500,CONT_DIF_P,* -V 5700,3500,CONT_DIF_P,* -V 5700,4000,CONT_DIF_P,* -V 4500,5000,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 5700,6800,CONT_BODY_N,* -V 4500,6800,CONT_BODY_N,* -V 5100,6000,CONT_DIF_P,* -V 3900,6000,CONT_DIF_P,* -V 3900,4000,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 5100,4000,CONT_DIF_P,* -V 7000,3500,CONT_DIF_P,* -V 7000,4500,CONT_DIF_P,* -V 7000,5500,CONT_DIF_P,* -V 8200,5000,CONT_DIF_P,* -V 8200,5500,CONT_DIF_P,* -V 8200,6000,CONT_DIF_P,* -V 7000,2900,CONT_BODY_N,* -V 8200,2900,CONT_BODY_N,* -V 7600,6000,CONT_DIF_P,* -V 7000,6800,CONT_BODY_N,* -V 8200,6800,CONT_BODY_N,* -V 7000,4000,CONT_DIF_P,* -V 7000,5000,CONT_DIF_P,* -V 8200,4000,CONT_DIF_P,* -V 8200,3500,CONT_DIF_P,* -V 8200,4500,CONT_DIF_P,* -V 3900,7900,CONT_DIF_P,* -V 7600,4000,CONT_DIF_P,* -V 7600,3500,CONT_DIF_P,* -V 6400,3500,CONT_DIF_P,* -V 6400,4000,CONT_DIF_P,* -V 6400,6000,CONT_DIF_P,* -V 5100,7400,CONT_DIF_P,* -V 5100,7900,CONT_DIF_P,* -V 3900,7400,CONT_DIF_P,* -V 4500,7400,CONT_DIF_P,* -V 7000,7400,CONT_DIF_P,* -V 6400,7400,CONT_DIF_P,* -V 7600,7900,CONT_DIF_P,* -V 7600,7400,CONT_DIF_P,* -V 6400,7900,CONT_DIF_P,* -V 5100,6600,CONT_POLY,* -V 7600,6600,CONT_POLY,* -V 7000,6000,CONT_DIF_P,* -V 4500,6000,CONT_DIF_P,* -V 2000,6000,CONT_DIF_P,* -V 8200,9700,CONT_BODY_P,* -V 8200,9000,CONT_BODY_P,* -V 4400,2200,CONT_POLY,* -V 6900,2200,CONT_POLY,* -V 10000,2200,CONT_POLY,* -V 9300,1500,CONT_DIF_N,* -V 10500,1500,CONT_DIF_N,* -V 9900,1000,CONT_DIF_N,* -V 9900,500,CONT_DIF_N,* -V 9900,1500,CONT_DIF_N,* -V 10500,1000,CONT_DIF_N,* -V 9900,2900,CONT_BODY_N,* -V 9300,3500,CONT_DIF_P,* -V 9300,4000,CONT_DIF_P,* -V 9900,4000,CONT_DIF_P,* -V 9900,5000,CONT_DIF_P,* -V 9900,3500,CONT_DIF_P,* -V 9900,4500,CONT_DIF_P,* -V 9900,5500,CONT_DIF_P,* -V 9900,6800,CONT_BODY_N,* -V 9900,6000,CONT_DIF_P,* -V 10500,4000,CONT_DIF_P,* -V 10500,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.vbe deleted file mode 100644 index 42cea450..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_scan_x4_buf.vbe +++ /dev/null @@ -1,33 +0,0 @@ -ENTITY dp_sff_scan_x4_buf IS -PORT ( - ck : in BIT; - wen : in BIT; - scan : in BIT; - scin : in BIT; - ckx : out BIT; - nckx : out BIT; - wenx : out BIT; - nwenx : out BIT; - scanx : out BIT; - nscanx : out BIT; - scout : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_sff_scan_x4_buf; - -ARCHITECTURE vbe OF dp_sff_scan_x4_buf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_sff_scan_x4_buf" - SEVERITY WARNING; - - ckx <= ck; - nckx <= not ck; - wenx <= wen; - nwenx <= not wen; - scanx <= scan; - nscanx <= not scan; - scout <= scin; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_sff_x4.ap b/alliance/share/cells/dp_sxlib/dp_sff_x4.ap deleted file mode 100644 index 986e4abc..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_x4.ap +++ /dev/null @@ -1,217 +0,0 @@ -V ALLIANCE : 6 -H dp_sff_x4,P, 6/ 9/2000,10 -A 0,0,900,500 -R 450,250,ref_ref,ckx -R 350,250,ref_ref,nckx -R 200,250,ref_ref,wenx -R 100,250,ref_ref,nwenx -R 800,150,ref_ref,q_15 -R 800,250,ref_ref,q_25 -R 800,300,ref_ref,q_30 -R 800,350,ref_ref,q_35 -R 800,400,ref_ref,q_40 -R 800,100,ref_ref,q_10 -R 50,400,ref_ref,i_40 -R 50,100,ref_ref,i_10 -R 50,300,ref_ref,i_30 -R 50,350,ref_ref,i_35 -R 50,250,ref_ref,i_25 -R 50,200,ref_ref,i_20 -R 50,150,ref_ref,i_15 -S 740,150,800,150,10,*,RIGHT,ALU1 -S 740,250,800,250,10,*,RIGHT,ALU1 -S 690,200,740,200,10,*,RIGHT,ALU1 -S 740,200,840,200,30,*,RIGHT,POLY -S 250,200,800,200,20,*,RIGHT,ALU2 -S 720,240,720,360,10,*,DOWN,POLY -S 450,250,500,250,20,*,RIGHT,ALU2 -S 390,350,450,350,10,*,RIGHT,ALU1 -S 300,150,300,400,10,u,DOWN,ALU1 -S 400,200,400,300,10,*,UP,ALU1 -S 350,300,400,300,10,*,RIGHT,ALU1 -S 870,300,870,450,20,*,DOWN,ALU1 -S 750,300,750,450,20,*,DOWN,ALU1 -S 450,300,520,300,10,*,RIGHT,ALU1 -S 630,200,630,350,10,*,DOWN,ALU1 -S 450,150,520,150,10,*,LEFT,ALU1 -S 630,400,690,400,10,*,RIGHT,ALU1 -S 870,50,870,100,20,*,DOWN,ALU1 -S 750,50,750,100,20,*,DOWN,ALU1 -S 500,350,570,350,10,*,LEFT,ALU1 -S 570,100,570,400,10,y,DOWN,ALU1 -S 450,100,450,350,10,x,DOWN,ALU1 -S 500,100,570,100,10,*,RIGHT,ALU1 -S 390,100,450,100,10,*,RIGHT,ALU1 -S 630,100,690,100,10,*,RIGHT,ALU1 -S 690,100,690,400,10,z,DOWN,ALU1 -S 150,150,150,400,10,*,DOWN,ALU1 -S 200,100,200,300,10,*,DOWN,ALU1 -S 150,400,300,400,10,*,RIGHT,ALU1 -S 100,100,200,100,10,*,RIGHT,ALU1 -S 540,300,540,360,10,*,DOWN,POLY -S 600,140,600,200,10,*,DOWN,POLY -S 840,140,840,260,10,*,DOWN,POLY -S 420,250,420,310,10,*,DOWN,POLY -S 510,150,540,150,30,*,RIGHT,POLY -S 480,350,510,350,30,*,RIGHT,POLY -S 630,350,660,350,30,*,RIGHT,POLY -S 510,300,540,300,30,*,RIGHT,POLY -S 780,140,780,260,10,*,DOWN,POLY -S 660,140,660,250,10,*,DOWN,POLY -S 390,200,420,200,30,*,RIGHT,POLY -S 600,200,630,200,30,*,RIGHT,POLY -S 420,140,420,200,10,*,DOWN,POLY -S 600,250,600,360,10,*,DOWN,POLY -S 720,250,750,250,30,*,RIGHT,POLY -S 720,150,750,150,30,*,RIGHT,POLY -S 480,100,510,100,30,*,RIGHT,POLY -S 540,90,540,150,10,*,UP,POLY -S 270,40,270,120,30,*,DOWN,NDIF -S 330,80,330,120,30,*,DOWN,NDIF -S 450,30,450,120,30,*,DOWN,NDIF -S 390,80,390,120,30,*,DOWN,NDIF -S 630,80,630,120,30,*,DOWN,NDIF -S 690,80,690,120,30,*,DOWN,NDIF -S 870,30,870,120,30,*,DOWN,NDIF -S 810,30,810,120,30,*,DOWN,NDIF -S 750,30,750,120,30,*,DOWN,NDIF -S 570,30,570,120,30,*,DOWN,NDIF -S 510,30,510,70,30,*,DOWN,NDIF -S 570,30,570,70,30,*,DOWN,NDIF -S 160,80,160,160,50,*,DOWN,NDIF -S 270,40,270,120,30,*,UP,NDIF -S 140,80,140,120,30,*,UP,NDIF -S 660,60,660,140,10,*,UP,NTRANS -S 720,60,720,140,10,*,UP,NTRANS -S 840,10,840,140,10,*,UP,NTRANS -S 360,60,360,140,10,*,UP,NTRANS -S 600,60,600,140,10,*,UP,NTRANS -S 780,10,780,140,10,*,UP,NTRANS -S 300,60,300,140,10,*,UP,NTRANS -S 420,60,420,140,10,*,UP,NTRANS -S 480,10,480,90,10,*,UP,NTRANS -S 540,10,540,90,10,*,UP,NTRANS -S 240,60,240,140,10,*,UP,NTRANS -S 200,60,200,140,10,*,UP,NTRANS -S 750,280,750,470,30,*,DOWN,PDIF -S 780,260,780,490,10,*,DOWN,PTRANS -S 450,330,450,470,30,*,UP,PDIF -S 420,310,420,440,10,*,DOWN,PTRANS -S 390,330,390,420,30,*,UP,PDIF -S 360,310,360,440,10,*,DOWN,PTRANS -S 870,280,870,470,30,*,DOWN,PDIF -S 840,260,840,490,10,*,DOWN,PTRANS -S 810,280,810,470,30,*,DOWN,PDIF -S 540,360,540,490,10,*,UP,PTRANS -S 480,360,480,490,10,*,DOWN,PTRANS -S 720,360,720,490,10,*,DOWN,PTRANS -S 690,380,690,470,30,*,UP,PDIF -S 500,380,500,470,30,*,DOWN,PDIF -S 660,360,660,490,10,*,DOWN,PTRANS -S 630,380,630,470,30,*,DOWN,PDIF -S 600,360,600,490,10,*,DOWN,PTRANS -S 560,380,560,470,30,*,DOWN,PDIF -S 200,310,200,440,10,*,DOWN,PTRANS -S 270,330,270,460,30,*,DOWN,PDIF -S 240,310,240,440,10,*,DOWN,PTRANS -S 0,390,900,390,240,*,RIGHT,NWELL -S 330,330,330,420,30,*,UP,PDIF -S 300,310,300,440,10,*,DOWN,PTRANS -S 250,150,250,300,10,*,DOWN,ALU1 -S 100,100,100,150,10,*,UP,ALU1 -S 30,40,30,120,30,*,UP,NDIF -S 60,60,60,140,10,*,UP,NTRANS -S 30,330,30,460,30,*,DOWN,PDIF -S 60,310,60,440,10,*,DOWN,PTRANS -S 100,200,200,200,10,*,RIGHT,POLY -S 200,140,200,200,10,*,DOWN,POLY -S 100,310,100,440,10,*,DOWN,PTRANS -S 100,200,100,310,10,*,DOWN,POLY -S 100,60,100,140,10,*,UP,NTRANS -S 150,330,150,420,60,*,DOWN,PDIF -S 150,80,150,160,50,*,DOWN,NDIF -S 500,200,500,250,10,*,DOWN,ALU1 -S 360,140,360,250,10,*,UP,POLY -S 400,200,600,200,10,ckx,RIGHT,POLY -S 350,250,660,250,10,nckx,RIGHT,POLY -S 0,30,900,30,60,vss,RIGHT,CALU1 -S 0,470,900,470,60,vdd,RIGHT,CALU1 -S 250,200,800,200,20,*,RIGHT,TALU2 -S 100,250,500,250,20,*,RIGHT,TALU2 -S 100,250,100,250,20,nwenx,LEFT,CALU3 -S 350,250,350,250,20,nckx,LEFT,CALU3 -S 450,250,450,250,20,ckx,LEFT,CALU3 -S 200,250,200,250,20,wenx,LEFT,CALU3 -S 800,100,800,400,20,q,DOWN,CALU1 -S 50,100,50,400,20,i,DOWN,CALU1 -V 200,250,CONT_VIA,* -V 200,250,CONT_VIA2,* -V 100,250,CONT_POLY,* -V 100,250,CONT_VIA,* -V 100,250,CONT_VIA2,* -V 800,200,CONT_VIA,* -V 740,200,CONT_POLY,* -V 450,250,CONT_VIA2,* -V 740,250,CONT_POLY,* -V 350,300,CONT_POLY,* -V 350,250,CONT_POLY,* -V 300,150,CONT_POLY,* -V 640,350,CONT_POLY,* -V 400,200,CONT_POLY,* -V 520,300,CONT_POLY,* -V 620,200,CONT_POLY,* -V 520,150,CONT_POLY,* -V 740,150,CONT_POLY,* -V 500,350,CONT_POLY,* -V 500,100,CONT_POLY,* -V 200,300,CONT_POLY,* -V 50,300,CONT_POLY,* -V 50,150,CONT_POLY,* -V 300,300,CONT_POLY,* -V 690,30,CONT_BODY_P,* -V 630,30,CONT_BODY_P,* -V 200,30,CONT_BODY_P,* -V 100,30,CONT_BODY_P,* -V 270,50,CONT_DIF_N,* -V 810,100,CONT_DIF_N,* -V 750,100,CONT_DIF_N,* -V 870,100,CONT_DIF_N,* -V 750,50,CONT_DIF_N,* -V 870,50,CONT_DIF_N,* -V 570,100,CONT_DIF_N,* -V 390,100,CONT_DIF_N,* -V 510,50,CONT_DIF_N,* -V 630,100,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 750,450,CONT_DIF_P,* -V 870,450,CONT_DIF_P,* -V 750,400,CONT_DIF_P,* -V 750,350,CONT_DIF_P,* -V 390,350,CONT_DIF_P,* -V 810,350,CONT_DIF_P,* -V 510,450,CONT_DIF_P,* -V 630,400,CONT_DIF_P,* -V 810,400,CONT_DIF_P,* -V 870,350,CONT_DIF_P,* -V 870,400,CONT_DIF_P,* -V 750,300,CONT_DIF_P,* -V 810,300,CONT_DIF_P,* -V 870,300,CONT_DIF_P,* -V 570,400,CONT_DIF_P,* -V 200,470,CONT_BODY_N,* -V 270,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 100,470,CONT_BODY_N,* -V 250,300,CONT_POLY,* -V 250,150,CONT_POLY,* -V 250,200,CONT_VIA,* -V 100,150,CONT_POLY,* -V 30,50,CONT_DIF_N,* -V 30,450,CONT_DIF_P,* -V 500,250,CONT_VIA,* -V 500,200,CONT_POLY,* -V 350,250,CONT_VIA2,* -V 350,250,CONT_VIA,* -V 350,30,CONT_BODY_P,* -V 350,470,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_sff_x4.vbe b/alliance/share/cells/dp_sxlib/dp_sff_x4.vbe deleted file mode 100644 index 22300f6a..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_x4.vbe +++ /dev/null @@ -1,36 +0,0 @@ -ENTITY dp_sff_x4 IS -PORT ( - ckx : in BIT; - nckx : in BIT; - wenx : in BIT; - nwenx : in BIT; - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_sff_x4; - -ARCHITECTURE vbe OF dp_sff_x4 IS - SIGNAL ff : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_sff_x4" - SEVERITY WARNING; - - ASSERT (ckx xor nckx) - REPORT "wrong values for ckx and nckx in dp_sff_x4" - SEVERITY WARNING; - - ASSERT (wenx xor nwenx) - REPORT "wrong values for wenx and nwenx in dp_sff_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1') - BEGIN - ff <= GUARDED ((wenx and i) or (nwenx and ff)); - END BLOCK label0; - - q <= ff; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.ap deleted file mode 100644 index c077bb72..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.ap +++ /dev/null @@ -1,250 +0,0 @@ -V ALLIANCE : 6 -H dp_sff_x4_buf,P,14/11/2000,10 -A 0,0,900,1000 -R 100,400,ref_ref,nwenx -R 200,400,ref_ref,wenx -R 350,400,ref_ref,nckx -R 450,400,ref_ref,ckx -S 100,600,450,600,20,*,RIGHT,TALU2 -S 100,400,450,400,20,*,LEFT,TALU2 -S 100,150,450,150,20,*,RIGHT,TALU2 -S 150,850,150,850,10,wen,LEFT,CALU1 -S 400,850,400,850,10,ck,LEFT,CALU1 -S 350,150,350,600,20,nckx,DOWN,CALU3 -S 450,150,450,600,20,ckx,UP,CALU3 -S 70,770,480,770,80,*,RIGHT,NWELL -S 90,340,90,630,30,*,UP,PDIF -S 120,320,120,650,10,*,UP,PTRANS -S 270,340,270,630,30,*,DOWN,PDIF -S 30,340,30,630,30,*,UP,PDIF -S 210,730,210,800,30,*,UP,PDIF -S 60,320,60,650,10,*,UP,PTRANS -S 180,710,180,820,10,*,DOWN,PTRANS -S 160,730,160,800,30,*,UP,PDIF -S 120,710,120,820,10,*,DOWN,PTRANS -S 90,730,90,800,30,*,UP,PDIF -S 180,320,180,650,10,*,UP,PTRANS -S 210,340,210,630,30,*,UP,PDIF -S 240,320,240,650,10,*,DOWN,PTRANS -S 310,320,310,650,10,*,UP,PTRANS -S 400,340,400,630,30,*,UP,PDIF -S 340,340,340,630,30,*,UP,PDIF -S 370,320,370,650,10,*,UP,PTRANS -S 520,340,520,630,30,*,DOWN,PDIF -S 490,320,490,650,10,*,DOWN,PTRANS -S 460,340,460,630,30,*,UP,PDIF -S 430,320,430,650,10,*,UP,PTRANS -S 340,730,340,800,30,*,UP,PDIF -S 460,730,460,800,30,*,UP,PDIF -S 370,710,370,820,10,*,DOWN,PTRANS -S 410,730,410,800,30,*,UP,PDIF -S 430,710,430,820,10,*,DOWN,PTRANS -S 150,340,150,630,30,*,UP,PDIF -S 60,10,60,190,10,*,UP,NTRANS -S 120,10,120,190,10,*,DOWN,NTRANS -S 150,30,150,170,30,*,UP,NDIF -S 180,10,180,190,10,*,DOWN,NTRANS -S 210,30,210,170,30,*,UP,NDIF -S 240,10,240,190,10,*,DOWN,NTRANS -S 30,30,30,170,30,*,UP,NDIF -S 270,30,270,170,30,*,UP,NDIF -S 90,30,90,170,30,*,UP,NDIF -S 150,890,150,960,30,*,UP,NDIF -S 90,890,90,960,30,*,UP,NDIF -S 120,870,120,980,10,*,UP,NTRANS -S 310,10,310,190,10,*,UP,NTRANS -S 370,10,370,190,10,*,DOWN,NTRANS -S 520,30,520,170,30,*,UP,NDIF -S 430,10,430,190,10,*,DOWN,NTRANS -S 400,30,400,170,30,*,UP,NDIF -S 340,30,340,170,30,*,UP,NDIF -S 490,10,490,190,10,*,DOWN,NTRANS -S 460,30,460,170,30,*,UP,NDIF -S 340,890,340,960,30,*,UP,NDIF -S 400,890,400,960,30,*,UP,NDIF -S 370,870,370,980,10,*,UP,NTRANS -S 490,190,490,320,10,*,UP,POLY -S 120,820,120,870,10,*,DOWN,POLY -S 430,190,430,320,10,*,DOWN,POLY -S 60,190,60,320,10,*,DOWN,POLY -S 370,190,370,320,10,*,UP,POLY -S 120,190,120,320,10,*,UP,POLY -S 370,820,370,870,10,*,DOWN,POLY -S 370,850,430,850,30,*,RIGHT,POLY -S 430,820,430,860,10,*,DOWN,POLY -S 180,820,180,860,10,*,DOWN,POLY -S 120,850,180,850,30,*,RIGHT,POLY -S 310,190,310,320,10,*,DOWN,POLY -S 180,190,180,320,10,*,DOWN,POLY -S 240,190,240,320,10,*,UP,POLY -S 430,660,490,660,30,*,RIGHT,POLY -S 430,220,490,220,30,*,RIGHT,POLY -S 310,220,390,220,30,*,RIGHT,POLY -S 400,280,400,740,20,*,UP,ALU1 -S 30,50,30,150,20,*,UP,ALU1 -S 210,100,210,400,20,*,UP,ALU1 -S 30,350,30,680,20,*,UP,ALU1 -S 270,280,270,680,20,*,UP,ALU1 -S 270,50,270,150,20,*,UP,ALU1 -S 150,900,150,940,20,*,UP,ALU1 -S 90,790,210,790,20,*,RIGHT,ALU1 -S 340,100,340,400,20,*,UP,ALU1 -S 150,50,150,150,20,*,UP,ALU1 -S 150,280,150,740,20,*,UP,ALU1 -S 30,900,30,970,20,*,DOWN,ALU1 -S 520,50,520,150,20,*,UP,ALU1 -S 400,50,400,150,20,*,UP,ALU1 -S 520,280,520,680,20,*,UP,ALU1 -S 460,100,460,400,20,*,UP,ALU1 -S 90,100,90,400,20,*,UP,ALU1 -S 460,660,460,790,20,*,DOWN,ALU1 -S 340,740,340,900,20,*,UP,ALU1 -S 520,900,520,970,20,*,UP,ALU1 -S 400,900,400,940,20,*,UP,ALU1 -S 340,790,460,790,20,*,RIGHT,ALU1 -S 270,900,270,970,20,*,UP,ALU1 -S 390,220,460,220,20,*,RIGHT,ALU1 -S 600,50,600,150,20,*,UP,ALU1 -S 0,500,900,500,460,*,RIGHT,NWELL -S 180,660,240,660,30,*,RIGHT,POLY -S 90,740,90,900,20,*,UP,ALU1 -S 210,660,210,790,20,*,DOWN,ALU1 -S 180,220,240,220,30,*,RIGHT,POLY -S 60,220,140,220,30,*,RIGHT,POLY -S 150,220,210,220,20,*,RIGHT,ALU1 -S 100,150,100,600,20,nwenx,UP,CALU3 -S 0,30,900,30,60,vss,RIGHT,CALU1 -S 0,530,900,530,60,vdd,RIGHT,CALU1 -S 0,470,900,470,60,vdd,RIGHT,CALU1 -S 0,970,900,970,60,vss,RIGHT,CALU1 -S 200,150,200,600,20,wenx,DOWN,CALU3 -V 450,150,CONT_VIA,* -V 450,150,CONT_VIA2,* -V 200,150,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 90,790,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 270,290,CONT_BODY_N,* -V 30,290,CONT_BODY_N,* -V 150,290,CONT_BODY_N,* -V 90,740,CONT_DIF_P,* -V 150,740,CONT_DIF_P,* -V 150,500,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,550,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,500,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 270,600,CONT_DIF_P,* -V 270,550,CONT_DIF_P,* -V 270,500,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 270,680,CONT_BODY_N,* -V 150,680,CONT_BODY_N,* -V 210,740,CONT_DIF_P,* -V 210,790,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 400,550,CONT_DIF_P,* -V 30,680,CONT_BODY_N,* -V 520,600,CONT_DIF_P,* -V 400,290,CONT_BODY_N,* -V 520,290,CONT_BODY_N,* -V 400,350,CONT_DIF_P,* -V 400,450,CONT_DIF_P,* -V 520,680,CONT_BODY_N,* -V 400,400,CONT_DIF_P,* -V 400,500,CONT_DIF_P,* -V 520,400,CONT_DIF_P,* -V 520,350,CONT_DIF_P,* -V 520,450,CONT_DIF_P,* -V 520,500,CONT_DIF_P,* -V 520,550,CONT_DIF_P,* -V 460,400,CONT_DIF_P,* -V 460,350,CONT_DIF_P,* -V 340,350,CONT_DIF_P,* -V 340,400,CONT_DIF_P,* -V 340,600,CONT_DIF_P,* -V 400,600,CONT_DIF_P,* -V 460,600,CONT_DIF_P,* -V 400,680,CONT_BODY_N,* -V 340,790,CONT_DIF_P,* -V 400,740,CONT_DIF_P,* -V 340,740,CONT_DIF_P,* -V 460,790,CONT_DIF_P,* -V 460,740,CONT_DIF_P,* -V 150,600,CONT_DIF_P,* -V 30,50,CONT_DIF_N,* -V 210,150,CONT_DIF_N,* -V 270,150,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,150,CONT_DIF_N,* -V 150,900,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 520,100,CONT_DIF_N,* -V 460,100,CONT_DIF_N,* -V 520,50,CONT_DIF_N,* -V 150,950,CONT_DIF_N,* -V 400,50,CONT_DIF_N,* -V 340,150,CONT_DIF_N,* -V 400,150,CONT_DIF_N,* -V 340,100,CONT_DIF_N,* -V 520,150,CONT_DIF_N,* -V 460,150,CONT_DIF_N,* -V 400,100,CONT_DIF_N,* -V 400,900,CONT_DIF_N,* -V 400,950,CONT_DIF_N,* -V 340,900,CONT_DIF_N,* -V 520,970,CONT_BODY_P,* -V 270,970,CONT_BODY_P,* -V 30,900,CONT_BODY_P,* -V 270,900,CONT_BODY_P,* -V 520,900,CONT_BODY_P,* -V 30,970,CONT_BODY_P,* -V 400,850,CONT_POLY,* -V 150,850,CONT_POLY,* -V 460,660,CONT_POLY,* -V 390,220,CONT_POLY,* -V 200,400,CONT_VIA,* -V 200,600,CONT_VIA,* -V 100,600,CONT_VIA,* -V 100,400,CONT_VIA,* -V 100,150,CONT_VIA,* -V 350,400,CONT_VIA,* -V 350,600,CONT_VIA,* -V 350,150,CONT_VIA,* -V 450,600,CONT_VIA,* -V 450,400,CONT_VIA,* -V 450,600,CONT_VIA2,* -V 350,150,CONT_VIA2,* -V 350,600,CONT_VIA2,* -V 100,150,CONT_VIA2,* -V 100,400,CONT_VIA2,* -V 200,400,CONT_VIA2,* -V 450,400,CONT_VIA2,* -V 350,400,CONT_VIA2,* -V 100,600,CONT_VIA2,* -V 200,600,CONT_VIA2,* -V 600,50,CONT_BODY_P,* -V 600,150,CONT_BODY_P,* -V 210,660,CONT_POLY,* -V 140,220,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.vbe deleted file mode 100644 index dc202748..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sff_x4_buf.vbe +++ /dev/null @@ -1,25 +0,0 @@ -ENTITY dp_sff_x4_buf IS -PORT ( - ck : in BIT; - wen : in BIT; - ckx : out BIT; - nckx : out BIT; - wenx : out BIT; - nwenx : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_sff_x4_buf; - -ARCHITECTURE vbe OF dp_sff_x4_buf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on dp_sff_x4_buf" - SEVERITY WARNING; - - ckx <= ck; - nckx <= not ck; - wenx <= wen; - nwenx <= not wen; -END; diff --git a/alliance/share/cells/dp_sxlib/dp_sxlib.lef b/alliance/share/cells/dp_sxlib/dp_sxlib.lef deleted file mode 100644 index e6336083..00000000 --- a/alliance/share/cells/dp_sxlib/dp_sxlib.lef +++ /dev/null @@ -1,2395 +0,0 @@ - -MACRO dp_dff_scan_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 100.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 89.00 24.00 91.00 26.00 ; - RECT 84.00 24.00 86.00 26.00 ; - RECT 79.00 24.00 81.00 26.00 ; - RECT 74.00 24.00 76.00 26.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 29.00 24.00 31.00 26.00 ; - LAYER L_ALU1 ; - RECT 89.00 39.00 91.00 41.00 ; - RECT 89.00 34.00 91.00 36.00 ; - RECT 89.00 29.00 91.00 31.00 ; - RECT 89.00 24.00 91.00 26.00 ; - RECT 89.00 19.00 91.00 21.00 ; - RECT 89.00 14.00 91.00 16.00 ; - RECT 89.00 9.00 91.00 11.00 ; - END - END q - PIN nckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 59.00 19.00 61.00 21.00 ; - END - END nckx - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN scin - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END scin - PIN wenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END wenx - PIN nwenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END nwenx - PIN nscanx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END nscanx - PIN scanx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 49.00 19.00 51.00 21.00 ; - END - END scanx - PIN ckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 74.00 19.00 76.00 21.00 ; - END - END ckx - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 97.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 97.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 98.50 41.00 ; - LAYER L_ALU2 ; - RECT 14.00 19.00 76.00 21.00 ; - END -END dp_dff_scan_x4 - - -MACRO dp_dff_scan_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 100.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN nckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 64.00 59.00 66.00 61.00 ; - RECT 64.00 54.00 66.00 56.00 ; - RECT 64.00 49.00 66.00 51.00 ; - RECT 64.00 44.00 66.00 46.00 ; - RECT 64.00 39.00 66.00 41.00 ; - RECT 64.00 34.00 66.00 36.00 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END nckx - PIN scanx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 49.00 59.00 51.00 61.00 ; - RECT 49.00 54.00 51.00 56.00 ; - RECT 49.00 49.00 51.00 51.00 ; - RECT 49.00 44.00 51.00 46.00 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END scanx - PIN nscanx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 59.00 41.00 61.00 ; - RECT 39.00 54.00 41.00 56.00 ; - RECT 39.00 49.00 41.00 51.00 ; - RECT 39.00 44.00 41.00 46.00 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END nscanx - PIN nwenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END nwenx - PIN wenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 59.00 16.00 61.00 ; - RECT 14.00 54.00 16.00 56.00 ; - RECT 14.00 49.00 16.00 51.00 ; - RECT 14.00 44.00 16.00 46.00 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END wenx - PIN scout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 89.00 39.00 91.00 41.00 ; - RECT 89.00 34.00 91.00 36.00 ; - RECT 89.00 29.00 91.00 31.00 ; - RECT 89.00 24.00 91.00 26.00 ; - RECT 89.00 19.00 91.00 21.00 ; - RECT 89.00 14.00 91.00 16.00 ; - RECT 89.00 9.00 91.00 11.00 ; - END - END scout - PIN ckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 74.00 59.00 76.00 61.00 ; - RECT 74.00 54.00 76.00 56.00 ; - RECT 74.00 49.00 76.00 51.00 ; - RECT 74.00 44.00 76.00 46.00 ; - RECT 74.00 39.00 76.00 41.00 ; - RECT 74.00 34.00 76.00 36.00 ; - RECT 74.00 29.00 76.00 31.00 ; - RECT 74.00 24.00 76.00 26.00 ; - RECT 74.00 19.00 76.00 21.00 ; - RECT 74.00 14.00 76.00 16.00 ; - END - END ckx - PIN wen - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 84.00 21.00 86.00 ; - END - END wen - PIN scan - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 84.00 46.00 86.00 ; - END - END scan - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 84.00 71.00 86.00 ; - END - END ck - PIN scin - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 94.00 69.00 96.00 71.00 ; - END - END scin - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 97.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 97.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 97.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 97.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 98.50 41.00 ; - RECT 1.50 59.00 98.50 91.00 ; - LAYER L_ALU2 ; - RECT 14.00 59.00 76.00 61.00 ; - RECT 14.00 39.00 76.00 41.00 ; - RECT 14.00 14.00 76.00 16.00 ; - END -END dp_dff_scan_x4_buf - - -MACRO dp_dff_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 70.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 24.00 24.00 26.00 26.00 ; - LAYER L_ALU1 ; - RECT 59.00 39.00 61.00 41.00 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - RECT 59.00 9.00 61.00 11.00 ; - END - END q - PIN nckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END nckx - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN wenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END wenx - PIN nwenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END nwenx - PIN ckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 19.00 46.00 21.00 ; - END - END ckx - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 67.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 67.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 68.50 41.00 ; - LAYER L_ALU2 ; - RECT 9.00 19.00 46.00 21.00 ; - END -END dp_dff_x4 - - -MACRO dp_dff_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 70.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN wenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END wenx - PIN nwenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END nwenx - PIN nckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END nckx - PIN ckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 59.00 46.00 61.00 ; - RECT 44.00 54.00 46.00 56.00 ; - RECT 44.00 49.00 46.00 51.00 ; - RECT 44.00 44.00 46.00 46.00 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END ckx - PIN wen - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END wen - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 84.00 41.00 86.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 67.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 67.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 67.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 67.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 68.50 41.00 ; - RECT 1.50 59.00 68.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 14.00 46.00 16.00 ; - RECT 9.00 39.00 46.00 41.00 ; - RECT 9.00 59.00 46.00 61.00 ; - END -END dp_dff_x4_buf - - -MACRO dp_mux_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i1 - PIN sel1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END sel1 - PIN sel0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END sel0 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - LAYER L_ALU2 ; - RECT 19.00 19.00 31.00 21.00 ; - END -END dp_mux_x2 - - -MACRO dp_mux_x2_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN sel1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END sel1 - PIN sel0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 59.00 31.00 61.00 ; - RECT 29.00 54.00 31.00 56.00 ; - RECT 29.00 49.00 31.00 51.00 ; - RECT 29.00 44.00 31.00 46.00 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END sel0 - PIN sel - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 84.00 26.00 86.00 ; - END - END sel - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 37.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 37.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - RECT 1.50 59.00 38.50 91.00 ; - LAYER L_ALU2 ; - RECT 19.00 14.00 31.00 16.00 ; - RECT 19.00 39.00 31.00 41.00 ; - RECT 19.00 59.00 31.00 61.00 ; - END -END dp_mux_x2_buf - - -MACRO dp_mux_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END i0 - PIN sel1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END sel1 - PIN sel0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END sel0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - LAYER L_ALU2 ; - RECT 24.00 19.00 36.00 21.00 ; - END -END dp_mux_x4 - - -MACRO dp_mux_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN sel1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END sel1 - PIN sel0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END sel0 - PIN sel - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 84.00 31.00 86.00 ; - END - END sel - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 42.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 42.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - RECT 1.50 59.00 43.50 91.00 ; - LAYER L_ALU2 ; - RECT 24.00 14.00 36.00 16.00 ; - RECT 24.00 39.00 36.00 41.00 ; - RECT 24.00 59.00 36.00 61.00 ; - END -END dp_mux_x4_buf - - -MACRO dp_nmux_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN sel0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END sel0 - PIN sel1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END sel1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - LAYER L_ALU2 ; - RECT 9.00 19.00 21.00 21.00 ; - END -END dp_nmux_x1 - - -MACRO dp_nmux_x1_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN sel1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END sel1 - PIN sel0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END sel0 - PIN sel - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END sel - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 27.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 27.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - RECT 1.50 59.00 28.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 14.00 21.00 16.00 ; - RECT 9.00 39.00 21.00 41.00 ; - RECT 9.00 59.00 21.00 61.00 ; - END -END dp_nmux_x1_buf - - -MACRO dp_nts_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN enx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END enx - PIN nenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END nenx - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - LAYER L_ALU2 ; - RECT 9.00 19.00 21.00 21.00 ; - END -END dp_nts_x2 - - -MACRO dp_nts_x2_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN nenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END nenx - PIN enx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END enx - PIN en - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END en - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 27.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 27.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - RECT 1.50 59.00 28.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 14.00 21.00 16.00 ; - RECT 9.00 39.00 21.00 41.00 ; - RECT 9.00 59.00 21.00 61.00 ; - END -END dp_nts_x2_buf - - -MACRO dp_rom2_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN nix - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END nix - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 69.00 11.00 71.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 22.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 22.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - RECT 1.50 59.00 23.50 91.00 ; - LAYER L_ALU2 ; - RECT 3.00 14.00 17.00 16.00 ; - RECT 3.00 39.00 17.00 41.00 ; - RECT 3.00 59.00 17.00 61.00 ; - END -END dp_rom2_buf - - -MACRO dp_rom4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN ni0x - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 59.00 46.00 61.00 ; - RECT 44.00 54.00 46.00 56.00 ; - RECT 44.00 49.00 46.00 51.00 ; - RECT 44.00 44.00 46.00 46.00 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END ni0x - PIN i1x - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i1x - PIN i0x - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0x - PIN ni1x - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END ni1x - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 84.00 41.00 86.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 52.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 52.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - RECT 1.50 59.00 53.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 14.00 46.00 16.00 ; - RECT 9.00 19.00 41.00 21.00 ; - RECT 9.00 39.00 46.00 41.00 ; - RECT 9.00 59.00 46.00 61.00 ; - RECT 9.00 19.00 41.00 21.00 ; - END -END dp_rom4_buf - - -MACRO dp_rom4_nxr2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END q - PIN ni0x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 19.00 46.00 21.00 ; - END - END ni0x - PIN ni1x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END ni1x - PIN i0x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 24.00 11.00 26.00 ; - END - END i0x - PIN i1x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 24.00 36.00 26.00 ; - END - END i1x - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - LAYER L_ALU2 ; - RECT 19.00 19.00 26.00 21.00 ; - RECT 9.00 24.00 36.00 26.00 ; - RECT 24.00 24.00 36.00 26.00 ; - RECT 19.00 19.00 46.00 21.00 ; - RECT 29.00 19.00 46.00 21.00 ; - END -END dp_rom4_nxr2_x4 - - -MACRO dp_rom4_xr2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END q - PIN ni1x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END ni1x - PIN ni0x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 19.00 46.00 21.00 ; - END - END ni0x - PIN i1x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 24.00 36.00 26.00 ; - END - END i1x - PIN i0x - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 24.00 11.00 26.00 ; - END - END i0x - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - LAYER L_ALU2 ; - RECT 16.00 24.00 36.00 26.00 ; - RECT 29.00 19.00 46.00 21.00 ; - RECT 19.00 19.00 46.00 21.00 ; - RECT 9.00 24.00 36.00 26.00 ; - RECT 19.00 19.00 26.00 21.00 ; - END -END dp_rom4_xr2_x4 - - -MACRO dp_sff_scan_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 120.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 109.00 39.00 111.00 41.00 ; - RECT 109.00 34.00 111.00 36.00 ; - RECT 109.00 29.00 111.00 31.00 ; - RECT 109.00 24.00 111.00 26.00 ; - RECT 109.00 19.00 111.00 21.00 ; - RECT 109.00 14.00 111.00 16.00 ; - RECT 109.00 9.00 111.00 11.00 ; - LAYER L_ALU2 ; - RECT 109.00 19.00 111.00 21.00 ; - RECT 104.00 19.00 106.00 21.00 ; - RECT 99.00 19.00 101.00 21.00 ; - RECT 94.00 19.00 96.00 21.00 ; - RECT 89.00 19.00 91.00 21.00 ; - RECT 84.00 19.00 86.00 21.00 ; - RECT 79.00 19.00 81.00 21.00 ; - RECT 74.00 19.00 76.00 21.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END q - PIN wenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END wenx - PIN nwenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END nwenx - PIN nscanx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 24.00 41.00 26.00 ; - END - END nscanx - PIN scanx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 49.00 24.00 51.00 26.00 ; - END - END scanx - PIN nckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 64.00 24.00 66.00 26.00 ; - END - END nckx - PIN ckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 74.00 24.00 76.00 26.00 ; - END - END ckx - PIN scin - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END scin - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 117.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 117.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 118.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 24.00 81.00 26.00 ; - RECT 74.00 24.00 81.00 26.00 ; - RECT 4.00 24.00 36.00 26.00 ; - RECT 14.00 19.00 26.00 21.00 ; - END -END dp_sff_scan_x4 - - -MACRO dp_sff_scan_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 120.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN ckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 74.00 59.00 76.00 61.00 ; - RECT 74.00 54.00 76.00 56.00 ; - RECT 74.00 49.00 76.00 51.00 ; - RECT 74.00 44.00 76.00 46.00 ; - RECT 74.00 39.00 76.00 41.00 ; - RECT 74.00 34.00 76.00 36.00 ; - RECT 74.00 29.00 76.00 31.00 ; - RECT 74.00 24.00 76.00 26.00 ; - RECT 74.00 19.00 76.00 21.00 ; - RECT 74.00 14.00 76.00 16.00 ; - END - END ckx - PIN nwenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 59.00 16.00 61.00 ; - RECT 14.00 54.00 16.00 56.00 ; - RECT 14.00 49.00 16.00 51.00 ; - RECT 14.00 44.00 16.00 46.00 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END nwenx - PIN wenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END wenx - PIN nscanx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 59.00 41.00 61.00 ; - RECT 39.00 54.00 41.00 56.00 ; - RECT 39.00 49.00 41.00 51.00 ; - RECT 39.00 44.00 41.00 46.00 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END nscanx - PIN scanx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 49.00 59.00 51.00 61.00 ; - RECT 49.00 54.00 51.00 56.00 ; - RECT 49.00 49.00 51.00 51.00 ; - RECT 49.00 44.00 51.00 46.00 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END scanx - PIN nckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 64.00 59.00 66.00 61.00 ; - RECT 64.00 54.00 66.00 56.00 ; - RECT 64.00 49.00 66.00 51.00 ; - RECT 64.00 44.00 66.00 46.00 ; - RECT 64.00 39.00 66.00 41.00 ; - RECT 64.00 34.00 66.00 36.00 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END nckx - PIN scout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 104.00 39.00 106.00 41.00 ; - RECT 104.00 34.00 106.00 36.00 ; - RECT 104.00 29.00 106.00 31.00 ; - RECT 104.00 24.00 106.00 26.00 ; - RECT 104.00 19.00 106.00 21.00 ; - RECT 104.00 14.00 106.00 16.00 ; - RECT 104.00 9.00 106.00 11.00 ; - END - END scout - PIN scin - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 89.00 64.00 91.00 66.00 ; - END - END scin - PIN wen - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 84.00 21.00 86.00 ; - END - END wen - PIN scan - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 84.00 46.00 86.00 ; - END - END scan - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 84.00 71.00 86.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 117.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 117.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 117.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 117.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 118.50 41.00 ; - RECT 1.50 59.00 118.50 91.00 ; - LAYER L_ALU2 ; - RECT 14.00 59.00 76.00 61.00 ; - RECT 14.00 39.00 76.00 41.00 ; - RECT 14.00 14.00 76.00 16.00 ; - END -END dp_sff_scan_x4_buf - - -MACRO dp_sff_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 90.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 79.00 39.00 81.00 41.00 ; - RECT 79.00 34.00 81.00 36.00 ; - RECT 79.00 29.00 81.00 31.00 ; - RECT 79.00 24.00 81.00 26.00 ; - RECT 79.00 19.00 81.00 21.00 ; - RECT 79.00 14.00 81.00 16.00 ; - RECT 79.00 9.00 81.00 11.00 ; - END - END q - PIN nwenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 24.00 11.00 26.00 ; - END - END nwenx - PIN nckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 24.00 36.00 26.00 ; - END - END nckx - PIN ckx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 24.00 46.00 26.00 ; - END - END ckx - PIN wenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 24.00 21.00 26.00 ; - END - END wenx - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 87.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 87.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 88.50 41.00 ; - LAYER L_ALU2 ; - RECT 9.00 24.00 51.00 26.00 ; - RECT 24.00 19.00 81.00 21.00 ; - RECT 44.00 24.00 51.00 26.00 ; - RECT 24.00 19.00 81.00 21.00 ; - END -END dp_sff_x4 - - -MACRO dp_sff_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 90.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN nckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END nckx - PIN ckx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 59.00 46.00 61.00 ; - RECT 44.00 54.00 46.00 56.00 ; - RECT 44.00 49.00 46.00 51.00 ; - RECT 44.00 44.00 46.00 46.00 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END ckx - PIN nwenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 9.00 59.00 11.00 61.00 ; - RECT 9.00 54.00 11.00 56.00 ; - RECT 9.00 49.00 11.00 51.00 ; - RECT 9.00 44.00 11.00 46.00 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END nwenx - PIN wenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END wenx - PIN wen - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END wen - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 84.00 41.00 86.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 87.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 87.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 87.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 87.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 88.50 41.00 ; - RECT 1.50 59.00 88.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 14.00 46.00 16.00 ; - RECT 9.00 39.00 46.00 41.00 ; - RECT 9.00 59.00 46.00 61.00 ; - END -END dp_sff_x4_buf - - -MACRO dp_ts_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN enx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END enx - PIN nenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END nenx - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - LAYER L_ALU2 ; - RECT 24.00 19.00 36.00 21.00 ; - END -END dp_ts_x4 - - -MACRO dp_ts_x4_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN enx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END enx - PIN nenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END nenx - PIN en - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 84.00 31.00 86.00 ; - END - END en - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 42.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 42.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - RECT 1.50 59.00 43.50 91.00 ; - LAYER L_ALU2 ; - RECT 24.00 59.00 36.00 61.00 ; - RECT 24.00 39.00 36.00 41.00 ; - RECT 24.00 14.00 37.00 16.00 ; - RECT 33.00 14.00 37.00 16.00 ; - END -END dp_ts_x4_buf - - -MACRO dp_ts_x8 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN enx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 19.00 46.00 21.00 ; - END - END enx - PIN nenx - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END nenx - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - LAYER L_ALU2 ; - RECT 34.00 19.00 46.00 21.00 ; - END -END dp_ts_x8 - - -MACRO dp_ts_x8_buf - CLASS CORE ; - ORIGIN 10.00 0.00 ; - SIZE 55.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN nenx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END nenx - PIN enx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END enx - PIN en - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 84.00 31.00 86.00 ; - END - END en - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH -7.00 47.00 42.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH -7.00 53.00 42.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH -7.00 3.00 42.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH -7.00 97.00 42.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT -8.50 9.00 43.50 41.00 ; - RECT -8.50 59.00 43.50 91.00 ; - LAYER L_ALU2 ; - RECT 24.00 14.00 36.00 16.00 ; - RECT 24.00 39.00 36.00 41.00 ; - RECT 24.00 59.00 36.00 61.00 ; - END -END dp_ts_x8_buf - - -END LIBRARY diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x4.ap b/alliance/share/cells/dp_sxlib/dp_ts_x4.ap deleted file mode 100644 index 53102cbe..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x4.ap +++ /dev/null @@ -1,110 +0,0 @@ -V ALLIANCE : 6 -H dp_ts_x4,P,26/ 9/2000,100 -A 0,0,4500,5000 -R 1000,1000,ref_ref,q_10 -R 1000,1500,ref_ref,q_15 -R 1000,2000,ref_ref,q_20 -R 1000,2500,ref_ref,q_25 -R 1000,3000,ref_ref,q_30 -R 1000,3500,ref_ref,q_35 -R 1000,4000,ref_ref,q_40 -R 1500,1000,ref_ref,i_10 -R 1500,3000,ref_ref,i_30 -R 1500,3500,ref_ref,i_35 -R 1500,4000,ref_ref,i_40 -R 1500,1500,ref_ref,i_15 -R 1500,2000,ref_ref,i_20 -R 1500,2500,ref_ref,i_25 -R 2500,2000,ref_ref,nenx -R 3500,2000,ref_ref,enx -S 2000,3500,2400,3500,200,*,RIGHT,ALU1 -S 2000,1000,3600,1000,200,*,RIGHT,ALU1 -S 3500,2000,3500,2000,200,enx,LEFT,CALU3 -S 2500,2000,2500,2000,200,nenx,LEFT,CALU3 -S 2000,1000,2000,3500,100,*,DOWN,ALU1 -S 2500,1500,2500,3000,100,*,DOWN,ALU1 -S 3500,1500,3500,3000,100,*,DOWN,ALU1 -S 2000,4000,4200,4000,100,*,RIGHT,ALU1 -S 4200,1000,4200,4000,100,*,DOWN,ALU1 -S 3500,1500,3700,1500,200,*,RIGHT,ALU1 -S 3700,1500,3900,1500,300,*,RIGHT,POLY -S 3300,3000,3500,3000,300,*,RIGHT,POLY -S 2500,3000,2700,3000,300,*,RIGHT,POLY -S 2500,1500,2700,1500,300,*,RIGHT,POLY -S 3900,2000,3900,3100,100,*,UP,POLY -S 3300,1400,3300,2000,100,*,DOWN,POLY -S 1500,2000,3900,2000,100,*,RIGHT,POLY -S 600,1400,2000,1400,100,*,RIGHT,POLY -S 600,2600,1900,2600,100,*,LEFT,POLY -S 1900,2600,1900,4000,100,*,DOWN,POLY -S 0,3900,4500,3900,2400,*,LEFT,NWELL -S 2700,3100,2700,4400,100,*,UP,PTRANS -S 3600,3300,3600,4700,300,*,UP,PDIF -S 4200,3300,4200,4200,300,*,UP,PDIF -S 3900,3100,3900,4400,100,*,UP,PTRANS -S 3000,3300,3000,4200,300,*,UP,PDIF -S 3300,3100,3300,4400,100,*,UP,PTRANS -S 2400,3300,2400,4200,300,*,UP,PDIF -S 2400,800,2400,1200,300,*,UP,NDIF -S 3600,800,3600,1200,300,*,UP,NDIF -S 3000,400,3000,1200,300,*,UP,NDIF -S 3300,600,3300,1400,100,*,UP,NTRANS -S 2700,600,2700,1400,100,*,UP,NTRANS -S 4200,800,4200,1200,300,*,UP,NDIF -S 3900,600,3900,1400,100,*,UP,NTRANS -S 300,500,300,1000,200,*,DOWN,ALU1 -S 300,3000,300,4500,200,*,DOWN,ALU1 -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 600,100,600,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 2500,2000,3500,2000,200,*,RIGHT,TALU2 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,4700,4500,4700,600,vdd,LEFT,CALU1 -S 1000,1000,1000,4000,200,q,UP,CALU1 -S 1500,1000,1500,4000,200,i,UP,CALU1 -V 3500,3000,CONT_POLY,* -V 3700,1500,CONT_POLY,* -V 3500,2000,CONT_VIA,* -V 3500,2000,CONT_VIA2,* -V 2500,3000,CONT_POLY,* -V 2500,1500,CONT_POLY,* -V 2500,2000,CONT_VIA,* -V 2500,2000,CONT_VIA2,* -V 1500,2000,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2000,4000,CONT_POLY,* -V 2400,3500,CONT_DIF_P,* -V 3000,4000,CONT_DIF_P,* -V 3600,4500,CONT_DIF_P,* -V 4200,4000,CONT_DIF_P,* -V 3000,4700,CONT_BODY_N,* -V 2200,4700,CONT_BODY_N,* -V 4200,4700,CONT_BODY_N,* -V 4200,1000,CONT_DIF_N,* -V 2400,1000,CONT_DIF_N,* -V 3600,1000,CONT_DIF_N,* -V 3000,500,CONT_DIF_N,* -V 3600,300,CONT_BODY_P,* -V 4200,300,CONT_BODY_P,* -V 900,3000,CONT_DIF_P,* -V 2100,300,CONT_BODY_P,* -V 300,1000,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 300,500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,4500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x4.vbe b/alliance/share/cells/dp_sxlib/dp_ts_x4.vbe deleted file mode 100644 index 5793ced9..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x4.vbe +++ /dev/null @@ -1,28 +0,0 @@ -ENTITY dp_ts_x4 IS -PORT ( - enx : in BIT; - nenx : in BIT; - i : in BIT; - q : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END dp_ts_x4; - -ARCHITECTURE vbe OF dp_ts_x4 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_ts_x4" - SEVERITY WARNING; - - ASSERT (enx xor nenx) - REPORT "wrong control signals on dp_ts_x4" - SEVERITY WARNING; - - label0 : BLOCK (enx = '1') - BEGIN - q <= GUARDED i; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.ap b/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.ap deleted file mode 100644 index f7eda45d..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.ap +++ /dev/null @@ -1,142 +0,0 @@ -V ALLIANCE : 6 -H dp_ts_x4_buf,P,15/11/2000,100 -A 0,0,4500,10000 -R 3500,4000,ref_ref,enx -R 2500,4000,ref_ref,nenx -S 3400,1500,3600,1500,200,*,LEFT,ALU2 -S 0,9700,4500,9700,600,vss,RIGHT,CALU1 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 0,5300,4500,5300,600,vdd,RIGHT,CALU1 -S 3500,1500,3500,6000,200,enx,DOWN,CALU3 -S 2500,1500,2500,6000,200,nenx,DOWN,CALU3 -S 0,5000,4500,5000,4600,*,RIGHT,NWELL -S 3300,7100,3300,8200,100,*,DOWN,PTRANS -S 3300,3200,3300,6500,100,*,UP,PTRANS -S 3600,3400,3600,6300,300,*,UP,PDIF -S 3900,3200,3900,6500,100,*,DOWN,PTRANS -S 2400,7300,2400,8000,300,*,UP,PDIF -S 4200,3400,4200,6300,300,*,DOWN,PDIF -S 2700,3200,2700,6500,100,*,UP,PTRANS -S 2400,3400,2400,6300,300,*,UP,PDIF -S 3000,3400,3000,6300,300,*,UP,PDIF -S 2100,3200,2100,6500,100,*,UP,PTRANS -S 1800,3400,1800,6300,300,*,UP,PDIF -S 3600,7300,3600,8000,300,*,UP,PDIF -S 2700,7100,2700,8200,100,*,DOWN,PTRANS -S 3100,7300,3100,8000,300,*,UP,PDIF -S 2700,8700,2700,9800,100,*,UP,NTRANS -S 3300,100,3300,1900,100,*,DOWN,NTRANS -S 2100,100,2100,1900,100,*,UP,NTRANS -S 2700,100,2700,1900,100,*,DOWN,NTRANS -S 3900,100,3900,1900,100,*,DOWN,NTRANS -S 2400,8900,2400,9600,300,*,UP,NDIF -S 2400,300,2400,1700,300,*,UP,NDIF -S 4200,300,4200,1700,300,*,UP,NDIF -S 1800,300,1800,1700,300,*,UP,NDIF -S 3000,8900,3000,9600,300,*,UP,NDIF -S 3000,300,3000,1700,300,*,UP,NDIF -S 3600,300,3600,1700,300,*,UP,NDIF -S 2700,8500,3300,8500,300,*,RIGHT,POLY -S 3300,1900,3300,3200,100,*,DOWN,POLY -S 3900,1900,3900,3200,100,*,UP,POLY -S 2700,1900,2700,3200,100,*,UP,POLY -S 2100,1900,2100,3200,100,*,DOWN,POLY -S 2700,8200,2700,8700,100,*,DOWN,POLY -S 3300,8200,3300,8600,100,*,DOWN,POLY -S 2400,1000,2400,4000,200,*,UP,ALU1 -S 3600,1000,3600,4000,200,*,UP,ALU1 -S 3000,500,3000,1500,200,*,UP,ALU1 -S 2400,7900,3600,7900,200,*,RIGHT,ALU1 -S 1800,500,1800,1500,200,*,UP,ALU1 -S 4200,2800,4200,6800,200,*,UP,ALU1 -S 4200,500,4200,1500,200,*,UP,ALU1 -S 4200,9000,4200,9700,200,*,UP,ALU1 -S 3000,9000,3000,9400,200,*,UP,ALU1 -S 1800,3500,1800,6800,200,*,UP,ALU1 -S 700,300,700,1500,200,*,DOWN,ALU1 -S 3000,2800,3000,7400,200,*,UP,ALU1 -S 1800,9000,1800,9700,200,*,DOWN,ALU1 -S 3300,6600,3900,6600,300,*,RIGHT,POLY -S 3600,6600,3600,7900,200,*,UP,ALU1 -S 2400,7400,2400,9000,200,*,DOWN,ALU1 -S 2100,2200,3000,2200,300,*,RIGHT,POLY -S 3300,2200,3900,2200,300,*,RIGHT,POLY -S 2900,2200,3600,2200,200,*,RIGHT,ALU1 -S 3000,8500,3000,8500,100,en,LEFT,CALU1 -S 2500,1500,3600,1500,200,*,RIGHT,TALU2 -S 2500,4000,3500,4000,200,*,LEFT,TALU2 -S 2500,6000,3500,6000,200,*,RIGHT,TALU2 -V 3500,1500,CONT_VIA2,* -V 1800,6800,CONT_BODY_N,* -V 4200,6800,CONT_BODY_N,* -V 3000,6800,CONT_BODY_N,* -V 3600,7400,CONT_DIF_P,* -V 3600,7900,CONT_DIF_P,* -V 3600,6000,CONT_DIF_P,* -V 2400,6000,CONT_DIF_P,* -V 2400,4000,CONT_DIF_P,* -V 2400,3500,CONT_DIF_P,* -V 3600,3500,CONT_DIF_P,* -V 3600,4000,CONT_DIF_P,* -V 4200,6000,CONT_DIF_P,* -V 4200,5500,CONT_DIF_P,* -V 4200,5000,CONT_DIF_P,* -V 4200,4500,CONT_DIF_P,* -V 4200,3500,CONT_DIF_P,* -V 4200,4000,CONT_DIF_P,* -V 3000,5000,CONT_DIF_P,* -V 3000,4000,CONT_DIF_P,* -V 3000,5500,CONT_DIF_P,* -V 3000,4500,CONT_DIF_P,* -V 3000,3500,CONT_DIF_P,* -V 1800,4000,CONT_DIF_P,* -V 1800,4500,CONT_DIF_P,* -V 1800,5000,CONT_DIF_P,* -V 1800,5500,CONT_DIF_P,* -V 1800,3500,CONT_DIF_P,* -V 1800,6000,CONT_DIF_P,* -V 4200,2900,CONT_BODY_N,* -V 1800,2900,CONT_BODY_N,* -V 3000,2900,CONT_BODY_N,* -V 2400,7400,CONT_DIF_P,* -V 3000,7400,CONT_DIF_P,* -V 2400,7900,CONT_DIF_P,* -V 3000,500,CONT_DIF_N,* -V 2400,1000,CONT_DIF_N,* -V 2400,1500,CONT_DIF_N,* -V 2400,9000,CONT_DIF_N,* -V 3000,1500,CONT_DIF_N,* -V 4200,1000,CONT_DIF_N,* -V 3000,1000,CONT_DIF_N,* -V 1800,1000,CONT_DIF_N,* -V 1800,1500,CONT_DIF_N,* -V 1800,500,CONT_DIF_N,* -V 3600,1500,CONT_DIF_N,* -V 4200,1500,CONT_DIF_N,* -V 4200,500,CONT_DIF_N,* -V 3600,1000,CONT_DIF_N,* -V 3000,9000,CONT_DIF_N,* -V 3000,9500,CONT_DIF_N,* -V 1800,9000,CONT_BODY_P,* -V 4200,9000,CONT_BODY_P,* -V 1800,9700,CONT_BODY_P,* -V 4200,9700,CONT_BODY_P,* -V 700,300,CONT_BODY_P,* -V 700,1500,CONT_BODY_P,* -V 700,900,CONT_BODY_P,* -V 3000,8500,CONT_POLY,* -V 2500,1500,CONT_VIA,* -V 3500,4000,CONT_VIA,* -V 3600,1500,CONT_VIA,* -V 3500,6000,CONT_VIA,* -V 2500,6000,CONT_VIA,* -V 2500,4000,CONT_VIA,* -V 2500,1500,CONT_VIA2,* -V 3500,4000,CONT_VIA2,* -V 2500,4000,CONT_VIA2,* -V 2500,6000,CONT_VIA2,* -V 3500,6000,CONT_VIA2,* -V 3600,6600,CONT_POLY,* -V 2900,2200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.vbe b/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.vbe deleted file mode 100644 index bc108cba..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x4_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_ts_x4_buf IS -PORT ( - en : in BIT; - enx : out BIT; - nenx : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_ts_x4_buf; - -ARCHITECTURE vbe OF dp_ts_x4_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_ts_x4_buf" - SEVERITY WARNING; - - enx <= en; - nenx <= not en; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x8.ap b/alliance/share/cells/dp_sxlib/dp_ts_x8.ap deleted file mode 100644 index bd3be6d5..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x8.ap +++ /dev/null @@ -1,126 +0,0 @@ -V ALLIANCE : 6 -H dp_ts_x8,P,15/11/2000,100 -A 0,0,5500,5000 -R 4500,2000,ref_ref,enx -R 3500,2000,ref_ref,nenx -R 1000,1500,ref_ref,q_15 -R 1000,4000,ref_ref,q_40 -R 1000,3500,ref_ref,q_35 -R 500,1500,ref_ref,i_15 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 500,1000,ref_ref,i_10 -R 1000,1000,ref_ref,q_10 -R 1000,3000,ref_ref,q_30 -R 1000,2500,ref_ref,q_25 -R 1000,2000,ref_ref,q_20 -R 500,4000,ref_ref,i_40 -R 500,2500,ref_ref,i_25 -R 500,2000,ref_ref,i_20 -S 700,1400,3000,1400,100,*,RIGHT,POLY -S 700,2600,3000,2600,100,*,LEFT,POLY -S 500,1000,500,4000,200,i,UP,CALU1 -S 1000,1000,1000,4000,200,q,UP,CALU1 -S 0,4700,5500,4700,600,vdd,LEFT,CALU1 -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 1000,2000,2200,2000,200,*,RIGHT,ALU1 -S 700,2600,700,4900,100,*,UP,PTRANS -S 1300,2600,1300,4900,100,*,UP,PTRANS -S 400,2800,400,4700,300,*,UP,PDIF -S 1000,2800,1000,4700,300,*,UP,PDIF -S 2500,2600,2500,4900,100,*,UP,PTRANS -S 1600,2800,1600,4700,300,*,UP,PDIF -S 1900,2600,1900,4900,100,*,UP,PTRANS -S 2200,2800,2200,4700,300,*,UP,PDIF -S 2800,2800,2800,4700,300,*,UP,PDIF -S 1300,100,1300,1400,100,*,UP,NTRANS -S 700,100,700,1400,100,*,UP,NTRANS -S 2500,100,2500,1400,100,*,UP,NTRANS -S 1900,100,1900,1400,100,*,UP,NTRANS -S 1600,300,1600,1200,300,*,UP,NDIF -S 400,300,400,1200,300,*,UP,NDIF -S 1000,300,1000,1200,300,*,UP,NDIF -S 2800,300,2800,1200,300,*,UP,NDIF -S 2200,300,2200,1200,300,*,UP,NDIF -S 1600,500,1600,1000,200,*,DOWN,ALU1 -S 1600,3000,1600,4500,200,*,DOWN,ALU1 -S 2200,1000,2200,4000,200,*,UP,ALU1 -S 0,3900,5500,3900,2400,*,LEFT,NWELL -S 3700,3100,3700,4400,100,*,UP,PTRANS -S 4600,3300,4600,4700,300,*,UP,PDIF -S 5200,3300,5200,4200,300,*,UP,PDIF -S 4900,3100,4900,4400,100,*,UP,PTRANS -S 4000,3300,4000,4200,300,*,UP,PDIF -S 4300,3100,4300,4400,100,*,UP,PTRANS -S 3400,3300,3400,4200,300,*,UP,PDIF -S 4300,600,4300,1400,100,*,UP,NTRANS -S 3700,600,3700,1400,100,*,UP,NTRANS -S 4900,600,4900,1400,100,*,UP,NTRANS -S 3400,800,3400,1200,300,*,UP,NDIF -S 4600,800,4600,1200,300,*,UP,NDIF -S 4000,400,4000,1200,300,*,UP,NDIF -S 5200,800,5200,1200,300,*,UP,NDIF -S 500,2000,4900,2000,100,*,RIGHT,POLY -S 4700,1500,4900,1500,300,*,RIGHT,POLY -S 4300,3000,4500,3000,300,*,RIGHT,POLY -S 3500,3000,3700,3000,300,*,RIGHT,POLY -S 3500,1500,3700,1500,300,*,RIGHT,POLY -S 4900,2000,4900,3100,100,*,UP,POLY -S 4300,1400,4300,2000,100,*,DOWN,POLY -S 2900,4000,5200,4000,100,*,RIGHT,ALU1 -S 2900,1000,2900,1500,100,*,DOWN,ALU1 -S 4000,1000,4000,3500,100,*,DOWN,ALU1 -S 5200,1000,5200,4000,100,*,DOWN,ALU1 -S 3500,1500,3500,3000,200,*,DOWN,ALU1 -S 2900,2500,2900,4000,100,*,DOWN,ALU1 -S 2900,1000,4600,1000,100,*,RIGHT,ALU1 -S 3400,3500,4000,3500,100,*,RIGHT,ALU1 -S 4500,1500,4700,1500,200,*,RIGHT,ALU1 -S 3500,2000,4500,2000,200,*,RIGHT,TALU2 -S 4500,2000,4500,2000,200,enx,LEFT,CALU3 -S 3500,2000,3500,2000,200,nenx,LEFT,CALU3 -S 4500,1500,4500,3000,200,*,DOWN,ALU1 -V 3400,4700,CONT_BODY_N,* -V 3400,300,CONT_BODY_P,* -V 2200,4000,CONT_DIF_P,* -V 2200,3500,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 2200,3000,CONT_DIF_P,* -V 1600,3000,CONT_DIF_P,* -V 1600,4500,CONT_DIF_P,* -V 2800,4500,CONT_DIF_P,* -V 1600,3500,CONT_DIF_P,* -V 1600,4000,CONT_DIF_P,* -V 1600,1000,CONT_DIF_N,* -V 2200,1000,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 2800,500,CONT_DIF_N,* -V 500,2000,CONT_POLY,* -V 5200,4000,CONT_DIF_P,* -V 4000,4700,CONT_BODY_N,* -V 5200,4700,CONT_BODY_N,* -V 3400,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -V 4600,4500,CONT_DIF_P,* -V 5200,1000,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 4600,1000,CONT_DIF_N,* -V 4000,500,CONT_DIF_N,* -V 4600,300,CONT_BODY_P,* -V 5200,300,CONT_BODY_P,* -V 2900,2500,CONT_POLY,* -V 4500,3000,CONT_POLY,* -V 4700,1500,CONT_POLY,* -V 3500,3000,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 2900,1500,CONT_POLY,* -V 4500,2000,CONT_VIA,* -V 3500,2000,CONT_VIA,* -V 4500,2000,CONT_VIA2,* -V 3500,2000,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x8.vbe b/alliance/share/cells/dp_sxlib/dp_ts_x8.vbe deleted file mode 100644 index 9f939f6a..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x8.vbe +++ /dev/null @@ -1,28 +0,0 @@ -ENTITY dp_ts_x8 IS -PORT ( - enx : in BIT; - nenx : in BIT; - i : in BIT; - q : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END dp_ts_x8; - -ARCHITECTURE vbe OF dp_ts_x8 IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_ts_x8" - SEVERITY WARNING; - - ASSERT (enx xor nenx) - REPORT "wrong control signals on dp_ts_x8" - SEVERITY WARNING; - - label0 : BLOCK (enx = '1') - BEGIN - q <= GUARDED i; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.ap b/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.ap deleted file mode 100644 index aa84ba43..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.ap +++ /dev/null @@ -1,142 +0,0 @@ -V ALLIANCE : 6 -H dp_ts_x8_buf,P,14/11/2000,10 -A -100,0,450,1000 -R 250,400,ref_ref,nenx -R 350,400,ref_ref,enx -S 250,600,350,600,20,*,RIGHT,TALU2 -S 250,400,350,400,20,*,RIGHT,TALU2 -S 250,150,350,150,20,*,RIGHT,TALU2 -S -100,970,450,970,60,vss,RIGHT,CALU1 -S -100,30,450,30,60,vss,RIGHT,CALU1 -S -100,500,450,500,460,*,RIGHT,NWELL -S -100,470,450,470,60,vdd,RIGHT,CALU1 -S -100,530,450,530,60,vdd,RIGHT,CALU1 -S 330,220,390,220,30,*,RIGHT,POLY -S 290,220,360,220,20,*,RIGHT,ALU1 -S 210,220,300,220,30,*,RIGHT,POLY -S 360,660,360,790,20,*,UP,ALU1 -S 240,740,240,900,20,*,DOWN,ALU1 -S 330,660,390,660,30,*,RIGHT,POLY -S 180,900,180,970,20,*,DOWN,ALU1 -S 300,280,300,740,20,*,UP,ALU1 -S 70,30,70,150,20,*,DOWN,ALU1 -S 180,350,180,680,20,*,UP,ALU1 -S 300,900,300,940,20,*,UP,ALU1 -S 420,900,420,970,20,*,UP,ALU1 -S 420,50,420,150,20,*,UP,ALU1 -S 420,280,420,680,20,*,UP,ALU1 -S 180,50,180,150,20,*,UP,ALU1 -S 240,790,360,790,20,*,RIGHT,ALU1 -S 300,50,300,150,20,*,UP,ALU1 -S 360,100,360,400,20,*,UP,ALU1 -S 240,100,240,400,20,*,UP,ALU1 -S 330,820,330,860,10,*,DOWN,POLY -S 270,820,270,870,10,*,DOWN,POLY -S 210,190,210,320,10,*,DOWN,POLY -S 270,190,270,320,10,*,UP,POLY -S 390,190,390,320,10,*,UP,POLY -S 330,190,330,320,10,*,DOWN,POLY -S 270,850,330,850,30,*,RIGHT,POLY -S 360,30,360,170,30,*,UP,NDIF -S 300,30,300,170,30,*,UP,NDIF -S 300,890,300,960,30,*,UP,NDIF -S 180,30,180,170,30,*,UP,NDIF -S 420,30,420,170,30,*,UP,NDIF -S 240,30,240,170,30,*,UP,NDIF -S 240,890,240,960,30,*,UP,NDIF -S 390,10,390,190,10,*,DOWN,NTRANS -S 270,10,270,190,10,*,DOWN,NTRANS -S 210,10,210,190,10,*,UP,NTRANS -S 330,10,330,190,10,*,DOWN,NTRANS -S 270,870,270,980,10,*,UP,NTRANS -S 310,730,310,800,30,*,UP,PDIF -S 270,710,270,820,10,*,DOWN,PTRANS -S 360,730,360,800,30,*,UP,PDIF -S 180,340,180,630,30,*,UP,PDIF -S 210,320,210,650,10,*,UP,PTRANS -S 300,340,300,630,30,*,UP,PDIF -S 240,340,240,630,30,*,UP,PDIF -S 270,320,270,650,10,*,UP,PTRANS -S 420,340,420,630,30,*,DOWN,PDIF -S 240,730,240,800,30,*,UP,PDIF -S 390,320,390,650,10,*,DOWN,PTRANS -S 360,340,360,630,30,*,UP,PDIF -S 330,320,330,650,10,*,UP,PTRANS -S 330,710,330,820,10,*,DOWN,PTRANS -S 250,150,250,600,20,nenx,DOWN,CALU3 -S 350,150,350,600,20,enx,DOWN,CALU3 -S 300,850,300,850,10,en,LEFT,CALU1 -S 350,150,360,150,20,*,RIGHT,ALU1 -V 290,220,CONT_POLY,* -V 360,660,CONT_POLY,* -V 350,600,CONT_VIA2,* -V 250,600,CONT_VIA2,* -V 250,400,CONT_VIA2,* -V 350,400,CONT_VIA2,* -V 250,150,CONT_VIA2,* -V 250,400,CONT_VIA,* -V 250,600,CONT_VIA,* -V 350,600,CONT_VIA,* -V 350,400,CONT_VIA,* -V 250,150,CONT_VIA,* -V 300,850,CONT_POLY,* -V 70,90,CONT_BODY_P,* -V 70,150,CONT_BODY_P,* -V 70,30,CONT_BODY_P,* -V 420,970,CONT_BODY_P,* -V 180,970,CONT_BODY_P,* -V 420,900,CONT_BODY_P,* -V 180,900,CONT_BODY_P,* -V 300,950,CONT_DIF_N,* -V 300,900,CONT_DIF_N,* -V 360,100,CONT_DIF_N,* -V 420,50,CONT_DIF_N,* -V 420,150,CONT_DIF_N,* -V 360,150,CONT_DIF_N,* -V 180,50,CONT_DIF_N,* -V 180,150,CONT_DIF_N,* -V 180,100,CONT_DIF_N,* -V 300,100,CONT_DIF_N,* -V 420,100,CONT_DIF_N,* -V 300,150,CONT_DIF_N,* -V 240,900,CONT_DIF_N,* -V 240,150,CONT_DIF_N,* -V 240,100,CONT_DIF_N,* -V 300,50,CONT_DIF_N,* -V 240,790,CONT_DIF_P,* -V 300,740,CONT_DIF_P,* -V 240,740,CONT_DIF_P,* -V 300,290,CONT_BODY_N,* -V 180,290,CONT_BODY_N,* -V 420,290,CONT_BODY_N,* -V 180,600,CONT_DIF_P,* -V 180,350,CONT_DIF_P,* -V 180,550,CONT_DIF_P,* -V 180,500,CONT_DIF_P,* -V 180,450,CONT_DIF_P,* -V 180,400,CONT_DIF_P,* -V 300,350,CONT_DIF_P,* -V 300,450,CONT_DIF_P,* -V 300,550,CONT_DIF_P,* -V 300,400,CONT_DIF_P,* -V 300,500,CONT_DIF_P,* -V 420,400,CONT_DIF_P,* -V 420,350,CONT_DIF_P,* -V 420,450,CONT_DIF_P,* -V 420,500,CONT_DIF_P,* -V 420,550,CONT_DIF_P,* -V 420,600,CONT_DIF_P,* -V 360,400,CONT_DIF_P,* -V 360,350,CONT_DIF_P,* -V 240,350,CONT_DIF_P,* -V 240,400,CONT_DIF_P,* -V 240,600,CONT_DIF_P,* -V 360,600,CONT_DIF_P,* -V 360,790,CONT_DIF_P,* -V 360,740,CONT_DIF_P,* -V 300,680,CONT_BODY_N,* -V 420,680,CONT_BODY_N,* -V 180,680,CONT_BODY_N,* -V 350,150,CONT_VIA2,* -V 350,150,CONT_VIA,* -EOF diff --git a/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.vbe b/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.vbe deleted file mode 100644 index 66bbb142..00000000 --- a/alliance/share/cells/dp_sxlib/dp_ts_x8_buf.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY dp_ts_x8_buf IS -PORT ( - en : in BIT; - enx : out BIT; - nenx : out BIT; - vdd : in BIT; - vss : in BIT -); -END dp_ts_x8_buf; - -ARCHITECTURE vbe OF dp_ts_x8_buf IS - -BEGIN - ASSERT (vdd and not vss) - REPORT "power supply is missing on dp_ts_x8_buf" - SEVERITY WARNING; - - enx <= en; - nenx <= not en; - -END; diff --git a/alliance/share/cells/padlib/CATAL b/alliance/share/cells/padlib/CATAL deleted file mode 100644 index 34c210f8..00000000 --- a/alliance/share/cells/padlib/CATAL +++ /dev/null @@ -1,35 +0,0 @@ -padreal G -padreal C -pck_sp C -pi_sp C -piot_sp C -piotw_sp C -pot_sp C -potw_sp C -po_sp C -pow_sp C -pvdde_sp C -pvddeck_sp C -pvddi_sp C -pvddick_sp C -pvsse_sp C -pvsseck_sp C -pvssi_sp C -pvssick_sp C -palck_sp C -pali_sp C -paliot_sp C -paliotw_sp C -palo_sp C -palot_sp C -palotw_sp C -palow_sp C -palvdde_sp C -palvddeck_sp C -palvddi_sp C -palvddick_sp C -palvsse_sp C -palvsseck_sp C -palvssi_sp C -palvssick_sp C -corner_sp C diff --git a/alliance/share/cells/padlib/corner_sp.ap b/alliance/share/cells/padlib/corner_sp.ap deleted file mode 100644 index d71aabe0..00000000 --- a/alliance/share/cells/padlib/corner_sp.ap +++ /dev/null @@ -1,24 +0,0 @@ -V ALLIANCE : 6 -H corner_sp,P,13/10/2000,100 -A 0,0,50000,50000 -C 48700,0,1200,ck,0,SOUTH,ALU2 -C 45300,0,4000,vssi,0,SOUTH,ALU2 -C 40900,0,4000,vddi,0,SOUTH,ALU2 -C 19700,0,12000,vsse,0,SOUTH,ALU2 -C 32500,0,12000,vdde,0,SOUTH,ALU2 -C 50000,4700,4000,vssi,1,EAST,ALU2 -C 50000,9100,4000,vddi,1,EAST,ALU2 -C 50000,30300,12000,vsse,1,EAST,ALU2 -C 50000,17500,12000,vdde,1,EAST,ALU2 -C 50000,1300,1200,ck,1,EAST,ALU2 -S 19700,0,19700,36200,12000,*,UP,ALU2 -S 48200,1300,50000,1300,1200,*,RIGHT,ALU2 -S 48700,100,48700,1800,1200,*,UP,ALU2 -S 43400,4700,50000,4700,4000,*,LEFT,ALU2 -S 45300,0,45300,6600,4000,*,UP,ALU2 -S 39000,9100,50000,9100,4000,*,LEFT,ALU2 -S 40900,0,40900,11000,4000,*,UP,ALU2 -S 26600,17500,50000,17500,12000,*,LEFT,ALU2 -S 32500,0,32500,23400,12000,*,UP,ALU2 -S 13800,30300,50000,30300,12000,*,LEFT,ALU2 -EOF diff --git a/alliance/share/cells/padlib/corner_sp.vbe b/alliance/share/cells/padlib/corner_sp.vbe deleted file mode 100644 index bd9d7ca6..00000000 --- a/alliance/share/cells/padlib/corner_sp.vbe +++ /dev/null @@ -1,27 +0,0 @@ --- VHDL data flow description generated from `corner_sp` --- date : Thu Feb 23 17:06:23 1995 - - --- Entity Declaration - -ENTITY corner_sp IS - PORT ( - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END corner_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF corner_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on corner_sp" - SEVERITY WARNING; - -END; diff --git a/alliance/share/cells/padlib/padreal.ap b/alliance/share/cells/padlib/padreal.ap deleted file mode 100644 index d5822782..00000000 --- a/alliance/share/cells/padlib/padreal.ap +++ /dev/null @@ -1,7 +0,0 @@ -V ALLIANCE : 6 -H padreal,P,13/10/2000,100 -A 0,7600,17200,21300 -C 8600,7600,10000,in,0,SOUTH,ALU1 -S 8600,7700,8600,21200,10000,*,UP,ALU1 -B 8600,15200,12200,12200,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/padreal.cif b/alliance/share/cells/padlib/padreal.cif deleted file mode 100644 index 8ce61cd4..00000000 --- a/alliance/share/cells/padlib/padreal.cif +++ /dev/null @@ -1,24 +0,0 @@ -(rds to CIF driver version 1.03 -technology /users/alc/distrib/dev/alliance-3.2/etc/prol10_7.rds -Wed May 21 16:49:13 1997 -padreal -distrib); - -DS1 5 2; -9 padreal; -(AB : 0.00, 0.00 150.50, 118.15 in micron); -4A 0 0 6020 4726; -LCC; -B4000 4000 3010 3320; -LCM; -B3500 1320 3010 660; -B4400 4400 3010 3320; -LCM2; -B4400 4400 3010 3320; -LCG; -B4000 4000 3010 3320; -DF; - -C1; -(AB : 0.00, 0.00 150.50, 118.15 in micron); -E diff --git a/alliance/share/cells/padlib/padsymb.db b/alliance/share/cells/padlib/padsymb.db deleted file mode 100644 index 7ef08ac8..00000000 --- a/alliance/share/cells/padlib/padsymb.db +++ /dev/null @@ -1,60 +0,0 @@ -#cell1 padsymb any library 31744 v7r5.6 -# 24-Nov-91 14:16 24-Nov-91 14:16 stacs * . -v1(50,padsymb -(33,CP -[padreal,cp] -[palck_sp,cp] -[pali_sp,cp] -[paliot_sp,cp] -[paliotw_sp,cp] -[palo_sp,cp] -[palot_sp,cp] -[palotw_sp,cp] -[palow_sp,cp] -[palvdde_sp,cp] -[palvddeck_sp,cp] -[palvddi_sp,cp] -[palvddick_sp,cp] -[palvsse_sp,cp] -[palvsseck_sp,cp] -[palvssi_sp,cp] -[palvssick_sp,cp] -[pck_sp,cp] -[pi_sp,cp] -[piot_sp,cp] -[piotw_sp,cp] -[po_sp,cp] -[pot_sp,cp] -[potw_sp,cp] -[pow_sp,cp] -[pvdde_sp,cp] -[pvddeck_sp,cp] -[pvddi_sp,cp] -[pvddick_sp,cp] -[pvsse_sp,cp] -[pvsseck_sp,cp] -[pvssi_sp,cp] -[pvssick_sp,cp] -) -(16,HNS -[pck_sp,hns] -[pi_sp,hns] -[piot_sp,hns] -[piotw_sp,hns] -[po_sp,hns] -[pot_sp,hns] -[potw_sp,hns] -[pow_sp,hns] -[pvdde_sp,hns] -[pvddeck_sp,hns] -[pvddi_sp,hns] -[pvddick_sp,hns] -[pvsse_sp,hns] -[pvsseck_sp,hns] -[pvssi_sp,hns] -[pvssick_sp,hns] -) -(1,CIF -[padreal,cif] -) -) diff --git a/alliance/share/cells/padlib/palck_sp.ap b/alliance/share/cells/padlib/palck_sp.ap deleted file mode 100644 index ac3f5a7c..00000000 --- a/alliance/share/cells/padlib/palck_sp.ap +++ /dev/null @@ -1,823 +0,0 @@ -V ALLIANCE : 6 -H palck_sp,P,13/10/2000,100 -A 300,100,17500,36400 -C 300,17600,12000,vdde,0,WEST,ALU2 -C 300,30400,12000,vsse,0,WEST,ALU2 -C 17500,30400,12000,vsse,1,EAST,ALU2 -C 17500,17600,12000,vdde,1,EAST,ALU2 -C 17500,9200,4000,vddi,1,EAST,ALU2 -C 17500,4800,4000,vssi,1,EAST,ALU2 -C 17500,1400,1200,ck,1,EAST,ALU2 -C 300,1400,1200,ck,0,WEST,ALU2 -C 300,9200,4000,vddi,0,WEST,ALU2 -C 300,4800,4000,vssi,0,WEST,ALU2 -S 15000,1000,15000,4900,200,*,UP,ALU1 -S 13800,1000,13800,4900,200,*,UP,ALU1 -S 12600,1000,12600,4900,200,*,UP,ALU1 -S 11300,6400,12000,6400,200,*,RIGHT,ALU1 -S 8400,500,15600,500,200,*,RIGHT,ALU1 -S 15600,500,15600,4000,200,*,UP,ALU1 -S 14400,500,14400,4000,200,*,UP,ALU1 -S 13200,500,13200,4000,200,*,UP,ALU1 -S 12000,500,12000,4000,200,*,UP,ALU1 -S 10800,500,10800,9200,200,*,UP,ALU1 -S 9600,500,9600,9200,200,*,UP,ALU1 -S 8400,500,8400,5500,200,*,UP,ALU1 -S 7800,4500,8400,4500,200,*,RIGHT,ALU1 -S 7800,6400,8400,6400,200,*,RIGHT,ALU1 -S 3700,5900,3700,12800,200,*,UP,ALU1 -S 1800,12800,11400,12800,200,*,RIGHT,ALU1 -S 2200,5900,2200,12800,1000,*,UP,ALU1 -S 4900,5900,4900,12800,200,*,UP,ALU1 -S 6100,5900,6100,12800,200,*,UP,ALU1 -S 6400,14400,8200,14400,200,*,RIGHT,ALU1 -S 6700,14400,6700,23400,800,*,UP,ALU1 -S 11400,7300,11400,12800,200,*,UP,ALU1 -S 7300,5900,7300,12800,200,*,UP,ALU1 -S 9000,5900,9000,12800,200,*,UP,ALU1 -S 10200,5900,10200,12800,200,*,UP,ALU1 -S 12000,4400,12000,13400,200,*,UP,ALU1 -S 8800,13400,12000,13400,200,*,RIGHT,ALU1 -S 8800,13400,8800,15100,200,*,UP,ALU1 -S 8200,14400,8200,23400,200,*,UP,ALU1 -S 9300,25100,10100,25100,200,*,RIGHT,ALU1 -S 9700,25100,9700,29600,1000,*,UP,ALU1 -S 300,30400,17500,30400,12000,log.vsse,RIGHT,ALU2 -S 8700,6400,11800,6400,300,*,RIGHT,POLY -S 11400,6800,11400,12900,300,*,UP,NTIE -S 1800,6000,11400,6000,300,*,RIGHT,NTIE -S 13200,4500,13200,5400,200,*,DOWN,ALU1 -S 14400,4500,14400,5400,200,*,DOWN,ALU1 -S 12000,5400,14400,5400,200,*,RIGHT,ALU1 -S 1700,12800,11400,12800,300,*,RIGHT,NTIE -S 1600,9400,11600,9400,7200,*,RIGHT,NWELL -S 10200,6700,10200,9300,300,*,UP,PDIF -S 16200,1000,16200,5000,200,*,UP,ALU1 -S 11400,1000,11400,5000,200,*,UP,ALU1 -S 10200,1000,10200,5000,200,*,UP,ALU1 -S 8700,4500,15300,4500,300,*,RIGHT,POLY -S 1800,1100,16200,1100,300,*,RIGHT,PTIE -S 1800,4900,16200,4900,300,*,RIGHT,PTIE -S 12000,1600,12000,4200,200,*,UP,NDIF -S 13800,1600,13800,4200,200,*,UP,NDIF -S 15600,1600,15600,4200,300,*,UP,NDIF -S 15600,1600,15600,4200,200,*,UP,NDIF -S 16200,1000,16200,5000,300,*,UP,PTIE -S 14700,1400,14700,4400,100,*,UP,NTRANS -S 14100,1400,14100,4400,100,*,UP,NTRANS -S 15000,1600,15000,4200,200,*,UP,NDIF -S 14400,1600,14400,4200,200,*,UP,NDIF -S 15300,1400,15300,4400,100,*,UP,NTRANS -S 12900,1400,12900,4400,100,*,UP,NTRANS -S 12600,1600,12600,4200,200,*,UP,NDIF -S 13200,1600,13200,4200,200,*,UP,NDIF -S 12300,1400,12300,4400,100,*,UP,NTRANS -S 13500,1400,13500,4400,100,*,UP,NTRANS -S 11100,1400,11100,4400,100,*,UP,NTRANS -S 11700,1400,11700,4400,100,*,UP,NTRANS -S 10500,1400,10500,4400,100,*,UP,NTRANS -S 10200,1600,10200,4200,300,*,UP,NDIF -S 11400,1600,11400,4200,200,*,UP,NDIF -S 10800,1600,10800,4200,200,*,UP,NDIF -S 10800,6700,10800,9300,300,*,UP,PDIF -S 10200,6700,10200,9300,300,*,UP,PDIF -S 10500,6500,10500,9500,100,*,UP,PTRANS -S 9600,6700,9600,9300,300,*,UP,PDIF -S 9900,6500,9900,9500,100,*,UP,PTRANS -S 9300,6500,9300,9500,100,*,UP,PTRANS -S 9900,1400,9900,4400,100,*,UP,NTRANS -S 9300,1400,9300,4400,100,*,UP,NTRANS -S 3100,1600,3100,4200,200,*,UP,NDIF -S 8400,1600,8400,4200,300,*,UP,NDIF -S 8700,1400,8700,4400,100,*,UP,NTRANS -S 9000,1600,9000,4200,200,*,UP,NDIF -S 9600,1600,9600,4200,200,*,UP,NDIF -S 3700,1600,3700,4200,200,*,UP,NDIF -S 5200,1400,5200,4400,100,*,UP,NTRANS -S 4600,1400,4600,4400,100,*,UP,NTRANS -S 2800,1400,2800,4400,100,*,UP,NTRANS -S 6700,1600,6700,4200,200,*,UP,NDIF -S 4000,1400,4000,4400,100,*,UP,NTRANS -S 3400,1400,3400,4400,100,*,UP,NTRANS -S 6100,1600,6100,4200,200,*,UP,NDIF -S 5500,1600,5500,4200,200,*,UP,NDIF -S 4900,1600,4900,4200,200,*,UP,NDIF -S 4300,1600,4300,4200,200,*,UP,NDIF -S 2500,1600,2500,4200,300,*,UP,NDIF -S 7300,1600,7300,4200,400,*,UP,NDIF -S 7000,1400,7000,4400,100,*,UP,NTRANS -S 6400,1400,6400,4400,100,*,UP,NTRANS -S 5800,1400,5800,4400,100,*,UP,NTRANS -S 2500,6700,2500,12300,400,*,UP,PDIF -S 8400,6700,8400,9300,400,*,UP,PDIF -S 8700,6500,8700,9500,100,*,UP,PTRANS -S 9000,6700,9000,9300,300,*,UP,PDIF -S 7000,6500,7000,12500,100,*,UP,PTRANS -S 3100,6700,3100,12300,200,*,UP,PDIF -S 3700,6700,3700,12300,200,*,UP,PDIF -S 4300,6700,4300,12300,200,*,UP,PDIF -S 4900,6700,4900,12300,200,*,UP,PDIF -S 5500,6700,5500,12300,200,*,UP,PDIF -S 6100,6700,6100,12300,200,*,UP,PDIF -S 6700,6700,6700,12300,200,*,UP,PDIF -S 4600,6500,4600,12500,100,*,UP,PTRANS -S 5200,6500,5200,12500,100,*,UP,PTRANS -S 5800,6500,5800,12500,100,*,UP,PTRANS -S 6400,6500,6400,12500,100,*,UP,PTRANS -S 2800,6500,2800,12500,100,*,UP,PTRANS -S 3400,6500,3400,12500,100,*,UP,PTRANS -S 4000,6500,4000,12500,100,*,UP,PTRANS -S 3700,6700,3700,12300,400,*,UP,PDIF -S 4900,6700,4900,12300,400,*,UP,PDIF -S 6100,6700,6100,12300,400,*,UP,PDIF -S 7300,6700,7300,12300,400,*,UP,PDIF -S 1800,5900,1800,12800,300,*,UP,NTIE -S 1900,1200,1900,5000,300,*,UP,PTIE -S 2800,4500,8400,4500,300,*,RIGHT,POLY -S 2800,12500,7000,12500,100,*,RIGHT,POLY -S 2800,1400,7000,1400,100,*,RIGHT,POLY -S 8700,6300,8700,6500,100,*,UP,POLY -S 2800,6400,8400,6400,300,*,RIGHT,POLY -S 8400,5300,8400,9200,200,*,UP,ALU1 -S 9000,1000,9000,5000,200,*,UP,ALU1 -S 2200,1000,2200,5000,900,*,UP,ALU1 -S 7300,1000,7300,5000,200,*,UP,ALU1 -S 6100,1000,6100,5000,200,*,UP,ALU1 -S 4900,1000,4900,5000,200,*,UP,ALU1 -S 3700,1000,3700,5000,200,*,UP,ALU1 -S 3100,1000,3100,12300,200,*,UP,ALU1 -S 4300,1000,4300,12300,200,*,UP,ALU1 -S 5500,1000,5500,12300,200,*,UP,ALU1 -S 6700,1000,6700,12300,200,*,UP,ALU1 -S 7600,15000,7600,29900,200,*,UP,ALU1 -S 8800,15000,8800,29900,200,*,UP,ALU1 -S 8200,24500,8200,29600,200,*,UP,ALU1 -S 9400,25600,9400,29000,300,*,UP,NDIF -S 8800,25600,8800,29000,300,*,UP,NDIF -S 8200,25600,8200,29000,300,*,UP,NDIF -S 7600,25600,7600,29000,300,*,UP,NDIF -S 7300,25400,7300,29200,100,*,UP,NTRANS -S 7900,25400,7900,29200,100,*,UP,NTRANS -S 8500,25400,8500,29200,100,*,UP,NTRANS -S 9100,25400,9100,29200,100,*,UP,NTRANS -S 7100,29500,9500,29500,300,*,RIGHT,PTIE -S 9400,14900,9400,22800,300,*,UP,PDIF -S 8800,14900,8800,22800,200,*,UP,PDIF -S 8200,14900,8200,22800,200,*,UP,PDIF -S 7600,14900,7600,22800,200,*,UP,PDIF -S 7300,14700,7300,23000,100,*,UP,PTRANS -S 7900,14700,7900,23000,100,*,UP,PTRANS -S 8500,14700,8500,23000,100,*,UP,PTRANS -S 9100,14700,9100,23000,100,*,UP,PTRANS -S 8400,14200,8400,23500,2800,*,UP,NWELL -S 8800,24500,8800,24700,200,*,UP,POLY -S 7100,25100,8500,25100,300,*,RIGHT,PTIE -S 7300,25400,9100,25400,100,*,RIGHT,POLY -S 8800,24600,8800,25400,200,*,UP,POLY -S 8800,24600,9300,24600,300,*,RIGHT,POLY -S 7100,23300,9500,23300,300,*,RIGHT,NTIE -S 6700,14200,6700,23500,1000,*,UP,NWELL -S 9900,14200,9900,23500,600,*,UP,NWELL -S 7000,25600,7000,29000,300,*,UP,NDIF -S 7000,14900,7000,22800,300,*,UP,PDIF -S 6400,14400,6400,23400,300,*,UP,NTIE -S 6400,23300,7000,23300,300,*,RIGHT,NTIE -S 10000,27100,10000,29300,300,*,UP,PTIE -S 9400,29500,10100,29500,300,*,RIGHT,PTIE -S 6300,29500,7100,29500,300,*,RIGHT,PTIE -S 6400,25000,6400,29600,300,*,UP,PTIE -S 6300,25100,7100,25100,300,*,RIGHT,PTIE -S 6700,25000,6700,29600,900,*,UP,ALU1 -S 7500,30400,9400,30400,900,*,RIGHT,ALU1 -S 9300,24600,9700,24600,200,*,RIGHT,ALU1 -S 10000,25000,10000,27300,300,*,UP,PTIE -S 9100,25100,10000,25100,300,*,RIGHT,PTIE -S 9800,14200,9800,23500,400,*,UP,NWELL -S 6400,14400,8500,14400,300,*,RIGHT,NTIE -S 7300,14700,9100,14700,100,*,RIGHT,POLY -S 9500,23300,10000,23300,300,*,RIGHT,NTIE -S 10000,14400,10000,23400,300,*,UP,NTIE -S 9900,14200,9900,23500,600,*,UP,NWELL -S 9700,14300,9700,23400,1000,*,UP,ALU1 -S 8800,13700,8800,14600,200,*,UP,POLY -S 7600,13800,8300,13800,200,*,RIGHT,ALU1 -S 8200,13800,8800,13800,300,*,RIGHT,POLY -S 9100,14400,10000,14400,300,*,RIGHT,NTIE -S 8900,30900,8900,36400,1000,*,UP,ALU1 -S 300,1400,17500,1400,1200,log.ck,RIGHT,ALU2 -S 300,4800,17500,4800,4000,log.vssi,RIGHT,ALU2 -S 300,9200,17500,9200,4000,log.vddi,RIGHT,ALU2 -S 300,17600,17500,17600,12000,log.vdde,RIGHT,ALU2 -B 6700,27300,800,4600,CONT_VIA,* -B 9700,18800,1000,9300,CONT_VIA,* -B 6700,18900,800,9200,CONT_VIA,* -B 2200,3900,1000,2200,CONT_VIA,* -B 2200,9200,1000,4000,CONT_VIA,* -B 14400,5400,200,200,CONT_TURN1,* -B 8400,500,200,200,CONT_TURN1,* -B 15600,500,200,200,CONT_TURN1,* -B 8800,13400,200,200,CONT_TURN1,* -B 12000,13400,200,200,CONT_TURN1,* -B 10100,25100,200,200,CONT_TURN1,* -B 9300,25100,200,200,CONT_TURN1,* -V 11800,6400,CONT_POLY,* -V 11400,6400,CONT_POLY,* -V 14400,4500,CONT_POLY,* -V 13200,4500,CONT_POLY,* -V 12000,4500,CONT_POLY,* -V 11400,11600,CONT_BODY_N,* -V 11400,12400,CONT_BODY_N,* -V 11400,12000,CONT_BODY_N,* -V 11400,12800,CONT_BODY_N,* -V 11400,10500,CONT_BODY_N,* -V 11400,10000,CONT_BODY_N,* -V 11400,8900,CONT_BODY_N,* -V 11400,8400,CONT_BODY_N,* -V 11400,7400,CONT_BODY_N,* -V 11400,7900,CONT_VIA,* -V 11400,11000,CONT_VIA,* -V 11400,9400,CONT_VIA,* -V 10200,7000,CONT_DIF_P,* -V 10200,7800,CONT_DIF_P,* -V 10200,7000,CONT_DIF_P,* -V 10200,8200,CONT_DIF_P,* -V 10200,9000,CONT_DIF_P,* -V 10200,6000,CONT_BODY_N,* -V 10200,12800,CONT_BODY_N,* -V 10200,7400,CONT_VIA,* -V 10200,8600,CONT_VIA,* -V 10200,11000,CONT_VIA,* -V 10200,9400,CONT_VIA,* -V 10200,10200,CONT_VIA,* -V 16200,2900,CONT_VIA,* -V 16200,3700,CONT_VIA,* -V 16200,4500,CONT_VIA,* -V 15000,1100,CONT_BODY_P,* -V 13800,1100,CONT_BODY_P,* -V 12600,1100,CONT_BODY_P,* -V 11400,1100,CONT_BODY_P,* -V 10200,1100,CONT_BODY_P,* -V 13800,4900,CONT_BODY_P,* -V 8400,2400,CONT_DIF_N,* -V 9600,2400,CONT_DIF_N,* -V 10800,2400,CONT_DIF_N,* -V 12000,2400,CONT_DIF_N,* -V 13200,2400,CONT_DIF_N,* -V 14400,2400,CONT_DIF_N,* -V 15600,2400,CONT_DIF_N,* -V 12600,4900,CONT_BODY_P,* -V 11400,4900,CONT_BODY_P,* -V 10200,4900,CONT_BODY_P,* -V 10800,7000,CONT_DIF_P,* -V 10800,8600,CONT_DIF_P,* -V 10800,8100,CONT_DIF_P,* -V 10800,7500,CONT_DIF_P,* -V 10800,9100,CONT_DIF_P,* -V 15000,4900,CONT_BODY_P,* -V 10800,3900,CONT_DIF_N,* -V 10800,2900,CONT_DIF_N,* -V 10800,1900,CONT_DIF_N,* -V 10800,3400,CONT_DIF_N,* -V 12000,1900,CONT_DIF_N,* -V 12000,2900,CONT_DIF_N,* -V 12000,3900,CONT_DIF_N,* -V 12000,3400,CONT_DIF_N,* -V 13200,3400,CONT_DIF_N,* -V 13200,3900,CONT_DIF_N,* -V 13200,2900,CONT_DIF_N,* -V 13200,1900,CONT_DIF_N,* -V 15000,2500,CONT_DIF_N,* -V 15000,2000,CONT_DIF_N,* -V 15000,3500,CONT_DIF_N,* -V 15000,4000,CONT_VIA,* -V 15000,3000,CONT_VIA,* -V 14400,1900,CONT_DIF_N,* -V 14400,2900,CONT_DIF_N,* -V 14400,3900,CONT_DIF_N,* -V 14400,3400,CONT_DIF_N,* -V 13800,3500,CONT_DIF_N,* -V 13800,2000,CONT_DIF_N,* -V 13800,2500,CONT_DIF_N,* -V 13800,3000,CONT_VIA,* -V 13800,4000,CONT_VIA,* -V 12600,2500,CONT_DIF_N,* -V 12600,3500,CONT_DIF_N,* -V 12600,2000,CONT_DIF_N,* -V 12600,3000,CONT_VIA,* -V 12600,4000,CONT_VIA,* -V 11400,2000,CONT_DIF_N,* -V 11400,3500,CONT_DIF_N,* -V 11400,2500,CONT_DIF_N,* -V 11400,4000,CONT_VIA,* -V 11400,3000,CONT_VIA,* -V 10200,2500,CONT_DIF_N,* -V 10200,3500,CONT_DIF_N,* -V 10200,2000,CONT_DIF_N,* -V 10200,3000,CONT_VIA,* -V 10200,4000,CONT_VIA,* -V 15600,1900,CONT_DIF_N,* -V 15600,3900,CONT_DIF_N,* -V 15600,3400,CONT_DIF_N,* -V 15600,2900,CONT_DIF_N,* -V 16200,2500,CONT_BODY_P,* -V 16200,2100,CONT_BODY_P,* -V 16200,4900,CONT_BODY_P,* -V 16200,1700,CONT_BODY_P,* -V 16200,1300,CONT_BODY_P,* -V 16200,4100,CONT_BODY_P,* -V 16200,3300,CONT_BODY_P,* -V 9600,9100,CONT_DIF_P,* -V 9600,7500,CONT_DIF_P,* -V 9600,8100,CONT_DIF_P,* -V 9600,8600,CONT_DIF_P,* -V 9600,7000,CONT_DIF_P,* -V 9600,2900,CONT_DIF_N,* -V 9000,3500,CONT_DIF_N,* -V 9000,2000,CONT_DIF_N,* -V 8400,2900,CONT_DIF_N,* -V 8400,3400,CONT_DIF_N,* -V 8400,3900,CONT_DIF_N,* -V 9600,3900,CONT_DIF_N,* -V 9600,3400,CONT_DIF_N,* -V 2500,1900,CONT_DIF_N,* -V 2500,3900,CONT_DIF_N,* -V 2500,3400,CONT_DIF_N,* -V 2500,2400,CONT_DIF_N,* -V 2500,2900,CONT_DIF_N,* -V 9000,2500,CONT_DIF_N,* -V 9600,1900,CONT_DIF_N,* -V 8400,1900,CONT_DIF_N,* -V 4900,3500,CONT_DIF_N,* -V 3700,2000,CONT_DIF_N,* -V 3700,3500,CONT_DIF_N,* -V 3700,2500,CONT_DIF_N,* -V 3100,2900,CONT_DIF_N,* -V 3100,2400,CONT_DIF_N,* -V 3100,3900,CONT_DIF_N,* -V 3100,3400,CONT_DIF_N,* -V 5500,3400,CONT_DIF_N,* -V 5500,3900,CONT_DIF_N,* -V 4300,2400,CONT_DIF_N,* -V 4300,2900,CONT_DIF_N,* -V 4300,3900,CONT_DIF_N,* -V 4300,3400,CONT_DIF_N,* -V 4900,2500,CONT_DIF_N,* -V 4900,2000,CONT_DIF_N,* -V 6700,2900,CONT_DIF_N,* -V 6700,3900,CONT_DIF_N,* -V 6700,3400,CONT_DIF_N,* -V 6100,2500,CONT_DIF_N,* -V 6100,2000,CONT_DIF_N,* -V 6100,3500,CONT_DIF_N,* -V 5500,2900,CONT_DIF_N,* -V 5500,2400,CONT_DIF_N,* -V 7300,3500,CONT_DIF_N,* -V 7300,2500,CONT_DIF_N,* -V 7300,2000,CONT_DIF_N,* -V 6700,2400,CONT_DIF_N,* -V 9000,7000,CONT_DIF_P,* -V 9000,7800,CONT_DIF_P,* -V 9000,7000,CONT_DIF_P,* -V 6700,10600,CONT_DIF_P,* -V 9000,9000,CONT_DIF_P,* -V 9000,8200,CONT_DIF_P,* -V 8400,8600,CONT_DIF_P,* -V 8400,8100,CONT_DIF_P,* -V 8400,7500,CONT_DIF_P,* -V 8400,7000,CONT_DIF_P,* -V 8400,9100,CONT_DIF_P,* -V 6700,12200,CONT_DIF_P,* -V 6700,7800,CONT_DIF_P,* -V 6700,8200,CONT_DIF_P,* -V 6700,8600,CONT_DIF_P,* -V 6700,9000,CONT_DIF_P,* -V 6700,9400,CONT_DIF_P,* -V 6700,9800,CONT_DIF_P,* -V 6700,10200,CONT_DIF_P,* -V 5500,9400,CONT_DIF_P,* -V 5500,9000,CONT_DIF_P,* -V 5500,8600,CONT_DIF_P,* -V 6700,7000,CONT_DIF_P,* -V 6700,7400,CONT_DIF_P,* -V 6700,11000,CONT_DIF_P,* -V 6700,11400,CONT_DIF_P,* -V 6700,11800,CONT_DIF_P,* -V 5500,11800,CONT_DIF_P,* -V 5500,11400,CONT_DIF_P,* -V 5500,11000,CONT_DIF_P,* -V 5500,7400,CONT_DIF_P,* -V 5500,7000,CONT_DIF_P,* -V 5500,10600,CONT_DIF_P,* -V 5500,10200,CONT_DIF_P,* -V 5500,9800,CONT_DIF_P,* -V 4300,9800,CONT_DIF_P,* -V 4300,10200,CONT_DIF_P,* -V 4300,10600,CONT_DIF_P,* -V 4300,7000,CONT_DIF_P,* -V 4300,7400,CONT_DIF_P,* -V 5500,8200,CONT_DIF_P,* -V 5500,7800,CONT_DIF_P,* -V 5500,12200,CONT_DIF_P,* -V 4300,11400,CONT_DIF_P,* -V 4300,11800,CONT_DIF_P,* -V 4300,12200,CONT_DIF_P,* -V 4300,7800,CONT_DIF_P,* -V 4300,8200,CONT_DIF_P,* -V 4300,8600,CONT_DIF_P,* -V 4300,9000,CONT_DIF_P,* -V 4300,9400,CONT_DIF_P,* -V 3100,9400,CONT_DIF_P,* -V 3100,9000,CONT_DIF_P,* -V 3100,8600,CONT_DIF_P,* -V 3100,8200,CONT_DIF_P,* -V 3100,7800,CONT_DIF_P,* -V 3100,7400,CONT_DIF_P,* -V 3100,7000,CONT_DIF_P,* -V 4300,11000,CONT_DIF_P,* -V 2500,7200,CONT_DIF_P,* -V 3100,12200,CONT_DIF_P,* -V 3100,11800,CONT_DIF_P,* -V 3100,11400,CONT_DIF_P,* -V 3100,11000,CONT_DIF_P,* -V 3100,10600,CONT_DIF_P,* -V 3100,10200,CONT_DIF_P,* -V 3100,9800,CONT_DIF_P,* -V 2500,11200,CONT_DIF_P,* -V 2500,10700,CONT_DIF_P,* -V 2500,10200,CONT_DIF_P,* -V 2500,9700,CONT_DIF_P,* -V 2500,9200,CONT_DIF_P,* -V 2500,8700,CONT_DIF_P,* -V 2500,8200,CONT_DIF_P,* -V 2500,7700,CONT_DIF_P,* -V 2500,12200,CONT_DIF_P,* -V 2500,11700,CONT_DIF_P,* -V 7300,12200,CONT_DIF_P,* -V 7300,7800,CONT_DIF_P,* -V 7300,8200,CONT_DIF_P,* -V 7300,9000,CONT_DIF_P,* -V 7300,9400,CONT_DIF_P,* -V 7300,10200,CONT_DIF_P,* -V 7300,10600,CONT_DIF_P,* -V 7300,11400,CONT_DIF_P,* -V 7300,11800,CONT_DIF_P,* -V 6100,10200,CONT_DIF_P,* -V 6100,9400,CONT_DIF_P,* -V 6100,9000,CONT_DIF_P,* -V 6100,8200,CONT_DIF_P,* -V 6100,7800,CONT_DIF_P,* -V 6100,12200,CONT_DIF_P,* -V 6100,11800,CONT_DIF_P,* -V 7300,7000,CONT_DIF_P,* -V 4900,9000,CONT_DIF_P,* -V 4900,8200,CONT_DIF_P,* -V 4900,7800,CONT_DIF_P,* -V 4900,12200,CONT_DIF_P,* -V 4900,11800,CONT_DIF_P,* -V 6100,7000,CONT_DIF_P,* -V 6100,11400,CONT_DIF_P,* -V 6100,10600,CONT_DIF_P,* -V 3700,7800,CONT_DIF_P,* -V 3700,12200,CONT_DIF_P,* -V 3700,11800,CONT_DIF_P,* -V 4900,7000,CONT_DIF_P,* -V 4900,11400,CONT_DIF_P,* -V 4900,10600,CONT_DIF_P,* -V 4900,10200,CONT_DIF_P,* -V 4900,9400,CONT_DIF_P,* -V 3700,7000,CONT_DIF_P,* -V 3700,11400,CONT_DIF_P,* -V 3700,10600,CONT_DIF_P,* -V 3700,10200,CONT_DIF_P,* -V 3700,9400,CONT_DIF_P,* -V 3700,9000,CONT_DIF_P,* -V 3700,8200,CONT_DIF_P,* -V 9000,12800,CONT_BODY_N,* -V 9000,6000,CONT_BODY_N,* -V 9600,12800,CONT_BODY_N,* -V 7300,6000,CONT_BODY_N,* -V 1800,9700,CONT_BODY_N,* -V 1800,9200,CONT_BODY_N,* -V 1800,8700,CONT_BODY_N,* -V 1800,8200,CONT_BODY_N,* -V 1800,12200,CONT_BODY_N,* -V 4900,6000,CONT_BODY_N,* -V 3700,6000,CONT_BODY_N,* -V 1800,7700,CONT_BODY_N,* -V 1800,7200,CONT_BODY_N,* -V 1800,11700,CONT_BODY_N,* -V 1800,11200,CONT_BODY_N,* -V 1800,10700,CONT_BODY_N,* -V 1800,10200,CONT_BODY_N,* -V 3700,12800,CONT_BODY_N,* -V 4900,12800,CONT_BODY_N,* -V 6100,12800,CONT_BODY_N,* -V 7300,12800,CONT_BODY_N,* -V 2300,6000,CONT_BODY_N,* -V 1800,6200,CONT_BODY_N,* -V 1800,6700,CONT_BODY_N,* -V 6100,6000,CONT_BODY_N,* -V 6700,12800,CONT_BODY_N,* -V 5500,12800,CONT_BODY_N,* -V 4300,12800,CONT_BODY_N,* -V 3100,12800,CONT_BODY_N,* -V 2500,12800,CONT_BODY_N,* -V 1800,12800,CONT_BODY_N,* -V 9000,1100,CONT_BODY_P,* -V 9000,4900,CONT_BODY_P,* -V 6100,4900,CONT_BODY_P,* -V 4900,4900,CONT_BODY_P,* -V 3700,4900,CONT_BODY_P,* -V 7300,1100,CONT_BODY_P,* -V 6100,1100,CONT_BODY_P,* -V 4900,1100,CONT_BODY_P,* -V 3700,1100,CONT_BODY_P,* -V 2400,4900,CONT_BODY_P,* -V 1900,4100,CONT_BODY_P,* -V 1900,3700,CONT_BODY_P,* -V 1900,4500,CONT_BODY_P,* -V 1900,1300,CONT_BODY_P,* -V 1900,1700,CONT_BODY_P,* -V 1900,2900,CONT_BODY_P,* -V 2400,1100,CONT_BODY_P,* -V 7300,4900,CONT_BODY_P,* -V 1900,4900,CONT_BODY_P,* -V 1900,2100,CONT_BODY_P,* -V 1900,2500,CONT_BODY_P,* -V 1900,3300,CONT_BODY_P,* -V 8300,6400,CONT_POLY,* -V 7900,4500,CONT_POLY,* -V 8300,4500,CONT_POLY,* -V 7900,6400,CONT_POLY,* -V 9000,11000,CONT_VIA,* -V 9000,8600,CONT_VIA,* -V 9000,7400,CONT_VIA,* -V 9000,4000,CONT_VIA,* -V 9000,3000,CONT_VIA,* -V 9000,10200,CONT_VIA,* -V 9000,9400,CONT_VIA,* -V 7300,11000,CONT_VIA,* -V 7300,7400,CONT_VIA,* -V 7300,8600,CONT_VIA,* -V 7300,9800,CONT_VIA,* -V 6100,7400,CONT_VIA,* -V 6100,9800,CONT_VIA,* -V 6100,8600,CONT_VIA,* -V 6100,11000,CONT_VIA,* -V 4900,11000,CONT_VIA,* -V 4900,7400,CONT_VIA,* -V 4900,9800,CONT_VIA,* -V 4900,8600,CONT_VIA,* -V 3700,9800,CONT_VIA,* -V 3700,8600,CONT_VIA,* -V 3700,11000,CONT_VIA,* -V 3700,7400,CONT_VIA,* -V 3700,4000,CONT_VIA,* -V 3700,3000,CONT_VIA,* -V 4900,3000,CONT_VIA,* -V 4900,4000,CONT_VIA,* -V 6100,4000,CONT_VIA,* -V 6100,3000,CONT_VIA,* -V 7300,4000,CONT_VIA,* -V 7300,3000,CONT_VIA,* -V 6700,1100,CONT_VIA,* -V 5500,1100,CONT_VIA,* -V 4300,1100,CONT_VIA,* -V 3100,1100,CONT_VIA,* -V 3100,1800,CONT_VIA,* -V 4300,1800,CONT_VIA,* -V 5500,1800,CONT_VIA,* -V 6700,1800,CONT_VIA,* -V 9400,28500,CONT_DIF_N,* -V 9400,26900,CONT_DIF_N,* -V 9400,26500,CONT_DIF_N,* -V 9400,28100,CONT_DIF_N,* -V 9400,27700,CONT_DIF_N,* -V 9400,26100,CONT_DIF_N,* -V 9400,27300,CONT_VIA,* -V 9400,25700,CONT_VIA,* -V 9400,28900,CONT_VIA,* -V 8200,25700,CONT_VIA,* -V 8200,26100,CONT_DIF_N,* -V 8200,27700,CONT_DIF_N,* -V 8200,28100,CONT_DIF_N,* -V 8200,27300,CONT_DIF_N,* -V 8200,28900,CONT_DIF_N,* -V 8200,26500,CONT_DIF_N,* -V 8200,28500,CONT_VIA,* -V 8200,26900,CONT_VIA,* -V 9400,29500,CONT_BODY_P,* -V 8200,29500,CONT_BODY_P,* -V 7800,14400,CONT_BODY_N,* -V 7600,25800,CONT_DIF_N,* -V 7600,28200,CONT_DIF_N,* -V 7600,28600,CONT_DIF_N,* -V 7600,26200,CONT_DIF_N,* -V 7600,26600,CONT_DIF_N,* -V 7600,27000,CONT_DIF_N,* -V 7600,27400,CONT_DIF_N,* -V 7600,27800,CONT_DIF_N,* -V 8800,26600,CONT_DIF_N,* -V 8800,27000,CONT_DIF_N,* -V 8800,26200,CONT_DIF_N,* -V 8800,25800,CONT_DIF_N,* -V 8800,28600,CONT_DIF_N,* -V 8800,27400,CONT_DIF_N,* -V 8800,27800,CONT_DIF_N,* -V 8800,28200,CONT_DIF_N,* -V 8200,15100,CONT_DIF_P,* -V 7600,15500,CONT_DIF_P,* -V 8200,15500,CONT_DIF_P,* -V 7600,15900,CONT_DIF_P,* -V 7600,15100,CONT_DIF_P,* -V 8800,15100,CONT_DIF_P,* -V 9400,15100,CONT_DIF_P,* -V 8800,15500,CONT_DIF_P,* -V 9400,15500,CONT_DIF_P,* -V 8800,15900,CONT_DIF_P,* -V 8200,16300,CONT_DIF_P,* -V 7600,16300,CONT_DIF_P,* -V 7600,20300,CONT_DIF_P,* -V 7600,18700,CONT_DIF_P,* -V 8200,18700,CONT_DIF_P,* -V 7600,19100,CONT_DIF_P,* -V 8200,19100,CONT_DIF_P,* -V 7600,19500,CONT_DIF_P,* -V 7600,19900,CONT_DIF_P,* -V 8200,19900,CONT_DIF_P,* -V 8200,20300,CONT_DIF_P,* -V 7600,17100,CONT_DIF_P,* -V 7600,16700,CONT_DIF_P,* -V 8200,16700,CONT_DIF_P,* -V 7600,18300,CONT_DIF_P,* -V 7600,17900,CONT_DIF_P,* -V 7600,17500,CONT_DIF_P,* -V 8200,17500,CONT_DIF_P,* -V 8200,17900,CONT_DIF_P,* -V 8800,16300,CONT_DIF_P,* -V 9400,16300,CONT_DIF_P,* -V 9400,20300,CONT_DIF_P,* -V 8800,19100,CONT_DIF_P,* -V 8800,19500,CONT_DIF_P,* -V 8800,19900,CONT_DIF_P,* -V 9400,19900,CONT_DIF_P,* -V 8800,20300,CONT_DIF_P,* -V 8800,18300,CONT_DIF_P,* -V 8800,17900,CONT_DIF_P,* -V 8800,18700,CONT_DIF_P,* -V 9400,18700,CONT_DIF_P,* -V 9400,19100,CONT_DIF_P,* -V 8800,17100,CONT_DIF_P,* -V 8800,16700,CONT_DIF_P,* -V 9400,16700,CONT_DIF_P,* -V 9400,17900,CONT_DIF_P,* -V 9400,17500,CONT_DIF_P,* -V 8800,17500,CONT_DIF_P,* -V 8200,15900,CONT_VIA,* -V 8200,18300,CONT_VIA,* -V 8200,19500,CONT_VIA,* -V 8200,17100,CONT_VIA,* -V 7600,20700,CONT_DIF_P,* -V 8800,20700,CONT_DIF_P,* -V 8200,20700,CONT_VIA,* -V 7600,21100,CONT_DIF_P,* -V 8800,21100,CONT_DIF_P,* -V 8200,21100,CONT_DIF_P,* -V 9400,21100,CONT_DIF_P,* -V 8200,21500,CONT_DIF_P,* -V 9400,21500,CONT_DIF_P,* -V 8800,21500,CONT_DIF_P,* -V 7600,21500,CONT_DIF_P,* -V 7600,21900,CONT_DIF_P,* -V 8800,21900,CONT_DIF_P,* -V 8200,21900,CONT_VIA,* -V 7600,22300,CONT_DIF_P,* -V 8200,22300,CONT_DIF_P,* -V 8800,22300,CONT_DIF_P,* -V 9400,22300,CONT_DIF_P,* -V 8200,25100,CONT_BODY_P,* -V 9400,25100,CONT_BODY_P,* -V 9300,24600,CONT_POLY,* -V 8200,24600,CONT_VIA,* -V 9400,23300,CONT_BODY_N,* -V 8200,23300,CONT_BODY_N,* -V 9400,22700,CONT_DIF_P,* -V 8800,22700,CONT_DIF_P,* -V 8200,22700,CONT_DIF_P,* -V 7600,22700,CONT_DIF_P,* -V 8200,14400,CONT_VIA,* -V 7300,14400,CONT_BODY_N,* -V 7000,26500,CONT_DIF_N,* -V 7000,27700,CONT_DIF_N,* -V 7000,28500,CONT_DIF_N,* -V 7000,28100,CONT_DIF_N,* -V 7000,26900,CONT_DIF_N,* -V 7000,25700,CONT_DIF_N,* -V 7000,27300,CONT_DIF_N,* -V 7000,28900,CONT_DIF_N,* -V 7000,26100,CONT_DIF_N,* -V 7000,17100,CONT_DIF_P,* -V 7000,20700,CONT_DIF_P,* -V 7000,19500,CONT_DIF_P,* -V 7000,19900,CONT_DIF_P,* -V 7000,18700,CONT_DIF_P,* -V 7000,18300,CONT_DIF_P,* -V 7000,16700,CONT_DIF_P,* -V 7000,17500,CONT_DIF_P,* -V 7000,17900,CONT_DIF_P,* -V 7000,20300,CONT_DIF_P,* -V 7000,19100,CONT_DIF_P,* -V 7000,15100,CONT_DIF_P,* -V 7000,15500,CONT_DIF_P,* -V 7000,15900,CONT_DIF_P,* -V 7000,16300,CONT_DIF_P,* -V 7000,21900,CONT_DIF_P,* -V 7000,22300,CONT_DIF_P,* -V 7000,21100,CONT_DIF_P,* -V 7000,22700,CONT_DIF_P,* -V 7000,21500,CONT_DIF_P,* -V 6400,18000,CONT_BODY_N,* -V 6400,18800,CONT_BODY_N,* -V 6400,18400,CONT_BODY_N,* -V 6400,17200,CONT_BODY_N,* -V 6400,16400,CONT_BODY_N,* -V 6400,15600,CONT_BODY_N,* -V 6400,15200,CONT_BODY_N,* -V 6400,14800,CONT_BODY_N,* -V 6400,19600,CONT_BODY_N,* -V 6400,20800,CONT_BODY_N,* -V 6400,19200,CONT_BODY_N,* -V 6400,16800,CONT_BODY_N,* -V 6400,16000,CONT_BODY_N,* -V 6900,14400,CONT_BODY_N,* -V 6400,14400,CONT_BODY_N,* -V 6400,17600,CONT_BODY_N,* -V 6400,20400,CONT_BODY_N,* -V 6400,20000,CONT_BODY_N,* -V 6400,22400,CONT_BODY_N,* -V 6400,22800,CONT_BODY_N,* -V 6400,22000,CONT_BODY_N,* -V 6400,23300,CONT_BODY_N,* -V 6400,21200,CONT_BODY_N,* -V 7000,23300,CONT_BODY_N,* -V 6400,21600,CONT_BODY_N,* -V 6400,26700,CONT_BODY_P,* -V 6400,27900,CONT_BODY_P,* -V 7000,29500,CONT_BODY_P,* -V 7000,25100,CONT_BODY_P,* -V 10000,29100,CONT_BODY_P,* -V 6400,28300,CONT_BODY_P,* -V 6400,25500,CONT_BODY_P,* -V 6400,27100,CONT_BODY_P,* -V 6400,25100,CONT_BODY_P,* -V 6400,28700,CONT_BODY_P,* -V 6400,26300,CONT_BODY_P,* -V 10000,27900,CONT_BODY_P,* -V 10000,27500,CONT_BODY_P,* -V 6400,29100,CONT_BODY_P,* -V 6400,25900,CONT_BODY_P,* -V 6400,27500,CONT_BODY_P,* -V 10000,28700,CONT_BODY_P,* -V 6400,29500,CONT_BODY_P,* -V 10000,29500,CONT_VIA,* -V 10000,28300,CONT_VIA,* -V 9700,24600,CONT_VIA,* -V 10000,25100,CONT_VIA,* -V 10000,27100,CONT_VIA,* -V 10000,26700,CONT_BODY_P,* -V 10000,26300,CONT_BODY_P,* -V 10000,25900,CONT_VIA,* -V 10000,25500,CONT_BODY_P,* -V 9400,14400,CONT_BODY_N,* -V 10000,22800,CONT_BODY_N,* -V 10000,22000,CONT_BODY_N,* -V 10000,23300,CONT_BODY_N,* -V 10000,21200,CONT_BODY_N,* -V 10000,21600,CONT_BODY_N,* -V 10000,22400,CONT_BODY_N,* -V 10000,15600,CONT_BODY_N,* -V 10000,16800,CONT_BODY_N,* -V 10000,17200,CONT_BODY_N,* -V 10000,18400,CONT_BODY_N,* -V 10000,18800,CONT_BODY_N,* -V 10000,19200,CONT_BODY_N,* -V 10000,16400,CONT_BODY_N,* -V 10000,20800,CONT_BODY_N,* -V 10000,20400,CONT_BODY_N,* -V 10000,20000,CONT_BODY_N,* -V 10000,19600,CONT_BODY_N,* -V 10000,16000,CONT_BODY_N,* -V 10000,14400,CONT_BODY_N,* -V 10000,18000,CONT_BODY_N,* -V 10000,14800,CONT_BODY_N,* -V 10000,15200,CONT_BODY_N,* -V 10000,17600,CONT_BODY_N,* -V 9400,21900,CONT_DIF_P,* -V 9400,20700,CONT_DIF_P,* -V 9400,19500,CONT_DIF_P,* -V 9400,18300,CONT_DIF_P,* -V 9400,17100,CONT_DIF_P,* -V 9400,15900,CONT_DIF_P,* -V 7700,13800,CONT_VIA,* -V 8200,13800,CONT_POLY,* -EOF diff --git a/alliance/share/cells/padlib/pali_sp.ap b/alliance/share/cells/padlib/pali_sp.ap deleted file mode 100644 index 8acf28a9..00000000 --- a/alliance/share/cells/padlib/pali_sp.ap +++ /dev/null @@ -1,533 +0,0 @@ -V ALLIANCE : 6 -H pali_sp,P, 9/10/2000,100 -A 0,-700,17200,35600 -C 0,29600,12000,vsse,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 8200,-700,200,t,1,SOUTH,ALU2 -C 8200,-700,200,t,0,SOUTH,ALU1 -S 8400,12550,12400,12550,300,*,RIGHT,ALU1 -S 12300,4600,12300,12600,300,*,UP,ALU1 -S 7300,200,7300,4200,900,*,UP,ALU1 -S 8800,200,8800,4200,200,*,UP,ALU1 -S 10500,200,10500,4200,200,*,UP,ALU1 -S 12000,200,12000,4200,800,*,UP,ALU1 -S 11700,5300,11700,12000,200,*,UP,ALU1 -S 10500,5200,10500,12000,200,*,UP,ALU1 -S 8800,5200,8800,12000,200,*,UP,ALU1 -S 6800,12000,11800,12000,200,*,RIGHT,ALU1 -S 9900,13600,9900,22600,700,*,UP,ALU1 -S 9100,13600,9100,22600,200,*,UP,ALU1 -S 9000,13600,10100,13600,200,*,RIGHT,ALU1 -S 7900,13800,7900,22600,200,*,UP,ALU1 -S 8500,23800,9200,23800,300,*,RIGHT,POLY -S 9100,23800,9500,23800,200,*,RIGHT,ALU1 -S 9700,24300,9700,28800,200,*,UP,ALU1 -S 9100,24300,9100,28800,200,*,UP,ALU1 -S 6400,24200,6400,28800,800,*,UP,ALU1 -S 7900,23700,7900,28800,200,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 8600,30100,8600,35600,1000,*,UP,ALU1 -S 8200,-700,8200,-400,300,*,UP,ALU2 -S 8500,12600,8500,13000,300,*,UP,ALU1 -S 7200,29600,9100,29600,900,*,RIGHT,ALU1 -S 100,600,17200,600,1200,ck,RIGHT,ALU2 -S 6400,13500,6400,22600,800,*,UP,ALU1 -S 6000,24300,6800,24300,300,*,RIGHT,PTIE -S 6100,24200,6100,28800,300,*,UP,PTIE -S 6000,28700,6800,28700,300,*,RIGHT,PTIE -S 9100,28700,9800,28700,300,*,RIGHT,PTIE -S 6100,22500,6700,22500,300,*,RIGHT,NTIE -S 6100,13600,6700,13600,300,*,RIGHT,NTIE -S 6100,13600,6100,22600,300,*,UP,NTIE -S 6700,14100,6700,22000,300,*,UP,PDIF -S 6700,24800,6700,28200,300,*,UP,NDIF -S 9600,13400,9600,22700,600,*,UP,NWELL -S 6400,13400,6400,22700,1000,*,UP,NWELL -S 11100,3600,11100,5700,300,*,UP,ALU1 -S 11000,4700,12400,4700,300,*,RIGHT,ALU1 -S 9300,5600,10000,5600,300,*,RIGHT,ALU1 -S 9300,3700,10000,3700,300,*,RIGHT,ALU1 -S 9900,4500,9900,8400,300,*,UP,ALU1 -S 7200,5100,7200,12100,1000,*,UP,ALU1 -S 9800,-300,11200,-300,300,*,RIGHT,ALU1 -S 8200,-700,8200,11500,300,*,UP,ALU1 -S 9900,-400,9900,4700,300,*,UP,ALU1 -S 11100,-400,11100,3200,300,*,UP,ALU1 -S 7900,600,8500,600,100,*,RIGHT,POLY -S 10200,5600,11200,5600,300,*,RIGHT,POLY -S 10200,5500,10200,5700,100,*,UP,POLY -S 10200,3700,11400,3700,300,*,RIGHT,POLY -S 7900,5600,9900,5600,300,*,RIGHT,POLY -S 7900,11700,8500,11700,100,*,RIGHT,POLY -S 7000,4100,12400,4100,300,*,RIGHT,PTIE -S 7000,400,7000,4200,300,*,UP,PTIE -S 6900,300,12400,300,300,*,RIGHT,PTIE -S 12300,200,12300,4200,300,*,UP,PTIE -S 11700,5100,11700,12100,300,*,UP,NTIE -S 6800,5200,11800,5200,300,*,RIGHT,NTIE -S 6900,5100,6900,12000,300,*,UP,NTIE -S 6800,12000,11800,12000,300,*,RIGHT,NTIE -S 8800,5900,8800,11500,400,*,UP,PDIF -S 8500,5700,8500,11700,100,*,UP,PTRANS -S 7900,5700,7900,11700,100,*,UP,PTRANS -S 10200,5700,10200,8700,100,*,UP,PTRANS -S 9900,5900,9900,8500,400,*,UP,PDIF -S 8200,5900,8200,11500,200,*,UP,PDIF -S 10500,5900,10500,8500,300,*,UP,PDIF -S 7600,5900,7600,11500,400,*,UP,PDIF -S 7900,600,7900,3600,100,*,UP,NTRANS -S 8500,600,8500,3600,100,*,UP,NTRANS -S 8800,800,8800,3400,400,*,UP,NDIF -S 7600,800,7600,3400,300,*,UP,NDIF -S 8200,800,8200,3400,200,*,UP,NDIF -S 11100,800,11100,3400,200,*,UP,NDIF -S 10500,800,10500,3400,200,*,UP,NDIF -S 11700,800,11700,3400,300,*,UP,NDIF -S 11700,800,11700,3400,200,*,UP,NDIF -S 10200,600,10200,3600,100,*,UP,NTRANS -S 9900,800,9900,3400,300,*,UP,NDIF -S 10800,600,10800,3600,100,*,UP,NTRANS -S 11400,600,11400,3600,100,*,UP,NTRANS -S 6700,8600,11900,8600,7200,*,RIGHT,NWELL -S 7900,3700,9900,3700,300,*,RIGHT,POLY -S 9700,24200,9700,28500,300,*,UP,PTIE -S 9100,24300,9700,24300,300,*,LEFT,PTIE -S 10000,13600,10000,22600,300,*,UP,NTIE -S 9900,13400,9900,22700,600,*,UP,NWELL -S 9500,13400,9500,22700,400,*,UP,NWELL -S 9300,13600,10000,13600,300,*,RIGHT,NTIE -S 9100,13100,9500,13100,200,*,RIGHT,ALU1 -S 9100,22500,10000,22500,300,*,RIGHT,NTIE -S 8500,13000,8500,14300,300,*,DOWN,ALU1 -S 6800,13600,8000,13600,300,*,RIGHT,ALU1 -S 8500,13100,8500,13900,200,*,UP,POLY -S 6800,22500,9200,22500,300,*,RIGHT,NTIE -S 8500,23800,8500,24600,200,*,UP,POLY -S 7000,24600,8800,24600,100,*,RIGHT,POLY -S 8800,24300,9200,24300,300,*,RIGHT,PTIE -S 6800,24300,8200,24300,300,*,RIGHT,PTIE -S 8500,23700,8500,23900,200,*,DOWN,POLY -S 7000,13900,8800,13900,100,*,RIGHT,POLY -S 8800,13600,9200,13600,300,*,RIGHT,NTIE -S 6800,13600,8200,13600,300,*,RIGHT,NTIE -S 8100,13400,8100,22700,2800,*,UP,NWELL -S 8800,13900,8800,22200,100,*,UP,PTRANS -S 8200,13900,8200,22200,100,*,UP,PTRANS -S 7600,13900,7600,22200,100,*,UP,PTRANS -S 7000,13900,7000,22200,100,*,UP,PTRANS -S 7300,14100,7300,22000,200,*,UP,PDIF -S 7900,14100,7900,22000,200,*,UP,PDIF -S 8500,14100,8500,22000,200,*,UP,PDIF -S 9100,14100,9100,22000,300,*,UP,PDIF -S 6800,28700,9200,28700,300,*,RIGHT,PTIE -S 8800,24600,8800,28400,100,*,UP,NTRANS -S 8200,24600,8200,28400,100,*,UP,NTRANS -S 7600,24600,7600,28400,100,*,UP,NTRANS -S 7000,24600,7000,28400,100,*,UP,NTRANS -S 7300,24800,7300,28200,300,*,UP,NDIF -S 7900,24800,7900,28200,300,*,UP,NDIF -S 8500,24800,8500,28200,300,*,UP,NDIF -S 9100,24800,9100,28200,300,*,UP,NDIF -S 8500,14200,8500,29100,300,*,UP,ALU1 -S 7300,14200,7300,29100,300,*,UP,ALU1 -S 8500,13100,9100,13100,200,*,RIGHT,POLY -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -V 10500,9500,CONT_VIA,* -B 7200,8400,1000,4000,CONT_VIA,* -B 12000,3100,700,2100,CONT_VIA,* -B 7300,3100,800,2100,CONT_VIA,* -B 9900,18050,600,9000,CONT_VIA,* -V 9100,13600,CONT_BODY_N,* -B 6400,26500,800,4600,CONT_VIA,* -B 6400,18000,800,9100,CONT_VIA,* -V 9100,23800,CONT_POLY,* -V 9500,23800,CONT_VIA,* -B 9400,26500,800,4600,CONT_VIA,* -V 8200,-500,CONT_VIA,* -V 6100,28700,CONT_BODY_P,* -V 9700,27900,CONT_BODY_P,* -V 6100,26700,CONT_BODY_P,* -V 6100,25100,CONT_BODY_P,* -V 6100,28300,CONT_BODY_P,* -V 9700,26700,CONT_BODY_P,* -V 9700,27100,CONT_BODY_P,* -V 6100,25500,CONT_BODY_P,* -V 6100,27900,CONT_BODY_P,* -V 6100,24300,CONT_BODY_P,* -V 6100,26300,CONT_BODY_P,* -V 6100,24700,CONT_BODY_P,* -V 6100,27500,CONT_BODY_P,* -V 9700,28300,CONT_BODY_P,* -V 6700,24300,CONT_BODY_P,* -V 6700,28700,CONT_BODY_P,* -V 6100,27100,CONT_BODY_P,* -V 6100,25900,CONT_BODY_P,* -V 6100,20800,CONT_BODY_N,* -V 6700,22500,CONT_BODY_N,* -V 6100,20400,CONT_BODY_N,* -V 6100,22500,CONT_BODY_N,* -V 6100,21200,CONT_BODY_N,* -V 6100,22000,CONT_BODY_N,* -V 6100,21600,CONT_BODY_N,* -V 6100,19200,CONT_BODY_N,* -V 6100,19600,CONT_BODY_N,* -V 6100,16800,CONT_BODY_N,* -V 6100,13600,CONT_BODY_N,* -V 6600,13600,CONT_BODY_N,* -V 6100,15200,CONT_BODY_N,* -V 6100,16000,CONT_BODY_N,* -V 6100,18400,CONT_BODY_N,* -V 6100,20000,CONT_BODY_N,* -V 6100,18800,CONT_BODY_N,* -V 6100,14000,CONT_BODY_N,* -V 6100,14400,CONT_BODY_N,* -V 6100,14800,CONT_BODY_N,* -V 6100,15600,CONT_BODY_N,* -V 6100,16400,CONT_BODY_N,* -V 6100,17600,CONT_BODY_N,* -V 6100,18000,CONT_BODY_N,* -V 6100,17200,CONT_BODY_N,* -V 6700,20700,CONT_DIF_P,* -V 6700,21900,CONT_DIF_P,* -V 6700,20300,CONT_DIF_P,* -V 6700,21500,CONT_DIF_P,* -V 6700,21100,CONT_DIF_P,* -V 6700,15500,CONT_DIF_P,* -V 6700,15100,CONT_DIF_P,* -V 6700,14700,CONT_DIF_P,* -V 6700,14300,CONT_DIF_P,* -V 6700,18300,CONT_DIF_P,* -V 6700,19500,CONT_DIF_P,* -V 6700,17100,CONT_DIF_P,* -V 6700,16700,CONT_DIF_P,* -V 6700,15900,CONT_DIF_P,* -V 6700,17500,CONT_DIF_P,* -V 6700,17900,CONT_DIF_P,* -V 6700,19100,CONT_DIF_P,* -V 6700,18700,CONT_DIF_P,* -V 6700,19900,CONT_DIF_P,* -V 6700,16300,CONT_DIF_P,* -V 6700,25300,CONT_DIF_N,* -V 6700,28100,CONT_DIF_N,* -V 6700,26500,CONT_DIF_N,* -V 6700,24900,CONT_DIF_N,* -V 6700,26100,CONT_DIF_N,* -V 6700,27300,CONT_DIF_N,* -V 6700,27700,CONT_DIF_N,* -V 6700,26900,CONT_DIF_N,* -V 6700,25700,CONT_DIF_N,* -V 10500,10200,CONT_VIA,* -V 8800,2200,CONT_VIA,* -V 8800,3200,CONT_VIA,* -V 10500,7800,CONT_VIA,* -V 11700,10200,CONT_VIA,* -V 11700,8600,CONT_VIA,* -V 11700,7100,CONT_VIA,* -V 10500,2200,CONT_VIA,* -V 10500,3200,CONT_VIA,* -V 10500,6600,CONT_VIA,* -V 8800,9000,CONT_VIA,* -V 8800,7800,CONT_VIA,* -V 8800,6600,CONT_VIA,* -V 8800,10200,CONT_VIA,* -V 10500,8700,CONT_VIA,* -V 11100,5600,CONT_POLY,* -V 9800,5600,CONT_POLY,* -V 9400,5600,CONT_POLY,* -V 9800,3700,CONT_POLY,* -V 11100,3700,CONT_POLY,* -V 9400,3700,CONT_POLY,* -V 7000,3700,CONT_BODY_P,* -V 7000,500,CONT_BODY_P,* -V 7000,900,CONT_BODY_P,* -V 7000,1700,CONT_BODY_P,* -V 12300,2900,CONT_BODY_P,* -V 7000,2100,CONT_BODY_P,* -V 8800,4100,CONT_BODY_P,* -V 12300,2500,CONT_BODY_P,* -V 7000,4100,CONT_BODY_P,* -V 7000,1300,CONT_BODY_P,* -V 7500,4100,CONT_BODY_P,* -V 12300,500,CONT_BODY_P,* -V 11700,4100,CONT_BODY_P,* -V 12300,3700,CONT_BODY_P,* -V 7000,3300,CONT_BODY_P,* -V 12300,3300,CONT_BODY_P,* -V 7000,2500,CONT_BODY_P,* -V 7000,2900,CONT_BODY_P,* -V 10500,4100,CONT_BODY_P,* -V 12300,900,CONT_BODY_P,* -V 12300,2100,CONT_BODY_P,* -V 12300,4100,CONT_BODY_P,* -V 12300,1300,CONT_BODY_P,* -V 12300,1700,CONT_BODY_P,* -V 11700,300,CONT_BODY_P,* -V 10500,300,CONT_BODY_P,* -V 8800,300,CONT_BODY_P,* -V 7500,300,CONT_BODY_P,* -V 11700,9200,CONT_BODY_N,* -V 11700,9700,CONT_BODY_N,* -V 6900,6900,CONT_BODY_N,* -V 6900,7900,CONT_BODY_N,* -V 6900,6400,CONT_BODY_N,* -V 6900,10900,CONT_BODY_N,* -V 6900,7400,CONT_BODY_N,* -V 11700,6100,CONT_BODY_N,* -V 11700,5300,CONT_BODY_N,* -V 8200,12000,CONT_BODY_N,* -V 6900,11400,CONT_BODY_N,* -V 6900,5900,CONT_BODY_N,* -V 6900,5400,CONT_BODY_N,* -V 6900,12000,CONT_BODY_N,* -V 6900,10400,CONT_BODY_N,* -V 8800,12000,CONT_BODY_N,* -V 6900,9900,CONT_BODY_N,* -V 6900,9400,CONT_BODY_N,* -V 6900,8900,CONT_BODY_N,* -V 6900,8400,CONT_BODY_N,* -V 7400,5200,CONT_BODY_N,* -V 7600,12000,CONT_BODY_N,* -V 11700,6600,CONT_BODY_N,* -V 11700,7600,CONT_BODY_N,* -V 11700,8100,CONT_BODY_N,* -V 11700,10900,CONT_BODY_N,* -V 11700,11400,CONT_BODY_N,* -V 8800,5200,CONT_BODY_N,* -V 11100,12000,CONT_BODY_N,* -V 11700,12000,CONT_BODY_N,* -V 10500,5200,CONT_BODY_N,* -V 10500,12000,CONT_BODY_N,* -V 8200,7400,CONT_DIF_P,* -V 8200,6600,CONT_DIF_P,* -V 8200,6200,CONT_DIF_P,* -V 7600,6900,CONT_DIF_P,* -V 8200,8200,CONT_DIF_P,* -V 7600,11400,CONT_DIF_P,* -V 7600,6400,CONT_DIF_P,* -V 7600,10900,CONT_DIF_P,* -V 8200,7800,CONT_DIF_P,* -V 8200,7000,CONT_DIF_P,* -V 8200,11400,CONT_DIF_P,* -V 8800,11400,CONT_DIF_P,* -V 9900,6700,CONT_DIF_P,* -V 8200,11000,CONT_DIF_P,* -V 8200,10600,CONT_DIF_P,* -V 8200,10200,CONT_DIF_P,* -V 9900,7300,CONT_DIF_P,* -V 9900,7800,CONT_DIF_P,* -V 9900,6200,CONT_DIF_P,* -V 9900,8300,CONT_DIF_P,* -V 10500,6200,CONT_DIF_P,* -V 10500,7000,CONT_DIF_P,* -V 10500,6200,CONT_DIF_P,* -V 10500,7400,CONT_DIF_P,* -V 10500,8200,CONT_DIF_P,* -V 8200,9800,CONT_DIF_P,* -V 7600,9900,CONT_DIF_P,* -V 7600,9400,CONT_DIF_P,* -V 7600,8900,CONT_DIF_P,* -V 8200,8600,CONT_DIF_P,* -V 8200,9000,CONT_DIF_P,* -V 8200,9400,CONT_DIF_P,* -V 8800,6200,CONT_DIF_P,* -V 7600,7900,CONT_DIF_P,* -V 7600,7400,CONT_DIF_P,* -V 7600,8400,CONT_DIF_P,* -V 7600,10400,CONT_DIF_P,* -V 8800,11000,CONT_DIF_P,* -V 8800,10600,CONT_DIF_P,* -V 8800,9800,CONT_DIF_P,* -V 8800,9400,CONT_DIF_P,* -V 8800,8600,CONT_DIF_P,* -V 8800,8200,CONT_DIF_P,* -V 8800,7400,CONT_DIF_P,* -V 8800,7000,CONT_DIF_P,* -V 8200,3100,CONT_DIF_N,* -V 7600,2600,CONT_DIF_N,* -V 11100,2600,CONT_DIF_N,* -V 8200,2100,CONT_DIF_N,* -V 9900,2100,CONT_DIF_N,* -V 7600,1600,CONT_DIF_N,* -V 7600,2100,CONT_DIF_N,* -V 11700,2600,CONT_DIF_N,* -V 11700,3100,CONT_DIF_N,* -V 7600,1100,CONT_DIF_N,* -V 9900,1100,CONT_DIF_N,* -V 11700,2100,CONT_DIF_N,* -V 11700,1600,CONT_DIF_N,* -V 7600,3100,CONT_DIF_N,* -V 11100,2100,CONT_DIF_N,* -V 11700,1100,CONT_DIF_N,* -V 10500,1700,CONT_DIF_N,* -V 11100,1100,CONT_DIF_N,* -V 8200,1600,CONT_DIF_N,* -V 8800,1200,CONT_DIF_N,* -V 8800,1700,CONT_DIF_N,* -V 8800,2700,CONT_DIF_N,* -V 10500,2700,CONT_DIF_N,* -V 10500,1200,CONT_DIF_N,* -V 9900,2600,CONT_DIF_N,* -V 9900,3100,CONT_DIF_N,* -V 11100,3100,CONT_DIF_N,* -V 8200,2600,CONT_DIF_N,* -V 9700,25900,CONT_BODY_P,* -V 9700,24700,CONT_BODY_P,* -V 9700,25500,CONT_BODY_P,* -V 9500,13100,CONT_VIA,* -V 10000,22500,CONT_BODY_N,* -V 10000,20800,CONT_BODY_N,* -V 10000,21600,CONT_BODY_N,* -V 10000,22000,CONT_BODY_N,* -V 10000,21200,CONT_BODY_N,* -V 10000,19200,CONT_BODY_N,* -V 10000,18800,CONT_BODY_N,* -V 10000,16800,CONT_BODY_N,* -V 10000,18400,CONT_BODY_N,* -V 10000,15600,CONT_BODY_N,* -V 10000,14800,CONT_BODY_N,* -V 10000,16000,CONT_BODY_N,* -V 10000,16400,CONT_BODY_N,* -V 10000,17600,CONT_BODY_N,* -V 10000,20000,CONT_BODY_N,* -V 10000,19600,CONT_BODY_N,* -V 10000,15200,CONT_BODY_N,* -V 9600,13600,CONT_BODY_N,* -V 10000,13600,CONT_BODY_N,* -V 10000,17200,CONT_BODY_N,* -V 10000,20400,CONT_BODY_N,* -V 10000,18000,CONT_BODY_N,* -V 10000,14000,CONT_BODY_N,* -V 10000,14400,CONT_BODY_N,* -V 7000,13600,CONT_BODY_N,* -V 7900,13600,CONT_VIA,* -V 7300,21900,CONT_DIF_P,* -V 7900,21900,CONT_DIF_P,* -V 8500,21900,CONT_DIF_P,* -V 9100,21900,CONT_DIF_P,* -V 7900,22500,CONT_BODY_N,* -V 9100,22500,CONT_BODY_N,* -V 7900,23800,CONT_VIA,* -V 9100,24300,CONT_BODY_P,* -V 7900,24300,CONT_BODY_P,* -V 9100,21500,CONT_DIF_P,* -V 8500,21500,CONT_DIF_P,* -V 7900,21500,CONT_DIF_P,* -V 7300,21500,CONT_DIF_P,* -V 7900,21100,CONT_VIA,* -V 9100,21100,CONT_VIA,* -V 8500,21100,CONT_DIF_P,* -V 7300,21100,CONT_DIF_P,* -V 7300,20700,CONT_DIF_P,* -V 8500,20700,CONT_DIF_P,* -V 9100,20700,CONT_DIF_P,* -V 7900,20700,CONT_DIF_P,* -V 9100,20300,CONT_DIF_P,* -V 7900,20300,CONT_DIF_P,* -V 8500,20300,CONT_DIF_P,* -V 7300,20300,CONT_DIF_P,* -V 9100,19900,CONT_VIA,* -V 7900,19900,CONT_VIA,* -V 8500,19900,CONT_DIF_P,* -V 7300,19900,CONT_DIF_P,* -V 9100,16300,CONT_VIA,* -V 9100,17500,CONT_VIA,* -V 9100,18700,CONT_VIA,* -V 7900,16300,CONT_VIA,* -V 7900,18700,CONT_VIA,* -V 7900,17500,CONT_VIA,* -V 9100,15100,CONT_VIA,* -V 7900,15100,CONT_VIA,* -V 8500,16700,CONT_DIF_P,* -V 9100,16700,CONT_DIF_P,* -V 9100,17100,CONT_DIF_P,* -V 9100,15900,CONT_DIF_P,* -V 8500,15900,CONT_DIF_P,* -V 8500,16300,CONT_DIF_P,* -V 9100,18300,CONT_DIF_P,* -V 9100,17900,CONT_DIF_P,* -V 8500,17900,CONT_DIF_P,* -V 8500,17100,CONT_DIF_P,* -V 8500,17500,CONT_DIF_P,* -V 8500,19500,CONT_DIF_P,* -V 9100,19100,CONT_DIF_P,* -V 8500,19100,CONT_DIF_P,* -V 8500,18700,CONT_DIF_P,* -V 8500,18300,CONT_DIF_P,* -V 9100,19500,CONT_DIF_P,* -V 9100,15500,CONT_DIF_P,* -V 8500,15500,CONT_DIF_P,* -V 7900,17100,CONT_DIF_P,* -V 7900,16700,CONT_DIF_P,* -V 7300,16700,CONT_DIF_P,* -V 7300,17100,CONT_DIF_P,* -V 7300,17500,CONT_DIF_P,* -V 7900,15900,CONT_DIF_P,* -V 7300,15900,CONT_DIF_P,* -V 7300,16300,CONT_DIF_P,* -V 7900,19500,CONT_DIF_P,* -V 7900,19100,CONT_DIF_P,* -V 7300,19100,CONT_DIF_P,* -V 7300,18700,CONT_DIF_P,* -V 7900,18300,CONT_DIF_P,* -V 7300,18300,CONT_DIF_P,* -V 7900,17900,CONT_DIF_P,* -V 7300,17900,CONT_DIF_P,* -V 7300,19500,CONT_DIF_P,* -V 7300,15500,CONT_DIF_P,* -V 7900,15500,CONT_DIF_P,* -V 8500,15100,CONT_DIF_P,* -V 9100,14700,CONT_DIF_P,* -V 8500,14700,CONT_DIF_P,* -V 9100,14300,CONT_DIF_P,* -V 8500,14300,CONT_DIF_P,* -V 7300,14300,CONT_DIF_P,* -V 7300,15100,CONT_DIF_P,* -V 7900,14700,CONT_DIF_P,* -V 7300,14700,CONT_DIF_P,* -V 7900,14300,CONT_DIF_P,* -V 8500,27400,CONT_DIF_N,* -V 8500,27000,CONT_DIF_N,* -V 8500,26600,CONT_DIF_N,* -V 8500,27800,CONT_DIF_N,* -V 8500,25000,CONT_DIF_N,* -V 8500,25400,CONT_DIF_N,* -V 8500,26200,CONT_DIF_N,* -V 8500,25800,CONT_DIF_N,* -V 7300,27000,CONT_DIF_N,* -V 7300,26600,CONT_DIF_N,* -V 7300,26200,CONT_DIF_N,* -V 7300,25800,CONT_DIF_N,* -V 7300,25400,CONT_DIF_N,* -V 7300,27800,CONT_DIF_N,* -V 7300,27400,CONT_DIF_N,* -V 7300,25000,CONT_DIF_N,* -V 7500,13600,CONT_BODY_N,* -V 7900,28700,CONT_BODY_P,* -V 9100,28700,CONT_BODY_P,* -V 7900,26100,CONT_VIA,* -V 7900,27700,CONT_VIA,* -V 7900,25700,CONT_DIF_N,* -V 7900,28100,CONT_DIF_N,* -V 7900,26500,CONT_DIF_N,* -V 7900,27300,CONT_DIF_N,* -V 7900,26900,CONT_DIF_N,* -V 7900,25300,CONT_DIF_N,* -V 7900,24900,CONT_VIA,* -V 9100,25300,CONT_DIF_N,* -V 9100,26900,CONT_DIF_N,* -V 9100,27300,CONT_DIF_N,* -V 9100,25700,CONT_DIF_N,* -V 9100,26100,CONT_DIF_N,* -V 9100,27700,CONT_DIF_N,* -V 9100,13100,CONT_POLY,* -EOF diff --git a/alliance/share/cells/padlib/paliot_sp.ap b/alliance/share/cells/padlib/paliot_sp.ap deleted file mode 100644 index b827f3a3..00000000 --- a/alliance/share/cells/padlib/paliot_sp.ap +++ /dev/null @@ -1,2062 +0,0 @@ -V ALLIANCE : 6 -H paliot_sp,P, 9/10/2000,100 -A 0,-700,17200,35600 -C 0,29600,12000,vsse,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 3800,-700,200,t,1,SOUTH,ALU2 -C 4900,-700,200,i,1,SOUTH,ALU2 -C 15700,-700,200,b,1,SOUTH,ALU2 -C 15700,-700,200,b,0,SOUTH,ALU1 -C 3800,-700,200,t,0,SOUTH,ALU1 -C 4900,-700,200,i,0,SOUTH,ALU1 -S 15800,24300,16400,24300,200,*,RIGHT,ALU1 -S 15800,24300,15800,28800,200,*,UP,ALU1 -S 16200,24300,16200,29300,600,*,UP,ALU1 -S 2600,23900,2600,28800,200,*,UP,ALU1 -S 3800,24300,3800,28800,200,*,UP,ALU1 -S 5000,23800,5000,28800,200,*,UP,ALU1 -S 6200,24300,6200,28800,200,*,UP,ALU1 -S 8600,24300,8600,28800,200,*,UP,ALU1 -S 11000,24300,11000,28800,200,*,UP,ALU1 -S 13400,24300,13400,28800,200,*,UP,ALU1 -S 16400,1600,16900,1600,200,*,LEFT,ALU1 -S 3700,23200,16900,23200,200,*,RIGHT,ALU2 -S 6800,1600,16900,1600,200,*,RIGHT,ALU2 -S 3700,13600,5300,13600,200,*,RIGHT,ALU1 -S 3800,13600,3800,22600,200,*,UP,ALU1 -S 16900,1600,16900,23300,200,*,UP,ALU1 -S 800,-200,3200,-200,200,*,RIGHT,ALU1 -S 5400,-200,15100,-200,200,*,RIGHT,ALU1 -S 15200,-200,15200,4000,200,*,UP,ALU1 -S 800,5000,800,12000,200,*,DOWN,ALU1 -S 800,12000,2200,12000,200,*,RIGHT,ALU1 -S 1800,9200,2000,9200,100,*,RIGHT,ALU1 -S 800,10300,2100,10300,1000,*,LEFT,ALU1 -S 1100,8800,1100,9900,500,*,DOWN,ALU1 -S 3200,12000,6200,12000,200,*,RIGHT,ALU1 -S 800,-100,800,4100,200,*,UP,ALU1 -S 2000,-200,2000,3900,200,*,UP,ALU1 -S 3200,-200,3200,3900,200,*,UP,ALU1 -S 11000,-200,11000,3200,200,*,UP,ALU1 -S 9800,-200,9800,4100,200,*,UP,ALU1 -S 8600,-200,8600,4100,200,*,UP,ALU1 -S 7400,-200,7400,3200,200,*,UP,ALU1 -S 6200,-200,6200,4100,200,*,UP,ALU1 -S 6200,5200,6200,12000,200,*,UP,ALU1 -S 3200,5000,3200,12000,200,*,UP,ALU1 -S 4400,5000,4400,12000,200,*,UP,ALU1 -S 4400,-300,4400,4000,200,*,UP,ALU1 -S 15100,4500,15800,4500,200,*,LEFT,ALU1 -S 7700,5100,11700,5100,200,*,RIGHT,ALU1 -S 6200,4000,10400,4000,200,*,RIGHT,ALU1 -S 11000,5100,11000,12100,200,*,UP,ALU1 -S 16200,13500,16200,22600,600,*,UP,ALU1 -S 15800,13600,15800,22600,200,*,UP,ALU1 -S 14600,13600,14600,22600,200,*,UP,ALU1 -S 13400,13600,13400,22600,200,*,UP,ALU1 -S 12200,13600,12200,22600,200,*,UP,ALU1 -S 11000,13600,11000,22600,200,*,UP,ALU1 -S 9800,13600,9800,22600,200,*,UP,ALU1 -S 8600,13600,8600,22600,200,*,UP,ALU1 -S 7400,13600,7400,22600,200,*,UP,ALU1 -S 6200,13600,6200,22600,200,*,UP,ALU1 -S 5000,13600,5000,22600,200,*,UP,ALU1 -S 2600,13700,2600,22600,200,*,UP,ALU1 -S 2600,12600,3300,12600,200,*,RIGHT,ALU1 -S 2700,9000,2700,12600,200,*,UP,ALU1 -S 3200,12600,3200,13000,200,*,UP,ALU1 -S 14000,3900,14000,13100,200,*,UP,ALU1 -S 12800,5800,12800,13000,200,*,UP,ALU1 -S 11600,5800,11600,13100,200,*,UP,ALU1 -S 10400,5800,10400,13100,200,*,UP,ALU1 -S 9200,5800,9200,13100,200,*,UP,ALU1 -S 8000,5800,8000,13100,200,*,UP,ALU1 -S 6800,5800,6800,13100,200,*,UP,ALU1 -S 3700,13100,15300,13100,200,*,RIGHT,ALU1 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 3200,13100,3800,13100,200,*,RIGHT,POLY -S 2000,14200,2000,29100,200,*,UP,ALU1 -S 3200,14200,3200,29100,200,*,UP,ALU1 -S 3800,24800,3800,28200,300,*,UP,NDIF -S 3200,24800,3200,28200,300,*,UP,NDIF -S 2600,24800,2600,28200,300,*,UP,NDIF -S 2000,24800,2000,28200,300,*,UP,NDIF -S 1700,24600,1700,28400,100,*,UP,NTRANS -S 2300,24600,2300,28400,100,*,UP,NTRANS -S 2900,24600,2900,28400,100,*,UP,NTRANS -S 3500,24600,3500,28400,100,*,UP,NTRANS -S 1500,28700,3900,28700,300,*,RIGHT,PTIE -S 3800,14100,3800,22000,300,*,UP,PDIF -S 3200,14100,3200,22000,200,*,UP,PDIF -S 2600,14100,2600,22000,200,*,UP,PDIF -S 2000,14100,2000,22000,200,*,UP,PDIF -S 1700,13900,1700,22200,100,*,UP,PTRANS -S 2300,13900,2300,22200,100,*,UP,PTRANS -S 2900,13900,2900,22200,100,*,UP,PTRANS -S 3500,13900,3500,22200,100,*,UP,PTRANS -S 2800,13400,2800,22700,2800,*,UP,NWELL -S 1500,13600,2900,13600,300,*,RIGHT,NTIE -S 3500,13600,3900,13600,300,*,RIGHT,NTIE -S 1700,13900,3500,13900,100,*,RIGHT,POLY -S 3200,23700,3200,23900,200,*,DOWN,POLY -S 1500,24300,2900,24300,300,*,RIGHT,PTIE -S 3500,24300,3900,24300,300,*,RIGHT,PTIE -S 1700,24600,3500,24600,100,*,RIGHT,POLY -S 3200,23800,3200,24600,200,*,UP,POLY -S 3200,23800,3700,23800,300,*,RIGHT,POLY -S 1500,22500,3900,22500,300,*,RIGHT,NTIE -S 3200,13100,3200,13900,200,*,UP,POLY -S 1500,13600,2700,13600,200,*,RIGHT,ALU1 -S 3200,13000,3200,14300,200,*,DOWN,ALU1 -S 3900,22500,6300,22500,300,*,RIGHT,NTIE -S 6100,23200,6100,23800,200,*,UP,ALU1 -S 5600,23800,6100,23800,300,*,RIGHT,POLY -S 5600,23800,5600,24600,200,*,UP,POLY -S 4100,24600,5900,24600,100,*,RIGHT,POLY -S 5900,24300,6300,24300,300,*,RIGHT,PTIE -S 3900,24300,5300,24300,300,*,RIGHT,PTIE -S 5600,23700,5600,23900,200,*,DOWN,POLY -S 5900,13600,6300,13600,200,*,RIGHT,ALU1 -S 4100,13900,5900,13900,100,*,RIGHT,POLY -S 5600,13300,5600,13900,200,*,UP,POLY -S 5900,13600,6300,13600,300,*,RIGHT,NTIE -S 3900,13600,5300,13600,300,*,RIGHT,NTIE -S 5200,13400,5200,22700,2800,*,UP,NWELL -S 5900,13900,5900,22200,100,*,UP,PTRANS -S 5300,13900,5300,22200,100,*,UP,PTRANS -S 4700,13900,4700,22200,100,*,UP,PTRANS -S 4100,13900,4100,22200,100,*,UP,PTRANS -S 4400,14100,4400,22000,200,*,UP,PDIF -S 5000,14100,5000,22000,200,*,UP,PDIF -S 5600,14100,5600,22000,200,*,UP,PDIF -S 6200,14100,6200,22000,300,*,UP,PDIF -S 3900,28700,6300,28700,300,*,RIGHT,PTIE -S 5900,24600,5900,28400,100,*,UP,NTRANS -S 5300,24600,5300,28400,100,*,UP,NTRANS -S 4700,24600,4700,28400,100,*,UP,NTRANS -S 4100,24600,4100,28400,100,*,UP,NTRANS -S 4400,24800,4400,28200,300,*,UP,NDIF -S 5000,24800,5000,28200,300,*,UP,NDIF -S 5600,24800,5600,28200,300,*,UP,NDIF -S 6200,24800,6200,28200,300,*,UP,NDIF -S 5600,14200,5600,29100,200,*,UP,ALU1 -S 4400,14200,4400,29100,200,*,UP,ALU1 -S 6300,22500,8700,22500,300,*,RIGHT,NTIE -S 8500,23200,8500,23800,200,*,UP,ALU1 -S 8000,23800,8500,23800,300,*,RIGHT,POLY -S 8000,23800,8000,24600,200,*,UP,POLY -S 6500,24600,8300,24600,100,*,RIGHT,POLY -S 8300,24300,8700,24300,300,*,RIGHT,PTIE -S 6300,24300,7700,24300,300,*,RIGHT,PTIE -S 8000,23700,8000,23900,200,*,DOWN,POLY -S 8300,13600,8700,13600,200,*,RIGHT,ALU1 -S 6300,13600,7700,13600,200,*,RIGHT,ALU1 -S 6500,13900,8300,13900,100,*,RIGHT,POLY -S 8000,13300,8000,13900,200,*,UP,POLY -S 8300,13600,8700,13600,300,*,RIGHT,NTIE -S 6300,13600,7700,13600,300,*,RIGHT,NTIE -S 7600,13400,7600,22700,2800,*,UP,NWELL -S 8300,13900,8300,22200,100,*,UP,PTRANS -S 7700,13900,7700,22200,100,*,UP,PTRANS -S 7100,13900,7100,22200,100,*,UP,PTRANS -S 6500,13900,6500,22200,100,*,UP,PTRANS -S 6800,14100,6800,22000,200,*,UP,PDIF -S 7400,14100,7400,22000,200,*,UP,PDIF -S 8000,14100,8000,22000,200,*,UP,PDIF -S 8600,14100,8600,22000,300,*,UP,PDIF -S 6300,28700,8700,28700,300,*,RIGHT,PTIE -S 8300,24600,8300,28400,100,*,UP,NTRANS -S 7700,24600,7700,28400,100,*,UP,NTRANS -S 7100,24600,7100,28400,100,*,UP,NTRANS -S 6500,24600,6500,28400,100,*,UP,NTRANS -S 6800,24800,6800,28200,300,*,UP,NDIF -S 7400,24800,7400,28200,300,*,UP,NDIF -S 8000,24800,8000,28200,300,*,UP,NDIF -S 8600,24800,8600,28200,300,*,UP,NDIF -S 7400,23700,7400,28800,200,*,UP,ALU1 -S 8000,14200,8000,29100,200,*,UP,ALU1 -S 6800,14200,6800,29100,200,*,UP,ALU1 -S 8700,22500,11100,22500,300,*,RIGHT,NTIE -S 10900,23200,10900,23800,200,*,UP,ALU1 -S 10400,23800,10900,23800,300,*,RIGHT,POLY -S 10400,23800,10400,24600,200,*,UP,POLY -S 8900,24600,10700,24600,100,*,RIGHT,POLY -S 10700,24300,11100,24300,300,*,RIGHT,PTIE -S 8700,24300,10100,24300,300,*,RIGHT,PTIE -S 10400,23700,10400,23900,200,*,DOWN,POLY -S 10700,13600,11100,13600,200,*,RIGHT,ALU1 -S 8700,13600,10100,13600,200,*,RIGHT,ALU1 -S 8900,13900,10700,13900,100,*,RIGHT,POLY -S 10400,13300,10400,13900,200,*,UP,POLY -S 10700,13600,11100,13600,300,*,RIGHT,NTIE -S 8700,13600,10100,13600,300,*,RIGHT,NTIE -S 10000,13400,10000,22700,2800,*,UP,NWELL -S 10700,13900,10700,22200,100,*,UP,PTRANS -S 10100,13900,10100,22200,100,*,UP,PTRANS -S 9500,13900,9500,22200,100,*,UP,PTRANS -S 8900,13900,8900,22200,100,*,UP,PTRANS -S 9200,14100,9200,22000,200,*,UP,PDIF -S 9800,14100,9800,22000,200,*,UP,PDIF -S 10400,14100,10400,22000,200,*,UP,PDIF -S 11000,14100,11000,22000,300,*,UP,PDIF -S 8700,28700,11100,28700,300,*,RIGHT,PTIE -S 10700,24600,10700,28400,100,*,UP,NTRANS -S 10100,24600,10100,28400,100,*,UP,NTRANS -S 9500,24600,9500,28400,100,*,UP,NTRANS -S 8900,24600,8900,28400,100,*,UP,NTRANS -S 9200,24800,9200,28200,300,*,UP,NDIF -S 9800,24800,9800,28200,300,*,UP,NDIF -S 10400,24800,10400,28200,300,*,UP,NDIF -S 11000,24800,11000,28200,300,*,UP,NDIF -S 9800,23700,9800,28800,200,*,UP,ALU1 -S 10400,14200,10400,29100,200,*,UP,ALU1 -S 9200,14200,9200,29100,200,*,UP,ALU1 -S 11100,22500,13500,22500,300,*,RIGHT,NTIE -S 13300,23200,13300,23800,200,*,UP,ALU1 -S 12800,23800,13300,23800,300,*,RIGHT,POLY -S 12800,23800,12800,24600,200,*,UP,POLY -S 11300,24600,13100,24600,100,*,RIGHT,POLY -S 13100,24300,13500,24300,300,*,RIGHT,PTIE -S 11100,24300,12500,24300,300,*,RIGHT,PTIE -S 12800,23700,12800,23900,200,*,DOWN,POLY -S 13100,13600,13500,13600,200,*,RIGHT,ALU1 -S 11100,13600,12500,13600,200,*,RIGHT,ALU1 -S 11300,13900,13100,13900,100,*,RIGHT,POLY -S 12800,13300,12800,13900,200,*,UP,POLY -S 13100,13600,13500,13600,300,*,RIGHT,NTIE -S 11100,13600,12500,13600,300,*,RIGHT,NTIE -S 12400,13400,12400,22700,2800,*,UP,NWELL -S 13100,13900,13100,22200,100,*,UP,PTRANS -S 12500,13900,12500,22200,100,*,UP,PTRANS -S 11900,13900,11900,22200,100,*,UP,PTRANS -S 11300,13900,11300,22200,100,*,UP,PTRANS -S 11600,14100,11600,22000,200,*,UP,PDIF -S 12200,14100,12200,22000,200,*,UP,PDIF -S 12800,14100,12800,22000,200,*,UP,PDIF -S 13400,14100,13400,22000,300,*,UP,PDIF -S 11100,28700,13500,28700,300,*,RIGHT,PTIE -S 13100,24600,13100,28400,100,*,UP,NTRANS -S 12500,24600,12500,28400,100,*,UP,NTRANS -S 11900,24600,11900,28400,100,*,UP,NTRANS -S 11300,24600,11300,28400,100,*,UP,NTRANS -S 11600,24800,11600,28200,300,*,UP,NDIF -S 12200,24800,12200,28200,300,*,UP,NDIF -S 12800,24800,12800,28200,300,*,UP,NDIF -S 13400,24800,13400,28200,300,*,UP,NDIF -S 12200,23700,12200,28800,200,*,UP,ALU1 -S 12800,14200,12800,29100,200,*,UP,ALU1 -S 11600,14200,11600,29100,200,*,UP,ALU1 -S 13500,22500,15900,22500,300,*,RIGHT,NTIE -S 15700,23200,15700,23800,200,*,UP,ALU1 -S 15200,23800,15700,23800,300,*,RIGHT,POLY -S 15200,23800,15200,24600,200,*,UP,POLY -S 13700,24600,15500,24600,100,*,RIGHT,POLY -S 15500,24300,15900,24300,300,*,RIGHT,PTIE -S 13500,24300,14900,24300,300,*,RIGHT,PTIE -S 15200,23700,15200,23900,200,*,DOWN,POLY -S 15500,13600,15900,13600,200,*,RIGHT,ALU1 -S 13500,13600,14900,13600,200,*,RIGHT,ALU1 -S 13700,13900,15500,13900,100,*,RIGHT,POLY -S 15200,13300,15200,13900,200,*,UP,POLY -S 15500,13600,15900,13600,300,*,RIGHT,NTIE -S 13500,13600,14900,13600,300,*,RIGHT,NTIE -S 14800,13400,14800,22700,2800,*,UP,NWELL -S 15500,13900,15500,22200,100,*,UP,PTRANS -S 14900,13900,14900,22200,100,*,UP,PTRANS -S 14300,13900,14300,22200,100,*,UP,PTRANS -S 13700,13900,13700,22200,100,*,UP,PTRANS -S 14000,14100,14000,22000,200,*,UP,PDIF -S 14600,14100,14600,22000,200,*,UP,PDIF -S 15200,14100,15200,22000,200,*,UP,PDIF -S 15800,14100,15800,22000,300,*,UP,PDIF -S 13500,28700,15900,28700,300,*,RIGHT,PTIE -S 15500,24600,15500,28400,100,*,UP,NTRANS -S 14900,24600,14900,28400,100,*,UP,NTRANS -S 14300,24600,14300,28400,100,*,UP,NTRANS -S 13700,24600,13700,28400,100,*,UP,NTRANS -S 14000,24800,14000,28200,300,*,UP,NDIF -S 14600,24800,14600,28200,300,*,UP,NDIF -S 15200,24800,15200,28200,300,*,UP,NDIF -S 15800,24800,15800,28200,300,*,UP,NDIF -S 14600,23700,14600,28800,200,*,UP,ALU1 -S 15200,14200,15200,29100,200,*,UP,ALU1 -S 14000,14200,14000,29100,200,*,UP,ALU1 -S 3700,23100,3700,23800,200,*,UP,ALU1 -S 15800,28900,15800,29300,200,*,UP,ALU1 -S 8600,29200,8600,35600,13500,*,UP,ALU1 -S 700,28000,700,28800,100,*,UP,ALU1 -S 1100,24200,1100,29300,800,*,UP,ALU1 -S 2000,5700,2000,9300,200,*,DOWN,ALU1 -S 1800,9200,1800,9400,200,*,DOWN,ALU1 -S 15500,8100,15500,12100,2000,*,DOWN,ALU1 -S 15800,2800,15800,7500,200,*,UP,ALU1 -S 14600,2700,14600,7500,200,*,UP,ALU1 -S 15200,5000,15200,12100,200,*,UP,ALU1 -S 9700,4600,11100,4600,200,*,LEFT,ALU1 -S 11100,3900,11100,4600,200,*,UP,ALU1 -S 14000,600,14000,3300,200,*,UP,ALU1 -S 12800,600,12800,3300,200,*,UP,ALU1 -S 12200,700,12200,3900,200,*,UP,ALU1 -S 12200,4600,12200,11400,200,*,UP,ALU1 -S 11600,4600,13500,4600,200,*,RIGHT,ALU1 -S 13400,4600,13400,11400,200,*,UP,ALU1 -S 3700,13100,15300,13100,200,*,RIGHT,ALU1 -S 13400,700,13400,3900,200,*,UP,ALU1 -S 11600,600,11600,4600,200,*,UP,ALU1 -S 12200,3900,14000,3900,200,*,RIGHT,ALU1 -S 8600,5000,8600,12000,200,*,UP,ALU1 -S 6800,600,6800,3300,200,*,UP,ALU1 -S 1400,4500,3300,4500,200,*,RIGHT,ALU1 -S 6200,5100,7100,5100,200,*,RIGHT,ALU1 -S 2600,900,2600,8200,200,*,UP,ALU1 -S 1400,900,1400,4500,200,*,UP,ALU1 -S 5600,900,5600,11400,200,*,UP,ALU1 -S 5600,4600,7300,4600,200,*,RIGHT,ALU1 -S 9800,5700,9800,12000,200,*,UP,ALU1 -S 7400,5700,7400,12000,200,*,UP,ALU1 -S 10400,600,10400,3300,200,*,UP,ALU1 -S 9200,600,9200,3300,200,*,UP,ALU1 -S 8000,600,8000,3300,200,*,UP,ALU1 -S 5000,900,5000,11400,200,*,UP,ALU1 -S 14900,-100,14900,1900,800,*,DOWN,ALU1 -S 1400,11300,2700,11300,200,*,RIGHT,ALU1 -S 1100,13500,1100,22600,800,*,UP,ALU1 -S 700,5100,2100,5100,200,*,LEFT,ALU1 -S 1100,5000,1100,8700,900,*,UP,ALU1 -S 4900,-700,4900,300,200,*,UP,ALU1 -S 15700,-700,15700,2300,200,*,DOWN,ALU1 -S 3800,-700,3800,11400,200,*,UP,ALU1 -S 2900,3700,2900,5400,100,*,UP,POLY -S 8900,5400,10700,5400,100,*,RIGHT,POLY -S 8900,3700,10700,3700,100,*,RIGHT,POLY -S 9800,4600,9800,5400,300,*,DOWN,POLY -S 10800,4500,11300,4500,100,*,LEFT,POLY -S 11300,4500,11300,5400,100,*,DOWN,POLY -S 11300,5400,14900,5400,100,*,RIGHT,POLY -S 10700,3700,10700,4500,100,*,DOWN,POLY -S 7400,3700,7400,5400,200,*,UP,POLY -S 3600,4500,4000,4500,300,*,RIGHT,POLY -S 2900,8700,2900,9000,100,*,UP,POLY -S 4700,3700,4700,5400,100,*,UP,POLY -S 4100,3700,4100,5400,100,*,UP,POLY -S 3500,3700,3500,5400,100,*,UP,POLY -S 4700,200,4700,400,100,*,UP,POLY -S 1700,3700,2900,3700,100,*,RIGHT,POLY -S 11300,3600,11300,4100,100,*,DOWN,POLY -S 11400,3800,11400,4100,100,*,DOWN,POLY -S 11400,3700,14300,3700,100,*,RIGHT,POLY -S 11400,3600,14300,3600,100,*,RIGHT,POLY -S 5900,3700,5900,5400,100,*,UP,POLY -S 5200,5300,5900,5300,300,*,RIGHT,POLY -S 6500,3700,8300,3700,100,*,RIGHT,POLY -S 6500,5400,8300,5400,100,*,RIGHT,POLY -S 14300,3700,14300,3900,100,*,DOWN,POLY -S 14200,4700,14200,5300,100,*,DOWN,POLY -S 14300,4700,14300,5300,100,*,DOWN,POLY -S 14200,4500,14900,4500,300,*,RIGHT,POLY -S 14900,3700,14900,4300,100,*,UP,POLY -S 10600,3800,10600,4500,100,*,DOWN,POLY -S 10600,4600,11200,4600,100,*,LEFT,POLY -S 11400,4500,11400,5300,100,*,DOWN,POLY -S 11300,5500,14900,5500,100,*,RIGHT,POLY -S 15500,3700,15500,5500,100,*,UP,POLY -S 15500,2200,15500,2400,100,*,DOWN,POLY -S 14200,3700,14200,3900,100,*,DOWN,POLY -S 15900,24300,16500,24300,300,*,RIGHT,PTIE -S 16000,28700,16500,28700,300,*,RIGHT,PTIE -S 16400,24200,16400,28800,300,*,UP,PTIE -S 700,24300,1500,24300,300,*,RIGHT,PTIE -S 800,24200,800,28800,300,*,UP,PTIE -S 700,28700,1500,28700,300,*,RIGHT,PTIE -S 16400,1700,16400,4100,300,*,UP,PTIE -S 7700,4000,10400,4000,300,*,RIGHT,PTIE -S 11600,4000,14000,4000,300,*,RIGHT,PTIE -S 6100,4000,7100,4000,300,*,RIGHT,PTIE -S 15700,4000,16500,4000,300,*,LEFT,PTIE -S 14600,0,14600,1900,300,*,DOWN,PTIE -S 14900,0,14900,1900,300,*,DOWN,PTIE -S 15200,1800,16500,1800,300,*,LEFT,PTIE -S 700,4000,2700,4000,300,*,RIGHT,PTIE -S 15200,-300,15200,1900,300,*,DOWN,PTIE -S 700,-200,15300,-200,300,*,RIGHT,PTIE -S 800,-300,800,4100,300,*,UP,PTIE -S 16000,22500,16500,22500,300,*,RIGHT,NTIE -S 800,22500,1400,22500,300,*,RIGHT,NTIE -S 7700,5100,9500,5100,300,*,RIGHT,NTIE -S 10100,5100,11000,5100,300,*,RIGHT,NTIE -S 15700,5100,16500,5100,300,*,RIGHT,NTIE -S 1400,5100,1400,6400,1100,*,DOWN,NTIE -S 2000,9700,2000,12000,300,*,UP,NTIE -S 2000,5000,2000,9100,300,*,UP,NTIE -S 2200,8900,2200,9900,300,*,UP,NTIE -S 15500,8100,15500,12000,2000,*,DOWN,NTIE -S 16400,13600,16400,22600,300,*,UP,NTIE -S 6100,5100,7100,5100,300,*,RIGHT,NTIE -S 16400,5000,16400,12100,300,*,UP,NTIE -S 14500,5100,15300,5100,300,*,RIGHT,NTIE -S 11600,5100,14000,5100,300,*,RIGHT,NTIE -S 16000,13600,16500,13600,300,*,RIGHT,NTIE -S 800,13600,800,22600,300,*,UP,NTIE -S 800,13600,1400,13600,300,*,RIGHT,NTIE -S 700,5100,2700,5100,300,*,RIGHT,NTIE -S 800,5000,800,12100,300,*,UP,NTIE -S 700,12000,16500,12000,300,*,RIGHT,NTIE -S 15500,5500,15500,7800,100,*,UP,PTRANS -S 14900,5500,14900,7800,100,*,UP,PTRANS -S 15200,5700,15200,7600,300,*,UP,PDIF -S 15800,5700,15800,7600,300,*,UP,PDIF -S 14600,5700,14600,7600,300,*,UP,PDIF -S 3500,5400,3500,11700,100,*,UP,PTRANS -S 3800,5600,3800,11500,300,*,UP,PDIF -S 3200,5600,3200,11500,300,*,UP,PDIF -S 2600,5600,2600,8500,300,*,UP,PDIF -S 2900,5400,2900,8700,100,*,UP,PTRANS -S 10700,5400,10700,11700,100,*,UP,PTRANS -S 4700,5400,4700,11700,100,*,UP,PTRANS -S 5000,5600,5000,11500,300,*,UP,PDIF -S 4400,5600,4400,11500,300,*,UP,PDIF -S 4100,5400,4100,11700,100,*,UP,PTRANS -S 11000,5600,11000,11500,300,*,UP,PDIF -S 9200,5600,9200,11500,300,*,UP,PDIF -S 8900,5400,8900,11700,100,*,UP,PTRANS -S 9500,5400,9500,11700,100,*,UP,PTRANS -S 10100,5400,10100,11700,100,*,UP,PTRANS -S 5900,5400,5900,11700,100,*,UP,PTRANS -S 6200,5600,6200,11500,300,*,UP,PDIF -S 6500,5400,6500,11700,100,*,UP,PTRANS -S 7100,5400,7100,11700,100,*,UP,PTRANS -S 9800,5600,9800,11500,300,*,UP,PDIF -S 8300,5400,8300,11700,100,*,UP,PTRANS -S 7400,5600,7400,11500,300,*,UP,PDIF -S 8600,5600,8600,11500,300,*,UP,PDIF -S 6800,5600,6800,11500,300,*,UP,PDIF -S 10400,5600,10400,11500,300,*,UP,PDIF -S 8000,5600,8000,11500,300,*,UP,PDIF -S 5600,5600,5600,11500,300,*,UP,PDIF -S 12500,5500,12500,11700,100,*,UP,PTRANS -S 11600,5700,11600,11500,300,*,UP,PDIF -S 11900,5500,11900,11700,100,*,UP,PTRANS -S 1400,14100,1400,22000,300,*,UP,PDIF -S 7700,5400,7700,11700,100,*,UP,PTRANS -S 14000,5700,14000,11500,300,*,UP,PDIF -S 13700,5500,13700,11700,100,*,UP,PTRANS -S 13400,5700,13400,11500,300,*,UP,PDIF -S 13100,5500,13100,11700,100,*,UP,PTRANS -S 12800,5700,12800,11500,300,*,UP,PDIF -S 12200,5700,12200,11500,300,*,UP,PDIF -S 1400,24900,1400,28200,300,*,UP,NDIF -S 2300,400,2300,3700,100,*,UP,NTRANS -S 1700,400,1700,3700,100,*,UP,NTRANS -S 2000,600,2000,3500,200,*,UP,NDIF -S 2600,600,2600,3500,300,*,UP,NDIF -S 1400,600,1400,3500,300,*,UP,NDIF -S 11000,600,11000,3500,300,*,UP,NDIF -S 4100,400,4100,3700,100,*,UP,NTRANS -S 3500,400,3500,3700,100,*,UP,NTRANS -S 3800,600,3800,3500,300,*,UP,NDIF -S 3200,600,3200,3500,200,*,UP,NDIF -S 2900,400,2900,3700,100,*,UP,NTRANS -S 9500,400,9500,3700,100,*,UP,NTRANS -S 10100,400,10100,3700,100,*,UP,NTRANS -S 4400,600,4400,3500,200,*,UP,NDIF -S 4700,400,4700,3700,100,*,UP,NTRANS -S 5000,600,5000,3500,300,*,UP,NDIF -S 10700,400,10700,3700,100,*,UP,NTRANS -S 9800,600,9800,3500,200,*,UP,NDIF -S 9200,600,9200,3500,300,*,UP,NDIF -S 8900,400,8900,3700,100,*,UP,NTRANS -S 10400,600,10400,3500,300,*,UP,NDIF -S 8000,600,8000,3500,300,*,UP,NDIF -S 5600,600,5600,3500,300,*,UP,NDIF -S 5900,400,5900,3700,100,*,UP,NTRANS -S 6200,600,6200,3500,200,*,UP,NDIF -S 6500,400,6500,3700,100,*,UP,NTRANS -S 7100,400,7100,3700,100,*,UP,NTRANS -S 7700,400,7700,3700,100,*,UP,NTRANS -S 8300,400,8300,3700,100,*,UP,NTRANS -S 7400,600,7400,3500,200,*,UP,NDIF -S 8600,600,8600,3500,200,*,UP,NDIF -S 6800,600,6800,3500,300,*,UP,NDIF -S 11600,600,11600,3400,300,*,UP,NDIF -S 13700,400,13700,3600,100,*,UP,NTRANS -S 13100,400,13100,3600,100,*,UP,NTRANS -S 12500,400,12500,3600,100,*,UP,NTRANS -S 11900,400,11900,3600,100,*,UP,NTRANS -S 15500,2400,15500,3700,100,*,UP,NTRANS -S 15800,2600,15800,3500,300,*,UP,NDIF -S 14000,600,14000,3400,300,*,UP,NDIF -S 13400,600,13400,3400,200,*,UP,NDIF -S 12800,600,12800,3400,300,*,UP,NDIF -S 12200,600,12200,3400,200,*,UP,NDIF -S 15200,2600,15200,3500,300,*,DOWN,NDIF -S 14600,2600,14600,3500,300,*,UP,NDIF -S 14900,2400,14900,3700,100,*,UP,NTRANS -S 16300,13400,16300,22700,600,*,UP,NWELL -S 1000,13400,1000,22700,800,*,UP,NWELL -S 600,8600,16600,8600,7200,*,RIGHT,NWELL -S 600,5100,16600,5100,400,*,RIGHT,NWELL -S 16200,23200,17000,23200,200,*,RIGHT,ALU1 -S 16400,5000,16400,12100,200,*,UP,ALU1 -S 16400,2300,16400,4100,200,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 1100,9100,1700,9100,3900,*,RIGHT,PTRANS -V 16400,1600,CONT_VIA,* -B 15500,9200,1800,2100,CONT_VIA,* -B 16100,18000,800,9100,CONT_VIA,* -B 1000,18000,700,9100,CONT_VIA,* -B 1100,26700,800,5200,CONT_VIA,* -V 3700,13600,CONT_BODY_N,* -V 3800,13100,CONT_POLY,* -V 3800,27700,CONT_DIF_N,* -V 3800,26100,CONT_DIF_N,* -V 3800,25700,CONT_DIF_N,* -V 3800,27300,CONT_DIF_N,* -V 3800,26900,CONT_DIF_N,* -V 3800,25300,CONT_DIF_N,* -V 3800,26500,CONT_VIA,* -V 3800,24900,CONT_VIA,* -V 3800,28100,CONT_VIA,* -V 2600,24900,CONT_VIA,* -V 2600,25300,CONT_DIF_N,* -V 2600,26900,CONT_DIF_N,* -V 2600,27300,CONT_DIF_N,* -V 2600,26500,CONT_DIF_N,* -V 2600,28100,CONT_DIF_N,* -V 2600,25700,CONT_DIF_N,* -V 2600,27700,CONT_VIA,* -V 2600,26100,CONT_VIA,* -V 3800,28700,CONT_BODY_P,* -V 2600,28700,CONT_BODY_P,* -V 2200,13600,CONT_BODY_N,* -V 2000,25000,CONT_DIF_N,* -V 2000,27400,CONT_DIF_N,* -V 2000,27800,CONT_DIF_N,* -V 2000,25400,CONT_DIF_N,* -V 2000,25800,CONT_DIF_N,* -V 2000,26200,CONT_DIF_N,* -V 2000,26600,CONT_DIF_N,* -V 2000,27000,CONT_DIF_N,* -V 3200,25800,CONT_DIF_N,* -V 3200,26200,CONT_DIF_N,* -V 3200,25400,CONT_DIF_N,* -V 3200,25000,CONT_DIF_N,* -V 3200,27800,CONT_DIF_N,* -V 3200,26600,CONT_DIF_N,* -V 3200,27000,CONT_DIF_N,* -V 3200,27400,CONT_DIF_N,* -V 2600,14300,CONT_DIF_P,* -V 2000,14700,CONT_DIF_P,* -V 2600,14700,CONT_DIF_P,* -V 2000,15100,CONT_DIF_P,* -V 2000,14300,CONT_DIF_P,* -V 3200,14300,CONT_DIF_P,* -V 3800,14300,CONT_DIF_P,* -V 3200,14700,CONT_DIF_P,* -V 3800,14700,CONT_DIF_P,* -V 3200,15100,CONT_DIF_P,* -V 2600,15500,CONT_DIF_P,* -V 2000,15500,CONT_DIF_P,* -V 2000,19500,CONT_DIF_P,* -V 2000,17900,CONT_DIF_P,* -V 2600,17900,CONT_DIF_P,* -V 2000,18300,CONT_DIF_P,* -V 2600,18300,CONT_DIF_P,* -V 2000,18700,CONT_DIF_P,* -V 2000,19100,CONT_DIF_P,* -V 2600,19100,CONT_DIF_P,* -V 2600,19500,CONT_DIF_P,* -V 2000,16300,CONT_DIF_P,* -V 2000,15900,CONT_DIF_P,* -V 2600,15900,CONT_DIF_P,* -V 2000,17500,CONT_DIF_P,* -V 2000,17100,CONT_DIF_P,* -V 2000,16700,CONT_DIF_P,* -V 2600,16700,CONT_DIF_P,* -V 2600,17100,CONT_DIF_P,* -V 3200,15500,CONT_DIF_P,* -V 3800,15500,CONT_DIF_P,* -V 3800,19500,CONT_DIF_P,* -V 3200,18300,CONT_DIF_P,* -V 3200,18700,CONT_DIF_P,* -V 3200,19100,CONT_DIF_P,* -V 3800,19100,CONT_DIF_P,* -V 3200,19500,CONT_DIF_P,* -V 3200,17500,CONT_DIF_P,* -V 3200,17100,CONT_DIF_P,* -V 3200,17900,CONT_DIF_P,* -V 3800,17900,CONT_DIF_P,* -V 3800,18300,CONT_DIF_P,* -V 3200,16300,CONT_DIF_P,* -V 3200,15900,CONT_DIF_P,* -V 3800,15900,CONT_DIF_P,* -V 3800,17100,CONT_DIF_P,* -V 3800,16700,CONT_DIF_P,* -V 3200,16700,CONT_DIF_P,* -V 2600,15100,CONT_VIA,* -V 3800,15100,CONT_VIA,* -V 2600,17500,CONT_VIA,* -V 2600,18700,CONT_VIA,* -V 2600,16300,CONT_VIA,* -V 3800,18700,CONT_VIA,* -V 3800,17500,CONT_VIA,* -V 3800,16300,CONT_VIA,* -V 2000,19900,CONT_DIF_P,* -V 3200,19900,CONT_DIF_P,* -V 2600,19900,CONT_VIA,* -V 3800,19900,CONT_VIA,* -V 2000,20300,CONT_DIF_P,* -V 3200,20300,CONT_DIF_P,* -V 2600,20300,CONT_DIF_P,* -V 3800,20300,CONT_DIF_P,* -V 2600,20700,CONT_DIF_P,* -V 3800,20700,CONT_DIF_P,* -V 3200,20700,CONT_DIF_P,* -V 2000,20700,CONT_DIF_P,* -V 2000,21100,CONT_DIF_P,* -V 3200,21100,CONT_DIF_P,* -V 3800,21100,CONT_VIA,* -V 2600,21100,CONT_VIA,* -V 2000,21500,CONT_DIF_P,* -V 2600,21500,CONT_DIF_P,* -V 3200,21500,CONT_DIF_P,* -V 3800,21500,CONT_DIF_P,* -V 2600,24300,CONT_BODY_P,* -V 3800,24300,CONT_BODY_P,* -V 3700,23800,CONT_POLY,* -V 2600,23800,CONT_VIA,* -V 3800,22500,CONT_BODY_N,* -V 2600,22500,CONT_BODY_N,* -V 3800,21900,CONT_DIF_P,* -V 3200,21900,CONT_DIF_P,* -V 2600,21900,CONT_DIF_P,* -V 2000,21900,CONT_DIF_P,* -V 2600,13600,CONT_VIA,* -V 1700,13600,CONT_BODY_N,* -V 4400,21900,CONT_DIF_P,* -V 5000,21900,CONT_DIF_P,* -V 5600,21900,CONT_DIF_P,* -V 6200,21900,CONT_DIF_P,* -V 5000,22500,CONT_BODY_N,* -V 6200,22500,CONT_BODY_N,* -V 6100,23200,CONT_VIA,* -V 5000,23800,CONT_VIA,* -V 6100,23800,CONT_POLY,* -V 6200,24300,CONT_BODY_P,* -V 5000,24300,CONT_BODY_P,* -V 6200,21500,CONT_DIF_P,* -V 5600,21500,CONT_DIF_P,* -V 5000,21500,CONT_DIF_P,* -V 4400,21500,CONT_DIF_P,* -V 5000,21100,CONT_VIA,* -V 6200,21100,CONT_VIA,* -V 5600,21100,CONT_DIF_P,* -V 4400,21100,CONT_DIF_P,* -V 4400,20700,CONT_DIF_P,* -V 5600,20700,CONT_DIF_P,* -V 6200,20700,CONT_DIF_P,* -V 5000,20700,CONT_DIF_P,* -V 6200,20300,CONT_DIF_P,* -V 5000,20300,CONT_DIF_P,* -V 5600,20300,CONT_DIF_P,* -V 4400,20300,CONT_DIF_P,* -V 6200,19900,CONT_VIA,* -V 5000,19900,CONT_VIA,* -V 5600,19900,CONT_DIF_P,* -V 4400,19900,CONT_DIF_P,* -V 6200,16300,CONT_VIA,* -V 6200,17500,CONT_VIA,* -V 6200,18700,CONT_VIA,* -V 5000,16300,CONT_VIA,* -V 5000,18700,CONT_VIA,* -V 5000,17500,CONT_VIA,* -V 6200,15100,CONT_VIA,* -V 5000,15100,CONT_VIA,* -V 5600,16700,CONT_DIF_P,* -V 6200,16700,CONT_DIF_P,* -V 6200,17100,CONT_DIF_P,* -V 6200,15900,CONT_DIF_P,* -V 5600,15900,CONT_DIF_P,* -V 5600,16300,CONT_DIF_P,* -V 6200,18300,CONT_DIF_P,* -V 6200,17900,CONT_DIF_P,* -V 5600,17900,CONT_DIF_P,* -V 5600,17100,CONT_DIF_P,* -V 5600,17500,CONT_DIF_P,* -V 5600,19500,CONT_DIF_P,* -V 6200,19100,CONT_DIF_P,* -V 5600,19100,CONT_DIF_P,* -V 5600,18700,CONT_DIF_P,* -V 5600,18300,CONT_DIF_P,* -V 6200,19500,CONT_DIF_P,* -V 6200,15500,CONT_DIF_P,* -V 5600,15500,CONT_DIF_P,* -V 5000,17100,CONT_DIF_P,* -V 5000,16700,CONT_DIF_P,* -V 4400,16700,CONT_DIF_P,* -V 4400,17100,CONT_DIF_P,* -V 4400,17500,CONT_DIF_P,* -V 5000,15900,CONT_DIF_P,* -V 4400,15900,CONT_DIF_P,* -V 4400,16300,CONT_DIF_P,* -V 5000,19500,CONT_DIF_P,* -V 5000,19100,CONT_DIF_P,* -V 4400,19100,CONT_DIF_P,* -V 4400,18700,CONT_DIF_P,* -V 5000,18300,CONT_DIF_P,* -V 4400,18300,CONT_DIF_P,* -V 5000,17900,CONT_DIF_P,* -V 4400,17900,CONT_DIF_P,* -V 4400,19500,CONT_DIF_P,* -V 4400,15500,CONT_DIF_P,* -V 5000,15500,CONT_DIF_P,* -V 5600,15100,CONT_DIF_P,* -V 6200,14700,CONT_DIF_P,* -V 5600,14700,CONT_DIF_P,* -V 6200,14300,CONT_DIF_P,* -V 5600,14300,CONT_DIF_P,* -V 4400,14300,CONT_DIF_P,* -V 4400,15100,CONT_DIF_P,* -V 5000,14700,CONT_DIF_P,* -V 4400,14700,CONT_DIF_P,* -V 5000,14300,CONT_DIF_P,* -V 5600,27400,CONT_DIF_N,* -V 5600,27000,CONT_DIF_N,* -V 5600,26600,CONT_DIF_N,* -V 5600,27800,CONT_DIF_N,* -V 5600,25000,CONT_DIF_N,* -V 5600,25400,CONT_DIF_N,* -V 5600,26200,CONT_DIF_N,* -V 5600,25800,CONT_DIF_N,* -V 4400,27000,CONT_DIF_N,* -V 4400,26600,CONT_DIF_N,* -V 4400,26200,CONT_DIF_N,* -V 4400,25800,CONT_DIF_N,* -V 4400,25400,CONT_DIF_N,* -V 4400,27800,CONT_DIF_N,* -V 4400,27400,CONT_DIF_N,* -V 4400,25000,CONT_DIF_N,* -V 4900,13600,CONT_VIA,* -V 5600,13100,CONT_POLY,* -V 6000,13600,CONT_BODY_N,* -V 4600,13600,CONT_BODY_N,* -V 5200,13600,CONT_BODY_N,* -V 4100,13600,CONT_BODY_N,* -V 5000,28700,CONT_BODY_P,* -V 6200,28700,CONT_BODY_P,* -V 5000,26100,CONT_VIA,* -V 5000,27700,CONT_VIA,* -V 5000,25700,CONT_DIF_N,* -V 5000,28100,CONT_DIF_N,* -V 5000,26500,CONT_DIF_N,* -V 5000,27300,CONT_DIF_N,* -V 5000,26900,CONT_DIF_N,* -V 5000,25300,CONT_DIF_N,* -V 5000,24900,CONT_VIA,* -V 6200,28100,CONT_VIA,* -V 6200,24900,CONT_VIA,* -V 6200,26500,CONT_VIA,* -V 6200,25300,CONT_DIF_N,* -V 6200,26900,CONT_DIF_N,* -V 6200,27300,CONT_DIF_N,* -V 6200,25700,CONT_DIF_N,* -V 6200,26100,CONT_DIF_N,* -V 6200,27700,CONT_DIF_N,* -V 6800,21900,CONT_DIF_P,* -V 7400,21900,CONT_DIF_P,* -V 8000,21900,CONT_DIF_P,* -V 8600,21900,CONT_DIF_P,* -V 7400,22500,CONT_BODY_N,* -V 8600,22500,CONT_BODY_N,* -V 8500,23200,CONT_VIA,* -V 7400,23800,CONT_VIA,* -V 8500,23800,CONT_POLY,* -V 8600,24300,CONT_BODY_P,* -V 7400,24300,CONT_BODY_P,* -V 8600,21500,CONT_DIF_P,* -V 8000,21500,CONT_DIF_P,* -V 7400,21500,CONT_DIF_P,* -V 6800,21500,CONT_DIF_P,* -V 7400,21100,CONT_VIA,* -V 8600,21100,CONT_VIA,* -V 8000,21100,CONT_DIF_P,* -V 6800,21100,CONT_DIF_P,* -V 6800,20700,CONT_DIF_P,* -V 8000,20700,CONT_DIF_P,* -V 8600,20700,CONT_DIF_P,* -V 7400,20700,CONT_DIF_P,* -V 8600,20300,CONT_DIF_P,* -V 7400,20300,CONT_DIF_P,* -V 8000,20300,CONT_DIF_P,* -V 6800,20300,CONT_DIF_P,* -V 8600,19900,CONT_VIA,* -V 7400,19900,CONT_VIA,* -V 8000,19900,CONT_DIF_P,* -V 6800,19900,CONT_DIF_P,* -V 8600,16300,CONT_VIA,* -V 8600,17500,CONT_VIA,* -V 8600,18700,CONT_VIA,* -V 7400,16300,CONT_VIA,* -V 7400,18700,CONT_VIA,* -V 7400,17500,CONT_VIA,* -V 8600,15100,CONT_VIA,* -V 7400,15100,CONT_VIA,* -V 8000,16700,CONT_DIF_P,* -V 8600,16700,CONT_DIF_P,* -V 8600,17100,CONT_DIF_P,* -V 8600,15900,CONT_DIF_P,* -V 8000,15900,CONT_DIF_P,* -V 8000,16300,CONT_DIF_P,* -V 8600,18300,CONT_DIF_P,* -V 8600,17900,CONT_DIF_P,* -V 8000,17900,CONT_DIF_P,* -V 8000,17100,CONT_DIF_P,* -V 8000,17500,CONT_DIF_P,* -V 8000,19500,CONT_DIF_P,* -V 8600,19100,CONT_DIF_P,* -V 8000,19100,CONT_DIF_P,* -V 8000,18700,CONT_DIF_P,* -V 8000,18300,CONT_DIF_P,* -V 8600,19500,CONT_DIF_P,* -V 8600,15500,CONT_DIF_P,* -V 8000,15500,CONT_DIF_P,* -V 7400,17100,CONT_DIF_P,* -V 7400,16700,CONT_DIF_P,* -V 6800,16700,CONT_DIF_P,* -V 6800,17100,CONT_DIF_P,* -V 6800,17500,CONT_DIF_P,* -V 7400,15900,CONT_DIF_P,* -V 6800,15900,CONT_DIF_P,* -V 6800,16300,CONT_DIF_P,* -V 7400,19500,CONT_DIF_P,* -V 7400,19100,CONT_DIF_P,* -V 6800,19100,CONT_DIF_P,* -V 6800,18700,CONT_DIF_P,* -V 7400,18300,CONT_DIF_P,* -V 6800,18300,CONT_DIF_P,* -V 7400,17900,CONT_DIF_P,* -V 6800,17900,CONT_DIF_P,* -V 6800,19500,CONT_DIF_P,* -V 6800,15500,CONT_DIF_P,* -V 7400,15500,CONT_DIF_P,* -V 8000,15100,CONT_DIF_P,* -V 8600,14700,CONT_DIF_P,* -V 8000,14700,CONT_DIF_P,* -V 8600,14300,CONT_DIF_P,* -V 8000,14300,CONT_DIF_P,* -V 6800,14300,CONT_DIF_P,* -V 6800,15100,CONT_DIF_P,* -V 7400,14700,CONT_DIF_P,* -V 6800,14700,CONT_DIF_P,* -V 7400,14300,CONT_DIF_P,* -V 8000,27400,CONT_DIF_N,* -V 8000,27000,CONT_DIF_N,* -V 8000,26600,CONT_DIF_N,* -V 8000,27800,CONT_DIF_N,* -V 8000,25000,CONT_DIF_N,* -V 8000,25400,CONT_DIF_N,* -V 8000,26200,CONT_DIF_N,* -V 8000,25800,CONT_DIF_N,* -V 6800,27000,CONT_DIF_N,* -V 6800,26600,CONT_DIF_N,* -V 6800,26200,CONT_DIF_N,* -V 6800,25800,CONT_DIF_N,* -V 6800,25400,CONT_DIF_N,* -V 6800,27800,CONT_DIF_N,* -V 6800,27400,CONT_DIF_N,* -V 6800,25000,CONT_DIF_N,* -V 7300,13600,CONT_VIA,* -V 8000,13100,CONT_POLY,* -V 8400,13600,CONT_BODY_N,* -V 7000,13600,CONT_BODY_N,* -V 7600,13600,CONT_BODY_N,* -V 6500,13600,CONT_BODY_N,* -V 7400,28700,CONT_BODY_P,* -V 8600,28700,CONT_BODY_P,* -V 7400,26100,CONT_VIA,* -V 7400,27700,CONT_VIA,* -V 7400,25700,CONT_DIF_N,* -V 7400,28100,CONT_DIF_N,* -V 7400,26500,CONT_DIF_N,* -V 7400,27300,CONT_DIF_N,* -V 7400,26900,CONT_DIF_N,* -V 7400,25300,CONT_DIF_N,* -V 7400,24900,CONT_VIA,* -V 8600,28100,CONT_VIA,* -V 8600,24900,CONT_VIA,* -V 8600,26500,CONT_VIA,* -V 8600,25300,CONT_DIF_N,* -V 8600,26900,CONT_DIF_N,* -V 8600,27300,CONT_DIF_N,* -V 8600,25700,CONT_DIF_N,* -V 8600,26100,CONT_DIF_N,* -V 8600,27700,CONT_DIF_N,* -V 9200,21900,CONT_DIF_P,* -V 9800,21900,CONT_DIF_P,* -V 10400,21900,CONT_DIF_P,* -V 11000,21900,CONT_DIF_P,* -V 9800,22500,CONT_BODY_N,* -V 11000,22500,CONT_BODY_N,* -V 10900,23200,CONT_VIA,* -V 9800,23800,CONT_VIA,* -V 10900,23800,CONT_POLY,* -V 11000,24300,CONT_BODY_P,* -V 9800,24300,CONT_BODY_P,* -V 11000,21500,CONT_DIF_P,* -V 10400,21500,CONT_DIF_P,* -V 9800,21500,CONT_DIF_P,* -V 9200,21500,CONT_DIF_P,* -V 9800,21100,CONT_VIA,* -V 11000,21100,CONT_VIA,* -V 10400,21100,CONT_DIF_P,* -V 9200,21100,CONT_DIF_P,* -V 9200,20700,CONT_DIF_P,* -V 10400,20700,CONT_DIF_P,* -V 11000,20700,CONT_DIF_P,* -V 9800,20700,CONT_DIF_P,* -V 11000,20300,CONT_DIF_P,* -V 9800,20300,CONT_DIF_P,* -V 10400,20300,CONT_DIF_P,* -V 9200,20300,CONT_DIF_P,* -V 11000,19900,CONT_VIA,* -V 9800,19900,CONT_VIA,* -V 10400,19900,CONT_DIF_P,* -V 9200,19900,CONT_DIF_P,* -V 11000,16300,CONT_VIA,* -V 11000,17500,CONT_VIA,* -V 11000,18700,CONT_VIA,* -V 9800,16300,CONT_VIA,* -V 9800,18700,CONT_VIA,* -V 9800,17500,CONT_VIA,* -V 11000,15100,CONT_VIA,* -V 9800,15100,CONT_VIA,* -V 10400,16700,CONT_DIF_P,* -V 11000,16700,CONT_DIF_P,* -V 11000,17100,CONT_DIF_P,* -V 11000,15900,CONT_DIF_P,* -V 10400,15900,CONT_DIF_P,* -V 10400,16300,CONT_DIF_P,* -V 11000,18300,CONT_DIF_P,* -V 11000,17900,CONT_DIF_P,* -V 10400,17900,CONT_DIF_P,* -V 10400,17100,CONT_DIF_P,* -V 10400,17500,CONT_DIF_P,* -V 10400,19500,CONT_DIF_P,* -V 11000,19100,CONT_DIF_P,* -V 10400,19100,CONT_DIF_P,* -V 10400,18700,CONT_DIF_P,* -V 10400,18300,CONT_DIF_P,* -V 11000,19500,CONT_DIF_P,* -V 11000,15500,CONT_DIF_P,* -V 10400,15500,CONT_DIF_P,* -V 9800,17100,CONT_DIF_P,* -V 9800,16700,CONT_DIF_P,* -V 9200,16700,CONT_DIF_P,* -V 9200,17100,CONT_DIF_P,* -V 9200,17500,CONT_DIF_P,* -V 9800,15900,CONT_DIF_P,* -V 9200,15900,CONT_DIF_P,* -V 9200,16300,CONT_DIF_P,* -V 9800,19500,CONT_DIF_P,* -V 9800,19100,CONT_DIF_P,* -V 9200,19100,CONT_DIF_P,* -V 9200,18700,CONT_DIF_P,* -V 9800,18300,CONT_DIF_P,* -V 9200,18300,CONT_DIF_P,* -V 9800,17900,CONT_DIF_P,* -V 9200,17900,CONT_DIF_P,* -V 9200,19500,CONT_DIF_P,* -V 9200,15500,CONT_DIF_P,* -V 9800,15500,CONT_DIF_P,* -V 10400,15100,CONT_DIF_P,* -V 11000,14700,CONT_DIF_P,* -V 10400,14700,CONT_DIF_P,* -V 11000,14300,CONT_DIF_P,* -V 10400,14300,CONT_DIF_P,* -V 9200,14300,CONT_DIF_P,* -V 9200,15100,CONT_DIF_P,* -V 9800,14700,CONT_DIF_P,* -V 9200,14700,CONT_DIF_P,* -V 9800,14300,CONT_DIF_P,* -V 10400,27400,CONT_DIF_N,* -V 10400,27000,CONT_DIF_N,* -V 10400,26600,CONT_DIF_N,* -V 10400,27800,CONT_DIF_N,* -V 10400,25000,CONT_DIF_N,* -V 10400,25400,CONT_DIF_N,* -V 10400,26200,CONT_DIF_N,* -V 10400,25800,CONT_DIF_N,* -V 9200,27000,CONT_DIF_N,* -V 9200,26600,CONT_DIF_N,* -V 9200,26200,CONT_DIF_N,* -V 9200,25800,CONT_DIF_N,* -V 9200,25400,CONT_DIF_N,* -V 9200,27800,CONT_DIF_N,* -V 9200,27400,CONT_DIF_N,* -V 9200,25000,CONT_DIF_N,* -V 9700,13600,CONT_VIA,* -V 10400,13100,CONT_POLY,* -V 10800,13600,CONT_BODY_N,* -V 9400,13600,CONT_BODY_N,* -V 10000,13600,CONT_BODY_N,* -V 8900,13600,CONT_BODY_N,* -V 9800,28700,CONT_BODY_P,* -V 11000,28700,CONT_BODY_P,* -V 9800,26100,CONT_VIA,* -V 9800,27700,CONT_VIA,* -V 9800,25700,CONT_DIF_N,* -V 9800,28100,CONT_DIF_N,* -V 9800,26500,CONT_DIF_N,* -V 9800,27300,CONT_DIF_N,* -V 9800,26900,CONT_DIF_N,* -V 9800,25300,CONT_DIF_N,* -V 9800,24900,CONT_VIA,* -V 11000,28100,CONT_VIA,* -V 11000,24900,CONT_VIA,* -V 11000,26500,CONT_VIA,* -V 11000,25300,CONT_DIF_N,* -V 11000,26900,CONT_DIF_N,* -V 11000,27300,CONT_DIF_N,* -V 11000,25700,CONT_DIF_N,* -V 11000,26100,CONT_DIF_N,* -V 11000,27700,CONT_DIF_N,* -V 11600,21900,CONT_DIF_P,* -V 12200,21900,CONT_DIF_P,* -V 12800,21900,CONT_DIF_P,* -V 13400,21900,CONT_DIF_P,* -V 12200,22500,CONT_BODY_N,* -V 13400,22500,CONT_BODY_N,* -V 13300,23200,CONT_VIA,* -V 12200,23800,CONT_VIA,* -V 13300,23800,CONT_POLY,* -V 13400,24300,CONT_BODY_P,* -V 12200,24300,CONT_BODY_P,* -V 13400,21500,CONT_DIF_P,* -V 12800,21500,CONT_DIF_P,* -V 12200,21500,CONT_DIF_P,* -V 11600,21500,CONT_DIF_P,* -V 12200,21100,CONT_VIA,* -V 13400,21100,CONT_VIA,* -V 12800,21100,CONT_DIF_P,* -V 11600,21100,CONT_DIF_P,* -V 11600,20700,CONT_DIF_P,* -V 12800,20700,CONT_DIF_P,* -V 13400,20700,CONT_DIF_P,* -V 12200,20700,CONT_DIF_P,* -V 13400,20300,CONT_DIF_P,* -V 12200,20300,CONT_DIF_P,* -V 12800,20300,CONT_DIF_P,* -V 11600,20300,CONT_DIF_P,* -V 13400,19900,CONT_VIA,* -V 12200,19900,CONT_VIA,* -V 12800,19900,CONT_DIF_P,* -V 11600,19900,CONT_DIF_P,* -V 13400,16300,CONT_VIA,* -V 13400,17500,CONT_VIA,* -V 13400,18700,CONT_VIA,* -V 12200,16300,CONT_VIA,* -V 12200,18700,CONT_VIA,* -V 12200,17500,CONT_VIA,* -V 13400,15100,CONT_VIA,* -V 12200,15100,CONT_VIA,* -V 12800,16700,CONT_DIF_P,* -V 13400,16700,CONT_DIF_P,* -V 13400,17100,CONT_DIF_P,* -V 13400,15900,CONT_DIF_P,* -V 12800,15900,CONT_DIF_P,* -V 12800,16300,CONT_DIF_P,* -V 13400,18300,CONT_DIF_P,* -V 13400,17900,CONT_DIF_P,* -V 12800,17900,CONT_DIF_P,* -V 12800,17100,CONT_DIF_P,* -V 12800,17500,CONT_DIF_P,* -V 12800,19500,CONT_DIF_P,* -V 13400,19100,CONT_DIF_P,* -V 12800,19100,CONT_DIF_P,* -V 12800,18700,CONT_DIF_P,* -V 12800,18300,CONT_DIF_P,* -V 13400,19500,CONT_DIF_P,* -V 13400,15500,CONT_DIF_P,* -V 12800,15500,CONT_DIF_P,* -V 12200,17100,CONT_DIF_P,* -V 12200,16700,CONT_DIF_P,* -V 11600,16700,CONT_DIF_P,* -V 11600,17100,CONT_DIF_P,* -V 11600,17500,CONT_DIF_P,* -V 12200,15900,CONT_DIF_P,* -V 11600,15900,CONT_DIF_P,* -V 11600,16300,CONT_DIF_P,* -V 12200,19500,CONT_DIF_P,* -V 12200,19100,CONT_DIF_P,* -V 11600,19100,CONT_DIF_P,* -V 11600,18700,CONT_DIF_P,* -V 12200,18300,CONT_DIF_P,* -V 11600,18300,CONT_DIF_P,* -V 12200,17900,CONT_DIF_P,* -V 11600,17900,CONT_DIF_P,* -V 11600,19500,CONT_DIF_P,* -V 11600,15500,CONT_DIF_P,* -V 12200,15500,CONT_DIF_P,* -V 12800,15100,CONT_DIF_P,* -V 13400,14700,CONT_DIF_P,* -V 12800,14700,CONT_DIF_P,* -V 13400,14300,CONT_DIF_P,* -V 12800,14300,CONT_DIF_P,* -V 11600,14300,CONT_DIF_P,* -V 11600,15100,CONT_DIF_P,* -V 12200,14700,CONT_DIF_P,* -V 11600,14700,CONT_DIF_P,* -V 12200,14300,CONT_DIF_P,* -V 12800,27400,CONT_DIF_N,* -V 12800,27000,CONT_DIF_N,* -V 12800,26600,CONT_DIF_N,* -V 12800,27800,CONT_DIF_N,* -V 12800,25000,CONT_DIF_N,* -V 12800,25400,CONT_DIF_N,* -V 12800,26200,CONT_DIF_N,* -V 12800,25800,CONT_DIF_N,* -V 11600,27000,CONT_DIF_N,* -V 11600,26600,CONT_DIF_N,* -V 11600,26200,CONT_DIF_N,* -V 11600,25800,CONT_DIF_N,* -V 11600,25400,CONT_DIF_N,* -V 11600,27800,CONT_DIF_N,* -V 11600,27400,CONT_DIF_N,* -V 11600,25000,CONT_DIF_N,* -V 12100,13600,CONT_VIA,* -V 12800,13100,CONT_POLY,* -V 13200,13600,CONT_BODY_N,* -V 11800,13600,CONT_BODY_N,* -V 12400,13600,CONT_BODY_N,* -V 11300,13600,CONT_BODY_N,* -V 12200,28700,CONT_BODY_P,* -V 13400,28700,CONT_BODY_P,* -V 12200,26100,CONT_VIA,* -V 12200,27700,CONT_VIA,* -V 12200,25700,CONT_DIF_N,* -V 12200,28100,CONT_DIF_N,* -V 12200,26500,CONT_DIF_N,* -V 12200,27300,CONT_DIF_N,* -V 12200,26900,CONT_DIF_N,* -V 12200,25300,CONT_DIF_N,* -V 12200,24900,CONT_VIA,* -V 13400,28100,CONT_VIA,* -V 13400,24900,CONT_VIA,* -V 13400,26500,CONT_VIA,* -V 13400,25300,CONT_DIF_N,* -V 13400,26900,CONT_DIF_N,* -V 13400,27300,CONT_DIF_N,* -V 13400,25700,CONT_DIF_N,* -V 13400,26100,CONT_DIF_N,* -V 13400,27700,CONT_DIF_N,* -V 14000,21900,CONT_DIF_P,* -V 14600,21900,CONT_DIF_P,* -V 15200,21900,CONT_DIF_P,* -V 15800,21900,CONT_DIF_P,* -V 14600,22500,CONT_BODY_N,* -V 15800,22500,CONT_BODY_N,* -V 15700,23200,CONT_VIA,* -V 14600,23800,CONT_VIA,* -V 15700,23800,CONT_POLY,* -V 15800,24300,CONT_BODY_P,* -V 14600,24300,CONT_BODY_P,* -V 15800,21500,CONT_DIF_P,* -V 15200,21500,CONT_DIF_P,* -V 14600,21500,CONT_DIF_P,* -V 14000,21500,CONT_DIF_P,* -V 14600,21100,CONT_VIA,* -V 15200,21100,CONT_DIF_P,* -V 14000,21100,CONT_DIF_P,* -V 14000,20700,CONT_DIF_P,* -V 15200,20700,CONT_DIF_P,* -V 15800,20700,CONT_DIF_P,* -V 14600,20700,CONT_DIF_P,* -V 15800,20300,CONT_DIF_P,* -V 14600,20300,CONT_DIF_P,* -V 15200,20300,CONT_DIF_P,* -V 14000,20300,CONT_DIF_P,* -V 14600,19900,CONT_VIA,* -V 15200,19900,CONT_DIF_P,* -V 14000,19900,CONT_DIF_P,* -V 14600,16300,CONT_VIA,* -V 14600,18700,CONT_VIA,* -V 14600,17500,CONT_VIA,* -V 14600,15100,CONT_VIA,* -V 15200,16700,CONT_DIF_P,* -V 15800,16700,CONT_DIF_P,* -V 15800,17100,CONT_DIF_P,* -V 15800,15900,CONT_DIF_P,* -V 15200,15900,CONT_DIF_P,* -V 15200,16300,CONT_DIF_P,* -V 15800,18300,CONT_DIF_P,* -V 15800,17900,CONT_DIF_P,* -V 15200,17900,CONT_DIF_P,* -V 15200,17100,CONT_DIF_P,* -V 15200,17500,CONT_DIF_P,* -V 15200,19500,CONT_DIF_P,* -V 15800,19100,CONT_DIF_P,* -V 15200,19100,CONT_DIF_P,* -V 15200,18700,CONT_DIF_P,* -V 15200,18300,CONT_DIF_P,* -V 15800,19500,CONT_DIF_P,* -V 15800,15500,CONT_DIF_P,* -V 15200,15500,CONT_DIF_P,* -V 14600,17100,CONT_DIF_P,* -V 14600,16700,CONT_DIF_P,* -V 14000,16700,CONT_DIF_P,* -V 14000,17100,CONT_DIF_P,* -V 14000,17500,CONT_DIF_P,* -V 14600,15900,CONT_DIF_P,* -V 14000,15900,CONT_DIF_P,* -V 14000,16300,CONT_DIF_P,* -V 14600,19500,CONT_DIF_P,* -V 14600,19100,CONT_DIF_P,* -V 14000,19100,CONT_DIF_P,* -V 14000,18700,CONT_DIF_P,* -V 14600,18300,CONT_DIF_P,* -V 14000,18300,CONT_DIF_P,* -V 14600,17900,CONT_DIF_P,* -V 14000,17900,CONT_DIF_P,* -V 14000,19500,CONT_DIF_P,* -V 14000,15500,CONT_DIF_P,* -V 14600,15500,CONT_DIF_P,* -V 15200,15100,CONT_DIF_P,* -V 15800,14700,CONT_DIF_P,* -V 15200,14700,CONT_DIF_P,* -V 15800,14300,CONT_DIF_P,* -V 15200,14300,CONT_DIF_P,* -V 14000,14300,CONT_DIF_P,* -V 14000,15100,CONT_DIF_P,* -V 14600,14700,CONT_DIF_P,* -V 14000,14700,CONT_DIF_P,* -V 14600,14300,CONT_DIF_P,* -V 15200,27400,CONT_DIF_N,* -V 15200,27000,CONT_DIF_N,* -V 15200,26600,CONT_DIF_N,* -V 15200,27800,CONT_DIF_N,* -V 15200,25000,CONT_DIF_N,* -V 15200,25400,CONT_DIF_N,* -V 15200,26200,CONT_DIF_N,* -V 15200,25800,CONT_DIF_N,* -V 14000,27000,CONT_DIF_N,* -V 14000,26600,CONT_DIF_N,* -V 14000,26200,CONT_DIF_N,* -V 14000,25800,CONT_DIF_N,* -V 14000,25400,CONT_DIF_N,* -V 14000,27800,CONT_DIF_N,* -V 14000,27400,CONT_DIF_N,* -V 14000,25000,CONT_DIF_N,* -V 14500,13600,CONT_VIA,* -V 15200,13100,CONT_POLY,* -V 15600,13600,CONT_BODY_N,* -V 14200,13600,CONT_BODY_N,* -V 14800,13600,CONT_BODY_N,* -V 13700,13600,CONT_BODY_N,* -V 14600,28700,CONT_BODY_P,* -V 15800,28700,CONT_BODY_P,* -V 14600,26100,CONT_VIA,* -V 14600,27700,CONT_VIA,* -V 14600,25700,CONT_DIF_N,* -V 14600,28100,CONT_DIF_N,* -V 14600,26500,CONT_DIF_N,* -V 14600,27300,CONT_DIF_N,* -V 14600,26900,CONT_DIF_N,* -V 14600,25300,CONT_DIF_N,* -V 14600,24900,CONT_VIA,* -V 15800,28100,CONT_VIA,* -V 15800,24900,CONT_VIA,* -V 15800,26500,CONT_VIA,* -V 15800,25300,CONT_DIF_N,* -V 15800,26900,CONT_DIF_N,* -V 15800,27300,CONT_DIF_N,* -V 15800,25700,CONT_DIF_N,* -V 15800,26100,CONT_DIF_N,* -V 15800,27700,CONT_DIF_N,* -V 16400,29200,CONT_VIA,* -V 15800,29200,CONT_VIA,* -V 16400,25900,CONT_VIA,* -V 16100,24300,CONT_VIA,* -V 16400,27900,CONT_VIA,* -V 3700,23200,CONT_VIA,* -V 2000,5800,CONT_VIA,* -V 16400,3600,CONT_VIA,* -V 16400,2400,CONT_VIA,* -V 15200,3500,CONT_VIA,* -V 14000,1600,CONT_VIA,* -V 12800,1600,CONT_VIA,* -V 11600,1600,CONT_VIA,* -V 16400,7500,CONT_VIA,* -V 16400,6700,CONT_VIA,* -V 2000,3200,CONT_VIA,* -V 2000,2300,CONT_VIA,* -V 3200,9000,CONT_VIA,* -V 3200,7400,CONT_VIA,* -V 3200,6600,CONT_VIA,* -V 3200,2300,CONT_VIA,* -V 3200,3500,CONT_VIA,* -V 3200,10200,CONT_VIA,* -V 6800,1600,CONT_VIA,* -V 4400,2300,CONT_VIA,* -V 4400,6600,CONT_VIA,* -V 4400,7400,CONT_VIA,* -V 4400,9000,CONT_VIA,* -V 4400,10200,CONT_VIA,* -V 4400,3500,CONT_VIA,* -V 9800,6600,CONT_VIA,* -V 9800,10200,CONT_VIA,* -V 6200,9000,CONT_VIA,* -V 8000,1600,CONT_VIA,* -V 9800,9000,CONT_VIA,* -V 9800,7400,CONT_VIA,* -V 9800,2300,CONT_VIA,* -V 11000,7400,CONT_VIA,* -V 11000,9000,CONT_VIA,* -V 11000,10200,CONT_VIA,* -V 7400,6600,CONT_VIA,* -V 11000,6600,CONT_VIA,* -V 11000,2300,CONT_VIA,* -V 7400,7400,CONT_VIA,* -V 7400,2300,CONT_VIA,* -V 6200,2300,CONT_VIA,* -V 6200,3500,CONT_VIA,* -V 6200,10200,CONT_VIA,* -V 8600,3500,CONT_VIA,* -V 6200,7400,CONT_VIA,* -V 6200,6600,CONT_VIA,* -V 8600,7400,CONT_VIA,* -V 8600,9000,CONT_VIA,* -V 8600,10200,CONT_VIA,* -V 8600,6600,CONT_VIA,* -V 8600,2300,CONT_VIA,* -V 7400,10200,CONT_VIA,* -V 7400,9000,CONT_VIA,* -V 9200,1600,CONT_VIA,* -V 10400,1600,CONT_VIA,* -V 2000,9900,CONT_VIA,* -V 800,9800,CONT_VIA,* -V 800,6600,CONT_VIA,* -V 800,2300,CONT_VIA,* -V 800,3500,CONT_VIA,* -V 15700,-700,CONT_VIA,* -V 3800,-700,CONT_VIA,* -V 4900,-700,CONT_VIA,* -V 9800,4600,CONT_POLY,* -V 15100,4500,CONT_POLY,* -V 11100,4000,CONT_POLY,* -V 1800,9400,CONT_POLY,* -V 15700,2300,CONT_POLY,* -V 14500,3800,CONT_POLY,* -V 5100,5300,CONT_POLY,* -V 2700,8900,CONT_POLY,* -V 3300,4500,CONT_POLY,* -V 4900,300,CONT_POLY,* -V 7400,4600,CONT_POLY,* -V 16400,28300,CONT_BODY_P,* -V 16400,28700,CONT_BODY_P,* -V 16400,24300,CONT_BODY_P,* -V 16400,25500,CONT_BODY_P,* -V 16400,25100,CONT_BODY_P,* -V 16400,24700,CONT_BODY_P,* -V 16400,26300,CONT_BODY_P,* -V 16400,26700,CONT_BODY_P,* -V 16400,27100,CONT_BODY_P,* -V 16400,27500,CONT_BODY_P,* -V 1200,28700,CONT_BODY_P,* -V 1200,24300,CONT_BODY_P,* -V 800,28300,CONT_BODY_P,* -V 800,24300,CONT_BODY_P,* -V 800,25500,CONT_BODY_P,* -V 800,25100,CONT_BODY_P,* -V 800,24700,CONT_BODY_P,* -V 800,28700,CONT_BODY_P,* -V 800,25900,CONT_BODY_P,* -V 800,26300,CONT_BODY_P,* -V 800,26700,CONT_BODY_P,* -V 800,27100,CONT_BODY_P,* -V 800,27500,CONT_BODY_P,* -V 800,27900,CONT_BODY_P,* -V 16400,2800,CONT_BODY_P,* -V 16400,3200,CONT_BODY_P,* -V 15200,4000,CONT_BODY_P,* -V 16400,4000,CONT_BODY_P,* -V 16400,4000,CONT_BODY_P,* -V 2000,4000,CONT_BODY_P,* -V 7800,4000,CONT_BODY_P,* -V 9000,4000,CONT_BODY_P,* -V 8200,4000,CONT_BODY_P,* -V 7000,4000,CONT_BODY_P,* -V 6600,4000,CONT_BODY_P,* -V 4400,4000,CONT_BODY_P,* -V 3200,4000,CONT_BODY_P,* -V 15200,1800,CONT_BODY_P,* -V 9400,4000,CONT_BODY_P,* -V 9900,4000,CONT_BODY_P,* -V 10300,4000,CONT_BODY_P,* -V 6200,4000,CONT_BODY_P,* -V 8600,4000,CONT_BODY_P,* -V 14700,200,CONT_BODY_P,* -V 15200,600,CONT_BODY_P,* -V 14700,600,CONT_BODY_P,* -V 15200,1000,CONT_BODY_P,* -V 14700,1000,CONT_BODY_P,* -V 15200,1400,CONT_BODY_P,* -V 14700,1400,CONT_BODY_P,* -V 14700,1800,CONT_BODY_P,* -V 15200,200,CONT_BODY_P,* -V 800,700,CONT_BODY_P,* -V 800,1100,CONT_BODY_P,* -V 800,1500,CONT_BODY_P,* -V 800,1900,CONT_BODY_P,* -V 800,2700,CONT_BODY_P,* -V 800,3100,CONT_BODY_P,* -V 800,4000,CONT_BODY_P,* -V 800,300,CONT_BODY_P,* -V 2800,-200,CONT_BODY_P,* -V 2400,-200,CONT_BODY_P,* -V 1600,-200,CONT_BODY_P,* -V 15200,-200,CONT_BODY_P,* -V 11600,-200,CONT_BODY_P,* -V 5400,-200,CONT_BODY_P,* -V 5800,-200,CONT_BODY_P,* -V 6600,-200,CONT_BODY_P,* -V 7000,-200,CONT_BODY_P,* -V 7800,-200,CONT_BODY_P,* -V 8200,-200,CONT_BODY_P,* -V 9400,-200,CONT_BODY_P,* -V 9000,-200,CONT_BODY_P,* -V 10200,-200,CONT_BODY_P,* -V 10600,-200,CONT_BODY_P,* -V 14000,-200,CONT_BODY_P,* -V 13600,-200,CONT_BODY_P,* -V 14400,-200,CONT_BODY_P,* -V 14800,-200,CONT_BODY_P,* -V 12800,-200,CONT_BODY_P,* -V 13200,-200,CONT_BODY_P,* -V 1200,-200,CONT_BODY_P,* -V 12400,-200,CONT_BODY_P,* -V 12000,-200,CONT_BODY_P,* -V 8600,-200,CONT_BODY_P,* -V 11000,-200,CONT_BODY_P,* -V 9800,-200,CONT_BODY_P,* -V 4400,-200,CONT_BODY_P,* -V 3200,-200,CONT_BODY_P,* -V 2000,-200,CONT_BODY_P,* -V 6200,-200,CONT_BODY_P,* -V 7400,-200,CONT_BODY_P,* -V 800,-200,CONT_BODY_P,* -V 1400,22500,CONT_BODY_N,* -V 16400,22000,CONT_BODY_N,* -V 16400,22500,CONT_BODY_N,* -V 16400,20400,CONT_BODY_N,* -V 16400,20800,CONT_BODY_N,* -V 16400,20000,CONT_BODY_N,* -V 16400,21200,CONT_BODY_N,* -V 16400,21600,CONT_BODY_N,* -V 800,21200,CONT_BODY_N,* -V 800,20800,CONT_BODY_N,* -V 800,20400,CONT_BODY_N,* -V 800,20000,CONT_BODY_N,* -V 800,22500,CONT_BODY_N,* -V 800,22000,CONT_BODY_N,* -V 800,21600,CONT_BODY_N,* -V 16400,10400,CONT_BODY_N,* -V 16400,5100,CONT_BODY_N,* -V 15200,5100,CONT_BODY_N,* -V 11000,12000,CONT_BODY_N,* -V 2100,12000,CONT_BODY_N,* -V 16400,7100,CONT_BODY_N,* -V 16400,11200,CONT_BODY_N,* -V 16400,6300,CONT_BODY_N,* -V 16400,5900,CONT_BODY_N,* -V 16400,12000,CONT_BODY_N,* -V 16400,9500,CONT_BODY_N,* -V 16400,11600,CONT_BODY_N,* -V 16400,7900,CONT_BODY_N,* -V 8200,5100,CONT_BODY_N,* -V 7800,5100,CONT_BODY_N,* -V 10200,5100,CONT_BODY_N,* -V 10600,5100,CONT_BODY_N,* -V 16400,5500,CONT_BODY_N,* -V 16400,9100,CONT_BODY_N,* -V 16400,8300,CONT_BODY_N,* -V 16400,10800,CONT_BODY_N,* -V 4000,12000,CONT_BODY_N,* -V 3600,12000,CONT_BODY_N,* -V 8600,12000,CONT_BODY_N,* -V 9800,12000,CONT_BODY_N,* -V 5800,12000,CONT_BODY_N,* -V 5300,12000,CONT_BODY_N,* -V 4400,12000,CONT_BODY_N,* -V 7000,5100,CONT_BODY_N,* -V 6600,5100,CONT_BODY_N,* -V 7400,12000,CONT_BODY_N,* -V 11000,5100,CONT_BODY_N,* -V 9400,5100,CONT_BODY_N,* -V 9000,5100,CONT_BODY_N,* -V 4400,5100,CONT_BODY_N,* -V 4800,12000,CONT_BODY_N,* -V 3200,5100,CONT_BODY_N,* -V 6300,12000,CONT_BODY_N,* -V 6200,5100,CONT_BODY_N,* -V 8600,5100,CONT_BODY_N,* -V 1200,12000,CONT_BODY_N,* -V 1700,12000,CONT_BODY_N,* -V 3200,12000,CONT_BODY_N,* -V 16000,13600,CONT_BODY_N,* -V 1300,13600,CONT_BODY_N,* -V 16400,14400,CONT_BODY_N,* -V 16400,14800,CONT_BODY_N,* -V 16400,15200,CONT_BODY_N,* -V 16400,13600,CONT_BODY_N,* -V 16400,15600,CONT_BODY_N,* -V 16400,17200,CONT_BODY_N,* -V 16400,16800,CONT_BODY_N,* -V 16400,16000,CONT_BODY_N,* -V 16400,18400,CONT_BODY_N,* -V 16400,18800,CONT_BODY_N,* -V 16400,19200,CONT_BODY_N,* -V 16400,19600,CONT_BODY_N,* -V 16400,17600,CONT_BODY_N,* -V 16400,18000,CONT_BODY_N,* -V 16400,16400,CONT_BODY_N,* -V 16400,14000,CONT_BODY_N,* -V 2000,5100,CONT_BODY_N,* -V 1400,5100,CONT_BODY_N,* -V 1400,5500,CONT_BODY_N,* -V 1400,5900,CONT_BODY_N,* -V 1400,6300,CONT_BODY_N,* -V 2000,10300,CONT_BODY_N,* -V 2000,10700,CONT_BODY_N,* -V 11700,5100,CONT_BODY_N,* -V 16000,11600,CONT_BODY_N,* -V 16000,10400,CONT_BODY_N,* -V 16000,8300,CONT_BODY_N,* -V 16000,10800,CONT_BODY_N,* -V 16000,11200,CONT_BODY_N,* -V 16000,12000,CONT_BODY_N,* -V 16000,9500,CONT_BODY_N,* -V 16000,9100,CONT_BODY_N,* -V 15600,11200,CONT_BODY_N,* -V 15600,10800,CONT_BODY_N,* -V 15600,8300,CONT_BODY_N,* -V 15600,10400,CONT_BODY_N,* -V 15600,11600,CONT_BODY_N,* -V 15600,9100,CONT_BODY_N,* -V 15600,9500,CONT_BODY_N,* -V 15600,12000,CONT_BODY_N,* -V 15200,9100,CONT_BODY_N,* -V 15200,11600,CONT_BODY_N,* -V 15200,10400,CONT_BODY_N,* -V 15200,8300,CONT_BODY_N,* -V 15200,10800,CONT_BODY_N,* -V 15200,11200,CONT_BODY_N,* -V 15200,12000,CONT_BODY_N,* -V 15200,9500,CONT_BODY_N,* -V 14800,12000,CONT_BODY_N,* -V 14800,11200,CONT_BODY_N,* -V 14800,10800,CONT_BODY_N,* -V 14800,8300,CONT_BODY_N,* -V 14800,10400,CONT_BODY_N,* -V 14800,11600,CONT_BODY_N,* -V 14800,9100,CONT_BODY_N,* -V 14800,9500,CONT_BODY_N,* -V 800,10800,CONT_BODY_N,* -V 800,10400,CONT_BODY_N,* -V 800,5100,CONT_BODY_N,* -V 800,7400,CONT_BODY_N,* -V 800,7800,CONT_BODY_N,* -V 800,8200,CONT_BODY_N,* -V 800,8600,CONT_BODY_N,* -V 800,9000,CONT_BODY_N,* -V 800,12000,CONT_BODY_N,* -V 800,11600,CONT_BODY_N,* -V 800,11200,CONT_BODY_N,* -V 800,19600,CONT_BODY_N,* -V 800,19200,CONT_BODY_N,* -V 800,18800,CONT_BODY_N,* -V 800,9400,CONT_BODY_N,* -V 800,5500,CONT_BODY_N,* -V 800,5900,CONT_BODY_N,* -V 800,6300,CONT_BODY_N,* -V 800,7000,CONT_BODY_N,* -V 800,13600,CONT_BODY_N,* -V 800,16800,CONT_BODY_N,* -V 800,17200,CONT_BODY_N,* -V 800,16400,CONT_BODY_N,* -V 800,16000,CONT_BODY_N,* -V 800,18000,CONT_BODY_N,* -V 800,17600,CONT_BODY_N,* -V 800,18400,CONT_BODY_N,* -V 800,15600,CONT_BODY_N,* -V 800,15200,CONT_BODY_N,* -V 800,14800,CONT_BODY_N,* -V 800,14400,CONT_BODY_N,* -V 800,14000,CONT_BODY_N,* -V 1400,20300,CONT_DIF_P,* -V 1400,20700,CONT_DIF_P,* -V 1400,21100,CONT_DIF_P,* -V 1400,21500,CONT_DIF_P,* -V 1400,21900,CONT_DIF_P,* -V 12200,6600,CONT_DIF_P,* -V 13400,6600,CONT_DIF_P,* -V 14000,5800,CONT_DIF_P,* -V 1400,6900,CONT_DIF_P,* -V 1400,11300,CONT_DIF_P,* -V 15200,7500,CONT_DIF_P,* -V 15800,7500,CONT_DIF_P,* -V 14600,7500,CONT_DIF_P,* -V 14000,8200,CONT_DIF_P,* -V 13400,10200,CONT_DIF_P,* -V 12200,10200,CONT_DIF_P,* -V 12200,9000,CONT_DIF_P,* -V 13400,9000,CONT_DIF_P,* -V 12200,7400,CONT_DIF_P,* -V 13400,7400,CONT_DIF_P,* -V 14000,7400,CONT_DIF_P,* -V 14000,6200,CONT_DIF_P,* -V 14000,9400,CONT_DIF_P,* -V 14000,9800,CONT_DIF_P,* -V 14000,6600,CONT_DIF_P,* -V 14000,7000,CONT_DIF_P,* -V 14000,10600,CONT_DIF_P,* -V 14000,11000,CONT_DIF_P,* -V 12800,11000,CONT_DIF_P,* -V 12800,7800,CONT_DIF_P,* -V 12800,8200,CONT_DIF_P,* -V 14000,10200,CONT_DIF_P,* -V 14000,7800,CONT_DIF_P,* -V 14000,9000,CONT_DIF_P,* -V 14000,8600,CONT_DIF_P,* -V 14000,11400,CONT_DIF_P,* -V 12800,11400,CONT_DIF_P,* -V 13400,7800,CONT_DIF_P,* -V 13400,8200,CONT_DIF_P,* -V 13400,11400,CONT_DIF_P,* -V 12800,8600,CONT_DIF_P,* -V 11600,10600,CONT_DIF_P,* -V 12800,9400,CONT_DIF_P,* -V 12800,9800,CONT_DIF_P,* -V 12800,10600,CONT_DIF_P,* -V 13400,6200,CONT_DIF_P,* -V 13400,5800,CONT_DIF_P,* -V 13400,7000,CONT_DIF_P,* -V 12800,10200,CONT_DIF_P,* -V 11600,9400,CONT_DIF_P,* -V 12800,9000,CONT_DIF_P,* -V 13400,10600,CONT_DIF_P,* -V 13400,11000,CONT_DIF_P,* -V 11600,8600,CONT_DIF_P,* -V 11600,8200,CONT_DIF_P,* -V 11600,5800,CONT_DIF_P,* -V 11600,11000,CONT_DIF_P,* -V 12200,11000,CONT_DIF_P,* -V 13400,9800,CONT_DIF_P,* -V 13400,9400,CONT_DIF_P,* -V 13400,8600,CONT_DIF_P,* -V 11600,10200,CONT_DIF_P,* -V 11600,7000,CONT_DIF_P,* -V 11600,6600,CONT_DIF_P,* -V 11600,9800,CONT_DIF_P,* -V 12200,9800,CONT_DIF_P,* -V 11600,6200,CONT_DIF_P,* -V 11600,7400,CONT_DIF_P,* -V 11600,11400,CONT_DIF_P,* -V 12200,6200,CONT_DIF_P,* -V 12200,8600,CONT_DIF_P,* -V 12200,11400,CONT_DIF_P,* -V 12200,8200,CONT_DIF_P,* -V 12200,7800,CONT_DIF_P,* -V 12200,10600,CONT_DIF_P,* -V 11600,9000,CONT_DIF_P,* -V 11600,7800,CONT_DIF_P,* -V 2600,6600,CONT_DIF_P,* -V 2600,6200,CONT_DIF_P,* -V 2600,7400,CONT_DIF_P,* -V 2600,7000,CONT_DIF_P,* -V 3200,9400,CONT_DIF_P,* -V 12200,9400,CONT_DIF_P,* -V 12200,7000,CONT_DIF_P,* -V 12200,5800,CONT_DIF_P,* -V 3200,8200,CONT_DIF_P,* -V 3200,7800,CONT_DIF_P,* -V 3200,11000,CONT_DIF_P,* -V 3200,9800,CONT_DIF_P,* -V 3800,5800,CONT_DIF_P,* -V 2600,5800,CONT_DIF_P,* -V 2600,8200,CONT_DIF_P,* -V 2600,7800,CONT_DIF_P,* -V 3800,9800,CONT_DIF_P,* -V 3200,5800,CONT_DIF_P,* -V 3200,7000,CONT_DIF_P,* -V 3200,6200,CONT_DIF_P,* -V 3800,8600,CONT_DIF_P,* -V 3200,10600,CONT_DIF_P,* -V 3200,8600,CONT_DIF_P,* -V 3200,11400,CONT_DIF_P,* -V 3800,10600,CONT_DIF_P,* -V 3800,6600,CONT_DIF_P,* -V 3800,11000,CONT_DIF_P,* -V 3800,8200,CONT_DIF_P,* -V 4400,7800,CONT_DIF_P,* -V 3800,10200,CONT_DIF_P,* -V 3800,7000,CONT_DIF_P,* -V 3800,9400,CONT_DIF_P,* -V 4400,8600,CONT_DIF_P,* -V 4400,10600,CONT_DIF_P,* -V 4400,9400,CONT_DIF_P,* -V 3800,7800,CONT_DIF_P,* -V 3800,9000,CONT_DIF_P,* -V 3800,11400,CONT_DIF_P,* -V 3800,7400,CONT_DIF_P,* -V 3800,6200,CONT_DIF_P,* -V 5000,9400,CONT_DIF_P,* -V 4400,6200,CONT_DIF_P,* -V 4400,7000,CONT_DIF_P,* -V 4400,5800,CONT_DIF_P,* -V 4400,9800,CONT_DIF_P,* -V 4400,11000,CONT_DIF_P,* -V 4400,8200,CONT_DIF_P,* -V 4400,11400,CONT_DIF_P,* -V 10400,11000,CONT_DIF_P,* -V 5000,5800,CONT_DIF_P,* -V 5000,8200,CONT_DIF_P,* -V 5000,11000,CONT_DIF_P,* -V 5000,6600,CONT_DIF_P,* -V 5000,10600,CONT_DIF_P,* -V 5000,9800,CONT_DIF_P,* -V 5000,10200,CONT_DIF_P,* -V 10400,8200,CONT_DIF_P,* -V 5000,6200,CONT_DIF_P,* -V 5000,7400,CONT_DIF_P,* -V 5000,11400,CONT_DIF_P,* -V 5000,8600,CONT_DIF_P,* -V 5000,9000,CONT_DIF_P,* -V 5000,7800,CONT_DIF_P,* -V 5000,7000,CONT_DIF_P,* -V 10400,9800,CONT_DIF_P,* -V 10400,9400,CONT_DIF_P,* -V 10400,6200,CONT_DIF_P,* -V 10400,7400,CONT_DIF_P,* -V 10400,11400,CONT_DIF_P,* -V 10400,8600,CONT_DIF_P,* -V 9200,8600,CONT_DIF_P,* -V 10400,7000,CONT_DIF_P,* -V 9200,5800,CONT_DIF_P,* -V 9200,11000,CONT_DIF_P,* -V 9200,10600,CONT_DIF_P,* -V 10400,9000,CONT_DIF_P,* -V 10400,7800,CONT_DIF_P,* -V 10400,10200,CONT_DIF_P,* -V 9200,10200,CONT_DIF_P,* -V 10400,10600,CONT_DIF_P,* -V 9200,6600,CONT_DIF_P,* -V 9200,9800,CONT_DIF_P,* -V 9200,9400,CONT_DIF_P,* -V 9200,6200,CONT_DIF_P,* -V 9200,7400,CONT_DIF_P,* -V 9200,11400,CONT_DIF_P,* -V 11000,5800,CONT_DIF_P,* -V 10400,5800,CONT_DIF_P,* -V 11000,9800,CONT_DIF_P,* -V 11000,10600,CONT_DIF_P,* -V 11000,11000,CONT_DIF_P,* -V 11000,7800,CONT_DIF_P,* -V 9200,9000,CONT_DIF_P,* -V 9200,7800,CONT_DIF_P,* -V 9800,7800,CONT_DIF_P,* -V 10400,6600,CONT_DIF_P,* -V 9800,10600,CONT_DIF_P,* -V 11000,9400,CONT_DIF_P,* -V 11000,8200,CONT_DIF_P,* -V 11000,11400,CONT_DIF_P,* -V 11000,8600,CONT_DIF_P,* -V 11000,6200,CONT_DIF_P,* -V 9800,9800,CONT_DIF_P,* -V 9200,8200,CONT_DIF_P,* -V 9800,7000,CONT_DIF_P,* -V 9800,5800,CONT_DIF_P,* -V 9800,6200,CONT_DIF_P,* -V 9800,8600,CONT_DIF_P,* -V 9800,11400,CONT_DIF_P,* -V 9800,8200,CONT_DIF_P,* -V 5600,6200,CONT_DIF_P,* -V 9200,7000,CONT_DIF_P,* -V 5600,11400,CONT_DIF_P,* -V 5600,8600,CONT_DIF_P,* -V 5600,8200,CONT_DIF_P,* -V 5600,5800,CONT_DIF_P,* -V 9800,11000,CONT_DIF_P,* -V 9800,9400,CONT_DIF_P,* -V 5600,9000,CONT_DIF_P,* -V 11000,7000,CONT_DIF_P,* -V 5600,7800,CONT_DIF_P,* -V 5600,7000,CONT_DIF_P,* -V 5600,6600,CONT_DIF_P,* -V 5600,9800,CONT_DIF_P,* -V 5600,9400,CONT_DIF_P,* -V 5600,10600,CONT_DIF_P,* -V 6200,8600,CONT_DIF_P,* -V 5600,7400,CONT_DIF_P,* -V 6200,8200,CONT_DIF_P,* -V 6200,7800,CONT_DIF_P,* -V 6200,11000,CONT_DIF_P,* -V 6200,9800,CONT_DIF_P,* -V 6200,9400,CONT_DIF_P,* -V 5600,11000,CONT_DIF_P,* -V 6200,7000,CONT_DIF_P,* -V 5600,10200,CONT_DIF_P,* -V 7400,9400,CONT_DIF_P,* -V 7400,9800,CONT_DIF_P,* -V 7400,7000,CONT_DIF_P,* -V 7400,5800,CONT_DIF_P,* -V 7400,6200,CONT_DIF_P,* -V 6200,10600,CONT_DIF_P,* -V 7400,11400,CONT_DIF_P,* -V 6200,11400,CONT_DIF_P,* -V 7400,7800,CONT_DIF_P,* -V 7400,11000,CONT_DIF_P,* -V 7400,10600,CONT_DIF_P,* -V 8600,9400,CONT_DIF_P,* -V 8600,8200,CONT_DIF_P,* -V 6200,5800,CONT_DIF_P,* -V 8600,8600,CONT_DIF_P,* -V 6200,6200,CONT_DIF_P,* -V 8600,5800,CONT_DIF_P,* -V 8600,7000,CONT_DIF_P,* -V 8600,9800,CONT_DIF_P,* -V 8600,10600,CONT_DIF_P,* -V 8600,11000,CONT_DIF_P,* -V 7400,8600,CONT_DIF_P,* -V 6800,9000,CONT_DIF_P,* -V 7400,8200,CONT_DIF_P,* -V 6800,10200,CONT_DIF_P,* -V 6800,7000,CONT_DIF_P,* -V 6800,6600,CONT_DIF_P,* -V 6800,9800,CONT_DIF_P,* -V 6800,9400,CONT_DIF_P,* -V 8600,11400,CONT_DIF_P,* -V 6800,7400,CONT_DIF_P,* -V 8600,6200,CONT_DIF_P,* -V 6800,8600,CONT_DIF_P,* -V 6800,8200,CONT_DIF_P,* -V 6800,5800,CONT_DIF_P,* -V 6800,11000,CONT_DIF_P,* -V 6800,10600,CONT_DIF_P,* -V 8600,7800,CONT_DIF_P,* -V 8000,7800,CONT_DIF_P,* -V 6800,7800,CONT_DIF_P,* -V 8000,7000,CONT_DIF_P,* -V 8000,6600,CONT_DIF_P,* -V 8000,9800,CONT_DIF_P,* -V 8000,9400,CONT_DIF_P,* -V 8000,6200,CONT_DIF_P,* -V 6800,6200,CONT_DIF_P,* -V 8000,7400,CONT_DIF_P,* -V 6800,11400,CONT_DIF_P,* -V 8000,11400,CONT_DIF_P,* -V 8000,8600,CONT_DIF_P,* -V 8000,8200,CONT_DIF_P,* -V 8000,5800,CONT_DIF_P,* -V 8000,11000,CONT_DIF_P,* -V 8000,10600,CONT_DIF_P,* -V 8000,9000,CONT_DIF_P,* -V 8000,10200,CONT_DIF_P,* -V 1400,14300,CONT_DIF_P,* -V 1400,19900,CONT_DIF_P,* -V 1400,19500,CONT_DIF_P,* -V 1400,19100,CONT_DIF_P,* -V 1400,18700,CONT_DIF_P,* -V 1400,18300,CONT_DIF_P,* -V 1400,17500,CONT_DIF_P,* -V 1400,17900,CONT_DIF_P,* -V 12800,5800,CONT_DIF_P,* -V 1400,17100,CONT_DIF_P,* -V 1400,16700,CONT_DIF_P,* -V 1400,16300,CONT_DIF_P,* -V 1400,15900,CONT_DIF_P,* -V 1400,15500,CONT_DIF_P,* -V 1400,15100,CONT_DIF_P,* -V 1400,14700,CONT_DIF_P,* -V 14600,5800,CONT_DIF_P,* -V 15800,6600,CONT_DIF_P,* -V 15800,5800,CONT_DIF_P,* -V 15800,6200,CONT_DIF_P,* -V 12800,6600,CONT_DIF_P,* -V 12800,7000,CONT_DIF_P,* -V 12800,6200,CONT_DIF_P,* -V 12800,7400,CONT_DIF_P,* -V 15800,7000,CONT_DIF_P,* -V 15200,6200,CONT_DIF_P,* -V 15200,5800,CONT_DIF_P,* -V 15200,6600,CONT_DIF_P,* -V 15200,7000,CONT_DIF_P,* -V 14600,7000,CONT_DIF_P,* -V 14600,6600,CONT_DIF_P,* -V 14600,6200,CONT_DIF_P,* -V 1400,27300,CONT_DIF_N,* -V 1400,26100,CONT_DIF_N,* -V 1400,24900,CONT_DIF_N,* -V 1400,25300,CONT_DIF_N,* -V 1400,25700,CONT_DIF_N,* -V 1400,26500,CONT_DIF_N,* -V 1400,26900,CONT_DIF_N,* -V 1400,27700,CONT_DIF_N,* -V 1400,28100,CONT_DIF_N,* -V 13400,2300,CONT_DIF_N,* -V 12200,2300,CONT_DIF_N,* -V 14600,3300,CONT_DIF_N,* -V 15200,2700,CONT_DIF_N,* -V 15200,3100,CONT_DIF_N,* -V 13400,1900,CONT_DIF_N,* -V 13400,700,CONT_DIF_N,* -V 13400,1100,CONT_DIF_N,* -V 14000,2500,CONT_DIF_N,* -V 13400,2800,CONT_DIF_N,* -V 12800,700,CONT_DIF_N,* -V 12800,2500,CONT_DIF_N,* -V 12800,2100,CONT_DIF_N,* -V 11600,2500,CONT_DIF_N,* -V 11600,1200,CONT_DIF_N,* -V 12200,2800,CONT_DIF_N,* -V 13400,1500,CONT_DIF_N,* -V 14000,2900,CONT_DIF_N,* -V 12800,3300,CONT_DIF_N,* -V 12800,2900,CONT_DIF_N,* -V 13400,3300,CONT_DIF_N,* -V 14000,3300,CONT_DIF_N,* -V 12200,1100,CONT_DIF_N,* -V 12200,700,CONT_DIF_N,* -V 12200,1900,CONT_DIF_N,* -V 12200,3300,CONT_DIF_N,* -V 11600,2900,CONT_DIF_N,* -V 11600,3300,CONT_DIF_N,* -V 11600,2100,CONT_DIF_N,* -V 1400,900,CONT_DIF_N,* -V 1400,2500,CONT_DIF_N,* -V 14000,700,CONT_DIF_N,* -V 14000,1200,CONT_DIF_N,* -V 12800,1200,CONT_DIF_N,* -V 11600,700,CONT_DIF_N,* -V 14000,2100,CONT_DIF_N,* -V 12200,1500,CONT_DIF_N,* -V 2000,1100,CONT_DIF_N,* -V 2000,700,CONT_DIF_N,* -V 2600,1300,CONT_DIF_N,* -V 2600,900,CONT_DIF_N,* -V 6800,700,CONT_DIF_N,* -V 6800,1200,CONT_DIF_N,* -V 2600,1700,CONT_DIF_N,* -V 1400,1300,CONT_DIF_N,* -V 3200,1900,CONT_DIF_N,* -V 3200,2700,CONT_DIF_N,* -V 3200,3100,CONT_DIF_N,* -V 3200,700,CONT_DIF_N,* -V 1400,2100,CONT_DIF_N,* -V 1400,2900,CONT_DIF_N,* -V 1400,3300,CONT_DIF_N,* -V 1400,1700,CONT_DIF_N,* -V 3800,900,CONT_DIF_N,* -V 3800,1300,CONT_DIF_N,* -V 3800,1700,CONT_DIF_N,* -V 3800,3300,CONT_DIF_N,* -V 2600,2500,CONT_DIF_N,* -V 2600,2100,CONT_DIF_N,* -V 2600,2900,CONT_DIF_N,* -V 2600,3300,CONT_DIF_N,* -V 4400,700,CONT_DIF_N,* -V 4400,3100,CONT_DIF_N,* -V 4400,2700,CONT_DIF_N,* -V 4400,1900,CONT_DIF_N,* -V 2000,2700,CONT_DIF_N,* -V 2000,1900,CONT_DIF_N,* -V 2000,1500,CONT_DIF_N,* -V 3800,2500,CONT_DIF_N,* -V 5000,1700,CONT_DIF_N,* -V 4400,1500,CONT_DIF_N,* -V 4400,1100,CONT_DIF_N,* -V 3800,2100,CONT_DIF_N,* -V 3800,2900,CONT_DIF_N,* -V 3200,1100,CONT_DIF_N,* -V 3200,1500,CONT_DIF_N,* -V 8000,1200,CONT_DIF_N,* -V 10400,2500,CONT_DIF_N,* -V 10400,1200,CONT_DIF_N,* -V 5000,1300,CONT_DIF_N,* -V 5000,900,CONT_DIF_N,* -V 5000,2500,CONT_DIF_N,* -V 5000,2100,CONT_DIF_N,* -V 5000,2900,CONT_DIF_N,* -V 5000,3300,CONT_DIF_N,* -V 9800,3300,CONT_DIF_N,* -V 11000,1500,CONT_DIF_N,* -V 9200,2900,CONT_DIF_N,* -V 9200,3300,CONT_DIF_N,* -V 9200,2100,CONT_DIF_N,* -V 9800,2800,CONT_DIF_N,* -V 10400,3300,CONT_DIF_N,* -V 10400,2100,CONT_DIF_N,* -V 9200,1200,CONT_DIF_N,* -V 10400,2900,CONT_DIF_N,* -V 9800,1100,CONT_DIF_N,* -V 9800,700,CONT_DIF_N,* -V 9800,1900,CONT_DIF_N,* -V 11000,1900,CONT_DIF_N,* -V 10400,700,CONT_DIF_N,* -V 9200,700,CONT_DIF_N,* -V 11000,700,CONT_DIF_N,* -V 5600,2100,CONT_DIF_N,* -V 5600,1700,CONT_DIF_N,* -V 5600,1300,CONT_DIF_N,* -V 5600,900,CONT_DIF_N,* -V 5600,2900,CONT_DIF_N,* -V 9200,2500,CONT_DIF_N,* -V 8000,700,CONT_DIF_N,* -V 9800,1500,CONT_DIF_N,* -V 6200,1100,CONT_DIF_N,* -V 6200,1500,CONT_DIF_N,* -V 6200,1900,CONT_DIF_N,* -V 6200,2700,CONT_DIF_N,* -V 6200,3100,CONT_DIF_N,* -V 11000,2700,CONT_DIF_N,* -V 11000,3100,CONT_DIF_N,* -V 5600,2500,CONT_DIF_N,* -V 7400,1900,CONT_DIF_N,* -V 8600,1900,CONT_DIF_N,* -V 8600,2700,CONT_DIF_N,* -V 8600,3100,CONT_DIF_N,* -V 8600,700,CONT_DIF_N,* -V 5600,3300,CONT_DIF_N,* -V 11000,1100,CONT_DIF_N,* -V 6200,700,CONT_DIF_N,* -V 6800,3300,CONT_DIF_N,* -V 6800,2100,CONT_DIF_N,* -V 6800,2500,CONT_DIF_N,* -V 8000,2900,CONT_DIF_N,* -V 8000,3300,CONT_DIF_N,* -V 7400,1500,CONT_DIF_N,* -V 7400,1100,CONT_DIF_N,* -V 8000,2100,CONT_DIF_N,* -V 7400,700,CONT_DIF_N,* -V 8000,2500,CONT_DIF_N,* -V 7400,3300,CONT_DIF_N,* -V 7400,2800,CONT_DIF_N,* -V 6800,2900,CONT_DIF_N,* -V 8600,1100,CONT_DIF_N,* -V 8600,1500,CONT_DIF_N,* -V 14600,2700,CONT_DIF_N,* -V 15800,2800,CONT_DIF_N,* -V 15800,3400,CONT_DIF_N,* -V 16900,23200,CONT_VIA,* -V 16300,23200,CONT_VIA,* -V 16900,1600,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/paliotw_sp.ap b/alliance/share/cells/padlib/paliotw_sp.ap deleted file mode 100644 index a34c76be..00000000 --- a/alliance/share/cells/padlib/paliotw_sp.ap +++ /dev/null @@ -1,1623 +0,0 @@ -V ALLIANCE : 4 -H paliotw_sp,P,26/ 0/100,100 -A 0,-700,17200,35600 -C 4900,-700,200,i,0,SOUTH,ALU1 -C 3800,-700,200,t,0,SOUTH,ALU1 -C 15700,-700,200,b,0,SOUTH,ALU1 -C 15700,-700,200,b,1,SOUTH,ALU2 -C 4900,-700,200,i,1,SOUTH,ALU2 -C 3800,-700,200,t,1,SOUTH,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 1100,9100,1700,9100,3900,*,RIGHT,PTRANS -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 6400,13000,14100,13000,200,*,RIGHT,ALU1 -S 6400,13100,14100,13100,200,*,RIGHT,ALU1 -S 2700,12600,6000,12600,300,*,RIGHT,ALU1 -S 5900,12500,5900,12900,300,*,UP,ALU1 -S 6400,23200,16900,23200,300,*,RIGHT,ALU2 -S 16200,23200,17000,23200,300,*,RIGHT,ALU1 -S 16400,1600,17000,1600,300,*,LEFT,ALU1 -S 16400,2300,16400,4100,200,*,UP,ALU1 -S 16900,1500,16900,23300,300,*,UP,ALU1 -S 16400,5000,16400,12100,200,*,UP,ALU1 -S 600,5100,16600,5100,400,*,RIGHT,NWELL -S 600,8600,16600,8600,7200,*,RIGHT,NWELL -S 14900,2400,14900,3700,100,*,UP,NTRANS -S 14600,2600,14600,3500,300,*,UP,NDIF -S 15200,2600,15200,3500,300,*,DOWN,NDIF -S 12200,600,12200,3400,200,*,UP,NDIF -S 12800,600,12800,3400,300,*,UP,NDIF -S 13400,600,13400,3400,200,*,UP,NDIF -S 14000,600,14000,3400,300,*,UP,NDIF -S 15800,2600,15800,3500,300,*,UP,NDIF -S 15500,2400,15500,3700,100,*,UP,NTRANS -S 11900,400,11900,3600,100,*,UP,NTRANS -S 12500,400,12500,3600,100,*,UP,NTRANS -S 13100,400,13100,3600,100,*,UP,NTRANS -S 13700,400,13700,3600,100,*,UP,NTRANS -S 11600,600,11600,3400,300,*,UP,NDIF -S 6800,600,6800,3500,300,*,UP,NDIF -S 8600,600,8600,3500,200,*,UP,NDIF -S 7400,600,7400,3500,200,*,UP,NDIF -S 8300,400,8300,3700,100,*,UP,NTRANS -S 7700,400,7700,3700,100,*,UP,NTRANS -S 7100,400,7100,3700,100,*,UP,NTRANS -S 6500,400,6500,3700,100,*,UP,NTRANS -S 6200,600,6200,3500,200,*,UP,NDIF -S 5900,400,5900,3700,100,*,UP,NTRANS -S 5600,600,5600,3500,300,*,UP,NDIF -S 8000,600,8000,3500,300,*,UP,NDIF -S 10400,600,10400,3500,300,*,UP,NDIF -S 8900,400,8900,3700,100,*,UP,NTRANS -S 9200,600,9200,3500,300,*,UP,NDIF -S 9800,600,9800,3500,200,*,UP,NDIF -S 10700,400,10700,3700,100,*,UP,NTRANS -S 5000,600,5000,3500,300,*,UP,NDIF -S 4700,400,4700,3700,100,*,UP,NTRANS -S 4400,600,4400,3500,200,*,UP,NDIF -S 10100,400,10100,3700,100,*,UP,NTRANS -S 9500,400,9500,3700,100,*,UP,NTRANS -S 2900,400,2900,3700,100,*,UP,NTRANS -S 3200,600,3200,3500,200,*,UP,NDIF -S 3800,600,3800,3500,300,*,UP,NDIF -S 3500,400,3500,3700,100,*,UP,NTRANS -S 4100,400,4100,3700,100,*,UP,NTRANS -S 11000,600,11000,3500,300,*,UP,NDIF -S 1400,600,1400,3500,300,*,UP,NDIF -S 2600,600,2600,3500,300,*,UP,NDIF -S 2000,600,2000,3500,200,*,UP,NDIF -S 1700,400,1700,3700,100,*,UP,NTRANS -S 2300,400,2300,3700,100,*,UP,NTRANS -S 12200,5700,12200,11500,300,*,UP,PDIF -S 12800,5700,12800,11500,300,*,UP,PDIF -S 13100,5500,13100,11700,100,*,UP,PTRANS -S 13400,5700,13400,11500,300,*,UP,PDIF -S 13700,5500,13700,11700,100,*,UP,PTRANS -S 14000,5700,14000,11500,300,*,UP,PDIF -S 8300,5400,8300,11700,100,*,UP,PTRANS -S 7700,5400,7700,11700,100,*,UP,PTRANS -S 11900,5500,11900,11700,100,*,UP,PTRANS -S 11600,5700,11600,11500,300,*,UP,PDIF -S 12500,5500,12500,11700,100,*,UP,PTRANS -S 5900,5400,5900,11700,100,*,UP,PTRANS -S 5600,5600,5600,11500,300,*,UP,PDIF -S 8000,5600,8000,11500,300,*,UP,PDIF -S 10400,5600,10400,11500,300,*,UP,PDIF -S 6800,5600,6800,11500,300,*,UP,PDIF -S 8600,5600,8600,11500,300,*,UP,PDIF -S 7400,5600,7400,11500,300,*,UP,PDIF -S 11000,5600,11000,11500,300,*,UP,PDIF -S 9800,5600,9800,11500,300,*,UP,PDIF -S 7100,5400,7100,11700,100,*,UP,PTRANS -S 6500,5400,6500,11700,100,*,UP,PTRANS -S 6200,5600,6200,11500,300,*,UP,PDIF -S 10700,5400,10700,11700,100,*,UP,PTRANS -S 10100,5400,10100,11700,100,*,UP,PTRANS -S 9500,5400,9500,11700,100,*,UP,PTRANS -S 8900,5400,8900,11700,100,*,UP,PTRANS -S 9200,5600,9200,11500,300,*,UP,PDIF -S 3500,5400,3500,11700,100,*,UP,PTRANS -S 4100,5400,4100,11700,100,*,UP,PTRANS -S 4400,5600,4400,11500,300,*,UP,PDIF -S 5000,5600,5000,11500,300,*,UP,PDIF -S 4700,5400,4700,11700,100,*,UP,PTRANS -S 2900,5400,2900,8700,100,*,UP,PTRANS -S 2600,5600,2600,8500,300,*,UP,PDIF -S 3200,5600,3200,11500,300,*,UP,PDIF -S 3800,5600,3800,11500,300,*,UP,PDIF -S 14600,5700,14600,7600,300,*,UP,PDIF -S 15800,5700,15800,7600,300,*,UP,PDIF -S 15200,5700,15200,7600,300,*,UP,PDIF -S 14900,5500,14900,7800,100,*,UP,PTRANS -S 15500,5500,15500,7800,100,*,UP,PTRANS -S 700,12000,16500,12000,300,*,RIGHT,NTIE -S 800,5000,800,12100,300,*,UP,NTIE -S 700,5100,2700,5100,300,*,RIGHT,NTIE -S 11600,5100,14000,5100,300,*,RIGHT,NTIE -S 14500,5100,15300,5100,300,*,RIGHT,NTIE -S 1400,5100,1400,6400,1100,*,DOWN,NTIE -S 15700,5100,16500,5100,300,*,RIGHT,NTIE -S 10100,5100,11000,5100,300,*,RIGHT,NTIE -S 7700,5100,9500,5100,300,*,RIGHT,NTIE -S 16400,5000,16400,12100,300,*,UP,NTIE -S 6100,5100,7100,5100,300,*,RIGHT,NTIE -S 15500,8100,15500,12000,2000,*,DOWN,NTIE -S 2200,8900,2200,9900,300,*,UP,NTIE -S 2000,5000,2000,9100,300,*,UP,NTIE -S 2000,9700,2000,12000,300,*,UP,NTIE -S 800,-300,800,4100,300,*,UP,PTIE -S 700,-200,15300,-200,300,*,RIGHT,PTIE -S 15200,-300,15200,1900,300,*,DOWN,PTIE -S 700,4000,2700,4000,300,*,RIGHT,PTIE -S 15200,1800,16500,1800,300,*,LEFT,PTIE -S 14900,0,14900,1900,300,*,DOWN,PTIE -S 14600,0,14600,1900,300,*,DOWN,PTIE -S 15700,4000,16500,4000,300,*,LEFT,PTIE -S 6100,4000,7100,4000,300,*,RIGHT,PTIE -S 11600,4000,14000,4000,300,*,RIGHT,PTIE -S 7700,4000,10400,4000,300,*,RIGHT,PTIE -S 16400,1700,16400,4100,300,*,UP,PTIE -S 14200,3700,14200,3900,100,*,DOWN,POLY -S 15500,2200,15500,2400,100,*,DOWN,POLY -S 15500,3700,15500,5500,100,*,UP,POLY -S 11300,5500,14900,5500,100,*,RIGHT,POLY -S 11400,4500,11400,5300,100,*,DOWN,POLY -S 10600,4600,11200,4600,100,*,LEFT,POLY -S 10600,3800,10600,4500,100,*,DOWN,POLY -S 14900,3700,14900,4300,100,*,UP,POLY -S 14200,4500,14900,4500,300,*,RIGHT,POLY -S 14300,4700,14300,5300,100,*,DOWN,POLY -S 14200,4700,14200,5300,100,*,DOWN,POLY -S 14300,3700,14300,3900,100,*,DOWN,POLY -S 6500,5400,8300,5400,100,*,RIGHT,POLY -S 6500,3700,8300,3700,100,*,RIGHT,POLY -S 5200,5300,5900,5300,300,*,RIGHT,POLY -S 5900,3700,5900,5400,100,*,UP,POLY -S 11400,3600,14300,3600,100,*,RIGHT,POLY -S 11400,3700,14300,3700,100,*,RIGHT,POLY -S 11400,3800,11400,4100,100,*,DOWN,POLY -S 11300,3600,11300,4100,100,*,DOWN,POLY -S 1700,3700,2900,3700,100,*,RIGHT,POLY -S 4700,200,4700,400,100,*,UP,POLY -S 3500,3700,3500,5400,100,*,UP,POLY -S 4100,3700,4100,5400,100,*,UP,POLY -S 4700,3700,4700,5400,100,*,UP,POLY -S 2900,8700,2900,9000,100,*,UP,POLY -S 3600,4500,4000,4500,300,*,RIGHT,POLY -S 7400,3700,7400,5400,200,*,UP,POLY -S 10700,3700,10700,4500,100,*,DOWN,POLY -S 11300,5400,14900,5400,100,*,RIGHT,POLY -S 11300,4500,11300,5400,100,*,DOWN,POLY -S 10800,4500,11300,4500,100,*,LEFT,POLY -S 9800,4600,9800,5400,300,*,DOWN,POLY -S 8900,3700,10700,3700,100,*,RIGHT,POLY -S 8900,5400,10700,5400,100,*,RIGHT,POLY -S 2900,3700,2900,5400,100,*,UP,POLY -S 700,-200,3400,-200,300,*,RIGHT,ALU1 -S 800,-300,800,4100,300,*,UP,ALU1 -S 2000,-300,2000,4100,200,*,UP,ALU1 -S 3200,-300,3200,4100,200,*,UP,ALU1 -S 3800,-700,3800,11400,200,*,UP,ALU1 -S 4400,-300,4400,4100,200,*,UP,ALU1 -S 11000,-300,11000,3200,200,*,UP,ALU1 -S 15200,-300,15200,4000,200,*,UP,ALU1 -S 15700,-700,15700,2300,200,*,DOWN,ALU1 -S 5300,-200,15300,-200,300,*,RIGHT,ALU1 -S 4900,-700,4900,300,200,*,UP,ALU1 -S 8600,-300,8600,4100,200,*,UP,ALU1 -S 9800,-300,9800,4100,200,*,UP,ALU1 -S 7400,-300,7400,3200,200,*,UP,ALU1 -S 6200,-300,6200,4100,200,*,UP,ALU1 -S 1100,5000,1100,8700,900,*,UP,ALU1 -S 700,5100,2100,5100,300,*,LEFT,ALU1 -S 800,5000,800,12100,300,*,DOWN,ALU1 -S 1400,9800,1400,10900,1500,*,UP,ALU1 -S 700,12000,2300,12000,300,*,RIGHT,ALU1 -S 6000,4000,10400,4000,300,*,RIGHT,ALU1 -S 7700,5100,11800,5100,300,*,RIGHT,ALU1 -S 12800,5800,12800,12900,200,*,UP,ALU1 -S 1400,11300,2700,11300,200,*,RIGHT,ALU1 -S 14900,-100,14900,1900,800,*,DOWN,ALU1 -S 5600,4600,7300,4600,200,*,RIGHT,ALU1 -S 6200,5000,6200,12100,200,*,UP,ALU1 -S 5600,900,5600,11400,200,*,UP,ALU1 -S 5000,900,5000,11400,200,*,UP,ALU1 -S 2700,9000,2700,12700,200,*,UP,ALU1 -S 3200,12000,6400,12000,300,*,RIGHT,ALU1 -S 3200,5000,3200,12100,200,*,UP,ALU1 -S 2600,900,2600,8200,200,*,UP,ALU1 -S 11000,5000,11000,12100,200,*,UP,ALU1 -S 8000,600,8000,3300,200,*,UP,ALU1 -S 9200,600,9200,3300,200,*,UP,ALU1 -S 10400,600,10400,3300,200,*,UP,ALU1 -S 7400,5700,7400,12000,200,*,UP,ALU1 -S 9800,5700,9800,12000,200,*,UP,ALU1 -S 6800,600,6800,3300,200,*,UP,ALU1 -S 8600,5000,8600,12000,200,*,UP,ALU1 -S 10400,5800,10400,12900,200,*,UP,ALU1 -S 9200,5800,9200,12900,200,*,UP,ALU1 -S 8000,5800,8000,12900,200,*,UP,ALU1 -S 6800,5800,6800,12900,200,*,UP,ALU1 -S 4400,5000,4400,12100,200,*,UP,ALU1 -S 1400,900,1400,4500,200,*,UP,ALU1 -S 6200,5100,7100,5100,300,*,RIGHT,ALU1 -S 1400,4500,3300,4500,200,*,RIGHT,ALU1 -S 13400,700,13400,3900,200,*,UP,ALU1 -S 12200,4600,12200,11400,200,*,UP,ALU1 -S 11600,5800,11600,12900,200,*,UP,ALU1 -S 14000,3900,14000,12900,200,*,UP,ALU1 -S 12200,700,12200,3900,200,*,UP,ALU1 -S 12800,600,12800,3300,200,*,UP,ALU1 -S 14000,600,14000,3300,200,*,UP,ALU1 -S 12200,3900,14000,3900,200,*,RIGHT,ALU1 -S 11600,600,11600,4600,200,*,UP,ALU1 -S 11100,3900,11100,4600,200,*,UP,ALU1 -S 9700,4600,11100,4600,200,*,LEFT,ALU1 -S 15000,4500,15800,4500,300,*,LEFT,ALU1 -S 15200,5000,15200,12100,200,*,UP,ALU1 -S 13400,4600,13400,11400,200,*,UP,ALU1 -S 11600,4600,13500,4600,200,*,RIGHT,ALU1 -S 15500,8100,15500,12100,2000,*,DOWN,ALU1 -S 1200,8800,1200,9700,500,*,DOWN,ALU1 -S 1800,9200,1800,9400,200,*,DOWN,ALU1 -S 2000,5700,2000,9300,300,*,DOWN,ALU1 -S 14600,2700,14600,7500,200,*,UP,ALU1 -S 15800,2800,15800,7500,200,*,UP,ALU1 -S 6800,1600,16900,1600,300,*,RIGHT,ALU2 -S 7700,30100,7700,35600,6200,*,UP,ALU1 -S 11800,13400,11800,22700,600,*,UP,NWELL -S 11500,13600,12000,13600,300,*,RIGHT,NTIE -S 11900,13600,11900,22600,300,*,UP,NTIE -S 11500,22500,12000,22500,300,*,RIGHT,NTIE -S 11700,13500,11700,22600,600,*,UP,ALU1 -S 4600,29600,10800,29600,900,*,RIGHT,ALU1 -S 11900,24200,11900,28800,300,*,UP,PTIE -S 11500,28700,12000,28700,300,*,RIGHT,PTIE -S 11400,24300,12000,24300,300,*,RIGHT,PTIE -S 11300,28900,11300,29300,300,*,UP,ALU1 -S 11700,24200,11700,29300,600,*,UP,ALU1 -S 3700,13400,3700,22700,800,*,UP,NWELL -S 4100,24900,4100,28200,300,*,UP,NDIF -S 4100,14100,4100,22000,300,*,UP,PDIF -S 3500,13600,4100,13600,300,*,RIGHT,NTIE -S 3500,13600,3500,22600,300,*,UP,NTIE -S 3500,22500,4100,22500,300,*,RIGHT,NTIE -S 3400,28700,4200,28700,300,*,RIGHT,PTIE -S 3500,24200,3500,28800,300,*,UP,PTIE -S 3400,24300,4200,24300,300,*,RIGHT,PTIE -S 3800,13500,3800,22600,800,*,UP,ALU1 -S 6400,23100,6400,23800,200,*,UP,ALU1 -S 3800,24200,3800,29300,800,*,UP,ALU1 -S 3400,28000,3400,28800,100,*,UP,ALU1 -S 9500,14200,9500,29100,300,*,UP,ALU1 -S 10700,14200,10700,29100,300,*,UP,ALU1 -S 10100,23700,10100,28800,300,*,UP,ALU1 -S 11300,24200,11300,28800,300,*,UP,ALU1 -S 11300,24800,11300,28200,300,*,UP,NDIF -S 10700,24800,10700,28200,300,*,UP,NDIF -S 10100,24800,10100,28200,300,*,UP,NDIF -S 9500,24800,9500,28200,300,*,UP,NDIF -S 9200,24600,9200,28400,100,*,UP,NTRANS -S 9800,24600,9800,28400,100,*,UP,NTRANS -S 10400,24600,10400,28400,100,*,UP,NTRANS -S 11000,24600,11000,28400,100,*,UP,NTRANS -S 9000,28700,11400,28700,300,*,RIGHT,PTIE -S 11300,14100,11300,22000,300,*,UP,PDIF -S 10700,14100,10700,22000,200,*,UP,PDIF -S 10100,14100,10100,22000,200,*,UP,PDIF -S 9500,14100,9500,22000,200,*,UP,PDIF -S 9200,13900,9200,22200,100,*,UP,PTRANS -S 10100,13800,10100,22600,300,*,UP,ALU1 -S 9800,13900,9800,22200,100,*,UP,PTRANS -S 10400,13900,10400,22200,100,*,UP,PTRANS -S 11000,13900,11000,22200,100,*,UP,PTRANS -S 10300,13400,10300,22700,2800,*,UP,NWELL -S 11300,13800,11300,22600,300,*,UP,ALU1 -S 9000,13600,10400,13600,300,*,RIGHT,NTIE -S 11000,13600,11400,13600,300,*,RIGHT,NTIE -S 10700,13300,10700,13900,200,*,UP,POLY -S 9200,13900,11000,13900,100,*,RIGHT,POLY -S 9000,13600,10400,13600,300,*,RIGHT,ALU1 -S 11000,13600,11400,13600,300,*,RIGHT,ALU1 -S 10700,23700,10700,23900,200,*,DOWN,POLY -S 9000,24300,10400,24300,300,*,RIGHT,PTIE -S 11000,24300,11400,24300,300,*,RIGHT,PTIE -S 9200,24600,11000,24600,100,*,RIGHT,POLY -S 10700,23800,10700,24600,200,*,UP,POLY -S 10700,23800,11200,23800,300,*,RIGHT,POLY -S 11200,23200,11200,23800,200,*,UP,ALU1 -S 9000,22500,11400,22500,300,*,RIGHT,NTIE -S 7100,14200,7100,29100,300,*,UP,ALU1 -S 8300,14200,8300,29100,300,*,UP,ALU1 -S 7700,23700,7700,28800,300,*,UP,ALU1 -S 8900,24200,8900,28800,300,*,UP,ALU1 -S 8900,24800,8900,28200,300,*,UP,NDIF -S 8300,24800,8300,28200,300,*,UP,NDIF -S 7700,24800,7700,28200,300,*,UP,NDIF -S 7100,24800,7100,28200,300,*,UP,NDIF -S 6800,24600,6800,28400,100,*,UP,NTRANS -S 7400,24600,7400,28400,100,*,UP,NTRANS -S 8000,24600,8000,28400,100,*,UP,NTRANS -S 8600,24600,8600,28400,100,*,UP,NTRANS -S 6600,28700,9000,28700,300,*,RIGHT,PTIE -S 8900,14100,8900,22000,300,*,UP,PDIF -S 8300,14100,8300,22000,200,*,UP,PDIF -S 7700,14100,7700,22000,200,*,UP,PDIF -S 7100,14100,7100,22000,200,*,UP,PDIF -S 6800,13900,6800,22200,100,*,UP,PTRANS -S 7700,13800,7700,22600,300,*,UP,ALU1 -S 7400,13900,7400,22200,100,*,UP,PTRANS -S 8000,13900,8000,22200,100,*,UP,PTRANS -S 8600,13900,8600,22200,100,*,UP,PTRANS -S 7900,13400,7900,22700,2800,*,UP,NWELL -S 8900,13800,8900,22600,300,*,UP,ALU1 -S 6600,13600,8000,13600,300,*,RIGHT,NTIE -S 8600,13600,9000,13600,300,*,RIGHT,NTIE -S 8300,13300,8300,13900,200,*,UP,POLY -S 6800,13900,8600,13900,100,*,RIGHT,POLY -S 6600,13600,8000,13600,300,*,RIGHT,ALU1 -S 8600,13600,9000,13600,300,*,RIGHT,ALU1 -S 8300,23700,8300,23900,200,*,DOWN,POLY -S 6600,24300,8000,24300,300,*,RIGHT,PTIE -S 8600,24300,9000,24300,300,*,RIGHT,PTIE -S 6800,24600,8600,24600,100,*,RIGHT,POLY -S 8300,23800,8300,24600,200,*,UP,POLY -S 8300,23800,8800,23800,300,*,RIGHT,POLY -S 8800,23200,8800,23800,200,*,UP,ALU1 -S 6600,22500,9000,22500,300,*,RIGHT,NTIE -S 5900,13000,5900,14300,300,*,DOWN,ALU1 -S 6500,13500,6500,22600,300,*,UP,ALU1 -S 4200,13600,5400,13600,300,*,RIGHT,ALU1 -S 5900,13100,5900,13900,200,*,UP,POLY -S 4200,22500,6600,22500,300,*,RIGHT,NTIE -S 5900,23800,6400,23800,300,*,RIGHT,POLY -S 5900,23800,5900,24600,200,*,UP,POLY -S 4400,24600,6200,24600,100,*,RIGHT,POLY -S 6200,24300,6600,24300,300,*,RIGHT,PTIE -S 4200,24300,5600,24300,300,*,RIGHT,PTIE -S 5900,23700,5900,23900,200,*,DOWN,POLY -S 4400,13900,6200,13900,100,*,RIGHT,POLY -S 6200,13600,6600,13600,300,*,RIGHT,NTIE -S 4200,13600,5600,13600,300,*,RIGHT,NTIE -S 5500,13400,5500,22700,2800,*,UP,NWELL -S 6200,13900,6200,22200,100,*,UP,PTRANS -S 5600,13900,5600,22200,100,*,UP,PTRANS -S 5000,13900,5000,22200,100,*,UP,PTRANS -S 5300,13800,5300,22600,300,*,UP,ALU1 -S 4400,13900,4400,22200,100,*,UP,PTRANS -S 4700,14100,4700,22000,200,*,UP,PDIF -S 5300,14100,5300,22000,200,*,UP,PDIF -S 5900,14100,5900,22000,200,*,UP,PDIF -S 6500,14100,6500,22000,300,*,UP,PDIF -S 4200,28700,6600,28700,300,*,RIGHT,PTIE -S 6200,24600,6200,28400,100,*,UP,NTRANS -S 5600,24600,5600,28400,100,*,UP,NTRANS -S 5000,24600,5000,28400,100,*,UP,NTRANS -S 4400,24600,4400,28400,100,*,UP,NTRANS -S 4700,24800,4700,28200,300,*,UP,NDIF -S 5300,24800,5300,28200,300,*,UP,NDIF -S 5900,24800,5900,28200,300,*,UP,NDIF -S 6500,24800,6500,28200,300,*,UP,NDIF -S 6500,24200,6500,28800,300,*,UP,ALU1 -S 5300,23700,5300,28800,300,*,UP,ALU1 -S 5900,14200,5900,29100,300,*,UP,ALU1 -S 4700,14200,4700,29100,300,*,UP,ALU1 -S 5900,13100,6500,13100,200,*,RIGHT,POLY -S 6400,13500,6400,13700,200,*,DOWN,ALU1 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -V 16300,23200,CONT_VIA -V 16900,23200,CONT_VIA -V 16500,1600,CONT_VIA -V 16900,1600,CONT_VIA -V 15800,3400,CONT_DIF_N -V 15800,2800,CONT_DIF_N -V 14600,2700,CONT_DIF_N -V 8600,1500,CONT_DIF_N -V 8600,1100,CONT_DIF_N -V 6800,2900,CONT_DIF_N -V 7400,2800,CONT_DIF_N -V 7400,3300,CONT_DIF_N -V 8000,2500,CONT_DIF_N -V 7400,700,CONT_DIF_N -V 8000,2100,CONT_DIF_N -V 7400,1100,CONT_DIF_N -V 7400,1500,CONT_DIF_N -V 8000,3300,CONT_DIF_N -V 8000,2900,CONT_DIF_N -V 6800,2500,CONT_DIF_N -V 6800,2100,CONT_DIF_N -V 6800,3300,CONT_DIF_N -V 6200,700,CONT_DIF_N -V 11000,1100,CONT_DIF_N -V 5600,3300,CONT_DIF_N -V 8600,700,CONT_DIF_N -V 8600,3100,CONT_DIF_N -V 8600,2700,CONT_DIF_N -V 8600,1900,CONT_DIF_N -V 7400,1900,CONT_DIF_N -V 5600,2500,CONT_DIF_N -V 11000,3100,CONT_DIF_N -V 11000,2700,CONT_DIF_N -V 6200,3100,CONT_DIF_N -V 6200,2700,CONT_DIF_N -V 6200,1900,CONT_DIF_N -V 6200,1500,CONT_DIF_N -V 6200,1100,CONT_DIF_N -V 9800,1500,CONT_DIF_N -V 8000,700,CONT_DIF_N -V 9200,2500,CONT_DIF_N -V 5600,2900,CONT_DIF_N -V 5600,900,CONT_DIF_N -V 5600,1300,CONT_DIF_N -V 5600,1700,CONT_DIF_N -V 5600,2100,CONT_DIF_N -V 11000,700,CONT_DIF_N -V 9200,700,CONT_DIF_N -V 10400,700,CONT_DIF_N -V 11000,1900,CONT_DIF_N -V 9800,1900,CONT_DIF_N -V 9800,700,CONT_DIF_N -V 9800,1100,CONT_DIF_N -V 10400,2900,CONT_DIF_N -V 9200,1200,CONT_DIF_N -V 10400,2100,CONT_DIF_N -V 10400,3300,CONT_DIF_N -V 9800,2800,CONT_DIF_N -V 9200,2100,CONT_DIF_N -V 9200,3300,CONT_DIF_N -V 9200,2900,CONT_DIF_N -V 11000,1500,CONT_DIF_N -V 9800,3300,CONT_DIF_N -V 5000,3300,CONT_DIF_N -V 5000,2900,CONT_DIF_N -V 5000,2100,CONT_DIF_N -V 5000,2500,CONT_DIF_N -V 5000,900,CONT_DIF_N -V 5000,1300,CONT_DIF_N -V 10400,1200,CONT_DIF_N -V 10400,2500,CONT_DIF_N -V 8000,1200,CONT_DIF_N -V 3200,1500,CONT_DIF_N -V 3200,1100,CONT_DIF_N -V 3800,2900,CONT_DIF_N -V 3800,2100,CONT_DIF_N -V 4400,1100,CONT_DIF_N -V 4400,1500,CONT_DIF_N -V 5000,1700,CONT_DIF_N -V 3800,2500,CONT_DIF_N -V 2000,1500,CONT_DIF_N -V 2000,1900,CONT_DIF_N -V 2000,2700,CONT_DIF_N -V 4400,1900,CONT_DIF_N -V 4400,2700,CONT_DIF_N -V 4400,3100,CONT_DIF_N -V 4400,700,CONT_DIF_N -V 2600,3300,CONT_DIF_N -V 2600,2900,CONT_DIF_N -V 2600,2100,CONT_DIF_N -V 2600,2500,CONT_DIF_N -V 3800,3300,CONT_DIF_N -V 3800,1700,CONT_DIF_N -V 3800,1300,CONT_DIF_N -V 3800,900,CONT_DIF_N -V 1400,1700,CONT_DIF_N -V 1400,3300,CONT_DIF_N -V 1400,2900,CONT_DIF_N -V 1400,2100,CONT_DIF_N -V 3200,700,CONT_DIF_N -V 3200,3100,CONT_DIF_N -V 3200,2700,CONT_DIF_N -V 3200,1900,CONT_DIF_N -V 1400,1300,CONT_DIF_N -V 2600,1700,CONT_DIF_N -V 6800,1200,CONT_DIF_N -V 6800,700,CONT_DIF_N -V 2600,900,CONT_DIF_N -V 2600,1300,CONT_DIF_N -V 2000,700,CONT_DIF_N -V 2000,1100,CONT_DIF_N -V 12200,1500,CONT_DIF_N -V 14000,2100,CONT_DIF_N -V 11600,700,CONT_DIF_N -V 12800,1200,CONT_DIF_N -V 14000,1200,CONT_DIF_N -V 14000,700,CONT_DIF_N -V 1400,2500,CONT_DIF_N -V 1400,900,CONT_DIF_N -V 11600,2100,CONT_DIF_N -V 11600,3300,CONT_DIF_N -V 11600,2900,CONT_DIF_N -V 12200,3300,CONT_DIF_N -V 12200,1900,CONT_DIF_N -V 12200,700,CONT_DIF_N -V 12200,1100,CONT_DIF_N -V 14000,3300,CONT_DIF_N -V 13400,3300,CONT_DIF_N -V 12800,2900,CONT_DIF_N -V 12800,3300,CONT_DIF_N -V 14000,2900,CONT_DIF_N -V 13400,1500,CONT_DIF_N -V 12200,2800,CONT_DIF_N -V 11600,1200,CONT_DIF_N -V 11600,2500,CONT_DIF_N -V 12800,2100,CONT_DIF_N -V 12800,2500,CONT_DIF_N -V 12800,700,CONT_DIF_N -V 13400,2800,CONT_DIF_N -V 14000,2500,CONT_DIF_N -V 13400,1100,CONT_DIF_N -V 13400,700,CONT_DIF_N -V 13400,1900,CONT_DIF_N -V 15200,3100,CONT_DIF_N -V 15200,2700,CONT_DIF_N -V 14600,3300,CONT_DIF_N -V 12200,2300,CONT_DIF_N -V 13400,2300,CONT_DIF_N -V 14600,6200,CONT_DIF_P -V 14600,6600,CONT_DIF_P -V 14600,7000,CONT_DIF_P -V 15200,7000,CONT_DIF_P -V 15200,6600,CONT_DIF_P -V 15200,5800,CONT_DIF_P -V 15200,6200,CONT_DIF_P -V 15800,7000,CONT_DIF_P -V 12800,7400,CONT_DIF_P -V 12800,6200,CONT_DIF_P -V 12800,7000,CONT_DIF_P -V 12800,6600,CONT_DIF_P -V 15800,6200,CONT_DIF_P -V 15800,5800,CONT_DIF_P -V 15800,6600,CONT_DIF_P -V 14600,5800,CONT_DIF_P -V 8000,9000,CONT_DIF_P -V 8000,10600,CONT_DIF_P -V 8000,11000,CONT_DIF_P -V 8000,5800,CONT_DIF_P -V 8000,8200,CONT_DIF_P -V 8000,8600,CONT_DIF_P -V 8000,11400,CONT_DIF_P -V 12800,5800,CONT_DIF_P -V 8000,7400,CONT_DIF_P -V 6800,6200,CONT_DIF_P -V 8000,6200,CONT_DIF_P -V 8000,9400,CONT_DIF_P -V 8000,9800,CONT_DIF_P -V 8000,6600,CONT_DIF_P -V 8000,7000,CONT_DIF_P -V 8000,10200,CONT_DIF_P -V 8000,7800,CONT_DIF_P -V 8600,7800,CONT_DIF_P -V 6800,10600,CONT_DIF_P -V 6800,11000,CONT_DIF_P -V 6800,5800,CONT_DIF_P -V 6800,8200,CONT_DIF_P -V 6800,8600,CONT_DIF_P -V 6800,11400,CONT_DIF_P -V 6800,7400,CONT_DIF_P -V 8600,11400,CONT_DIF_P -V 6800,9400,CONT_DIF_P -V 6800,9800,CONT_DIF_P -V 6800,6600,CONT_DIF_P -V 6800,7000,CONT_DIF_P -V 6800,10200,CONT_DIF_P -V 6800,7800,CONT_DIF_P -V 6800,9000,CONT_DIF_P -V 7400,8600,CONT_DIF_P -V 8600,11000,CONT_DIF_P -V 8600,10600,CONT_DIF_P -V 8600,9800,CONT_DIF_P -V 8600,7000,CONT_DIF_P -V 8600,5800,CONT_DIF_P -V 8600,6200,CONT_DIF_P -V 8600,8600,CONT_DIF_P -V 6200,5800,CONT_DIF_P -V 8600,8200,CONT_DIF_P -V 8600,9400,CONT_DIF_P -V 7400,10600,CONT_DIF_P -V 7400,11000,CONT_DIF_P -V 7400,7800,CONT_DIF_P -V 7400,8200,CONT_DIF_P -V 7400,11400,CONT_DIF_P -V 6200,10600,CONT_DIF_P -V 7400,6200,CONT_DIF_P -V 7400,5800,CONT_DIF_P -V 7400,7000,CONT_DIF_P -V 7400,9800,CONT_DIF_P -V 7400,9400,CONT_DIF_P -V 6200,6200,CONT_DIF_P -V 6200,7000,CONT_DIF_P -V 5600,11000,CONT_DIF_P -V 6200,9400,CONT_DIF_P -V 6200,9800,CONT_DIF_P -V 6200,11000,CONT_DIF_P -V 6200,7800,CONT_DIF_P -V 6200,8200,CONT_DIF_P -V 6200,11400,CONT_DIF_P -V 6200,8600,CONT_DIF_P -V 5600,10600,CONT_DIF_P -V 5600,9400,CONT_DIF_P -V 5600,9800,CONT_DIF_P -V 5600,6600,CONT_DIF_P -V 5600,7000,CONT_DIF_P -V 5600,7800,CONT_DIF_P -V 5600,10200,CONT_DIF_P -V 5600,9000,CONT_DIF_P -V 9800,9400,CONT_DIF_P -V 9800,11000,CONT_DIF_P -V 5600,5800,CONT_DIF_P -V 5600,8200,CONT_DIF_P -V 5600,8600,CONT_DIF_P -V 5600,11400,CONT_DIF_P -V 5600,7400,CONT_DIF_P -V 5600,6200,CONT_DIF_P -V 9800,8200,CONT_DIF_P -V 9800,11400,CONT_DIF_P -V 9800,8600,CONT_DIF_P -V 9800,6200,CONT_DIF_P -V 9800,5800,CONT_DIF_P -V 9800,7000,CONT_DIF_P -V 11000,7000,CONT_DIF_P -V 9800,9800,CONT_DIF_P -V 11000,6200,CONT_DIF_P -V 11000,8600,CONT_DIF_P -V 11000,11400,CONT_DIF_P -V 11000,8200,CONT_DIF_P -V 11000,9400,CONT_DIF_P -V 9800,10600,CONT_DIF_P -V 9200,7000,CONT_DIF_P -V 9800,7800,CONT_DIF_P -V 9200,7800,CONT_DIF_P -V 9200,9000,CONT_DIF_P -V 11000,7800,CONT_DIF_P -V 11000,11000,CONT_DIF_P -V 11000,10600,CONT_DIF_P -V 11000,9800,CONT_DIF_P -V 9200,8200,CONT_DIF_P -V 11000,5800,CONT_DIF_P -V 9200,11400,CONT_DIF_P -V 9200,7400,CONT_DIF_P -V 9200,6200,CONT_DIF_P -V 9200,9400,CONT_DIF_P -V 9200,9800,CONT_DIF_P -V 9200,6600,CONT_DIF_P -V 10400,6600,CONT_DIF_P -V 9200,10200,CONT_DIF_P -V 10400,10200,CONT_DIF_P -V 10400,7800,CONT_DIF_P -V 10400,9000,CONT_DIF_P -V 9200,10600,CONT_DIF_P -V 9200,11000,CONT_DIF_P -V 9200,5800,CONT_DIF_P -V 10400,5800,CONT_DIF_P -V 9200,8600,CONT_DIF_P -V 10400,8600,CONT_DIF_P -V 10400,11400,CONT_DIF_P -V 10400,7400,CONT_DIF_P -V 10400,6200,CONT_DIF_P -V 10400,9400,CONT_DIF_P -V 10400,9800,CONT_DIF_P -V 10400,10600,CONT_DIF_P -V 5000,7800,CONT_DIF_P -V 5000,9000,CONT_DIF_P -V 5000,8600,CONT_DIF_P -V 5000,11400,CONT_DIF_P -V 5000,7400,CONT_DIF_P -V 5000,6200,CONT_DIF_P -V 10400,8200,CONT_DIF_P -V 10400,7000,CONT_DIF_P -V 5000,9800,CONT_DIF_P -V 5000,10600,CONT_DIF_P -V 5000,6600,CONT_DIF_P -V 5000,11000,CONT_DIF_P -V 5000,8200,CONT_DIF_P -V 5000,5800,CONT_DIF_P -V 10400,11000,CONT_DIF_P -V 5000,7000,CONT_DIF_P -V 4400,8200,CONT_DIF_P -V 4400,11000,CONT_DIF_P -V 4400,9800,CONT_DIF_P -V 4400,5800,CONT_DIF_P -V 4400,7000,CONT_DIF_P -V 4400,6200,CONT_DIF_P -V 5000,9400,CONT_DIF_P -V 5000,10200,CONT_DIF_P -V 3800,7400,CONT_DIF_P -V 3800,11400,CONT_DIF_P -V 3800,9000,CONT_DIF_P -V 3800,7800,CONT_DIF_P -V 4400,9400,CONT_DIF_P -V 4400,10600,CONT_DIF_P -V 4400,8600,CONT_DIF_P -V 4400,11400,CONT_DIF_P -V 3800,7000,CONT_DIF_P -V 3800,10200,CONT_DIF_P -V 4400,7800,CONT_DIF_P -V 3800,8200,CONT_DIF_P -V 3800,11000,CONT_DIF_P -V 3800,6600,CONT_DIF_P -V 3800,10600,CONT_DIF_P -V 3800,6200,CONT_DIF_P -V 3200,8600,CONT_DIF_P -V 3200,10600,CONT_DIF_P -V 3800,8600,CONT_DIF_P -V 3200,6200,CONT_DIF_P -V 3200,7000,CONT_DIF_P -V 3200,5800,CONT_DIF_P -V 3800,9800,CONT_DIF_P -V 3800,9400,CONT_DIF_P -V 2600,8200,CONT_DIF_P -V 2600,5800,CONT_DIF_P -V 3800,5800,CONT_DIF_P -V 3200,9800,CONT_DIF_P -V 3200,11000,CONT_DIF_P -V 3200,7800,CONT_DIF_P -V 3200,8200,CONT_DIF_P -V 3200,11400,CONT_DIF_P -V 12200,7000,CONT_DIF_P -V 12200,9400,CONT_DIF_P -V 3200,9400,CONT_DIF_P -V 2600,7000,CONT_DIF_P -V 2600,7400,CONT_DIF_P -V 2600,6200,CONT_DIF_P -V 2600,6600,CONT_DIF_P -V 2600,7800,CONT_DIF_P -V 11600,9000,CONT_DIF_P -V 12200,10600,CONT_DIF_P -V 12200,7800,CONT_DIF_P -V 12200,8200,CONT_DIF_P -V 12200,11400,CONT_DIF_P -V 12200,8600,CONT_DIF_P -V 12200,6200,CONT_DIF_P -V 12200,5800,CONT_DIF_P -V 11600,7400,CONT_DIF_P -V 11600,6200,CONT_DIF_P -V 12200,9800,CONT_DIF_P -V 11600,9800,CONT_DIF_P -V 11600,6600,CONT_DIF_P -V 11600,7000,CONT_DIF_P -V 11600,10200,CONT_DIF_P -V 11600,7800,CONT_DIF_P -V 13400,9400,CONT_DIF_P -V 13400,9800,CONT_DIF_P -V 12200,11000,CONT_DIF_P -V 11600,11000,CONT_DIF_P -V 11600,5800,CONT_DIF_P -V 11600,8200,CONT_DIF_P -V 11600,8600,CONT_DIF_P -V 11600,11400,CONT_DIF_P -V 13400,10600,CONT_DIF_P -V 12800,9000,CONT_DIF_P -V 11600,9400,CONT_DIF_P -V 12800,10200,CONT_DIF_P -V 13400,7000,CONT_DIF_P -V 13400,5800,CONT_DIF_P -V 13400,6200,CONT_DIF_P -V 13400,8600,CONT_DIF_P -V 12800,9800,CONT_DIF_P -V 12800,9400,CONT_DIF_P -V 11600,10600,CONT_DIF_P -V 12800,8600,CONT_DIF_P -V 13400,11400,CONT_DIF_P -V 13400,8200,CONT_DIF_P -V 13400,7800,CONT_DIF_P -V 13400,11000,CONT_DIF_P -V 14000,11400,CONT_DIF_P -V 14000,8600,CONT_DIF_P -V 14000,9000,CONT_DIF_P -V 14000,7800,CONT_DIF_P -V 14000,10200,CONT_DIF_P -V 12800,8200,CONT_DIF_P -V 12800,7800,CONT_DIF_P -V 12800,10600,CONT_DIF_P -V 14000,11000,CONT_DIF_P -V 14000,10600,CONT_DIF_P -V 14000,7000,CONT_DIF_P -V 14000,6600,CONT_DIF_P -V 14000,9800,CONT_DIF_P -V 14000,9400,CONT_DIF_P -V 14000,6200,CONT_DIF_P -V 12800,11400,CONT_DIF_P -V 13400,7400,CONT_DIF_P -V 12200,7400,CONT_DIF_P -V 13400,9000,CONT_DIF_P -V 12200,9000,CONT_DIF_P -V 12200,10200,CONT_DIF_P -V 13400,10200,CONT_DIF_P -V 14000,8200,CONT_DIF_P -V 12800,11000,CONT_DIF_P -V 15800,7500,CONT_DIF_P -V 15200,7500,CONT_DIF_P -V 1400,11300,CONT_DIF_P -V 1400,6900,CONT_DIF_P -V 14000,5800,CONT_DIF_P -V 13400,6600,CONT_DIF_P -V 12200,6600,CONT_DIF_P -V 14000,7400,CONT_DIF_P -V 14600,7500,CONT_DIF_P -V 800,5900,CONT_BODY_N -V 800,5500,CONT_BODY_N -V 800,9400,CONT_BODY_N -V 800,12000,CONT_BODY_N -V 800,9000,CONT_BODY_N -V 800,8600,CONT_BODY_N -V 800,8200,CONT_BODY_N -V 800,7800,CONT_BODY_N -V 800,7400,CONT_BODY_N -V 800,7000,CONT_BODY_N -V 800,6300,CONT_BODY_N -V 800,5100,CONT_BODY_N -V 800,10400,CONT_BODY_N -V 800,10800,CONT_BODY_N -V 800,11200,CONT_BODY_N -V 800,11600,CONT_BODY_N -V 14800,9500,CONT_BODY_N -V 14800,9100,CONT_BODY_N -V 14800,11600,CONT_BODY_N -V 14800,10400,CONT_BODY_N -V 14800,8300,CONT_BODY_N -V 14800,10800,CONT_BODY_N -V 14800,11200,CONT_BODY_N -V 14800,12000,CONT_BODY_N -V 15200,9500,CONT_BODY_N -V 15200,12000,CONT_BODY_N -V 15200,11200,CONT_BODY_N -V 15200,10800,CONT_BODY_N -V 15200,8300,CONT_BODY_N -V 15200,10400,CONT_BODY_N -V 15200,11600,CONT_BODY_N -V 15200,9100,CONT_BODY_N -V 15600,12000,CONT_BODY_N -V 15600,9500,CONT_BODY_N -V 15600,9100,CONT_BODY_N -V 15600,11600,CONT_BODY_N -V 15600,10400,CONT_BODY_N -V 15600,8300,CONT_BODY_N -V 15600,10800,CONT_BODY_N -V 15600,11200,CONT_BODY_N -V 16000,9100,CONT_BODY_N -V 16000,9500,CONT_BODY_N -V 16000,12000,CONT_BODY_N -V 16000,11200,CONT_BODY_N -V 16000,10800,CONT_BODY_N -V 16000,8300,CONT_BODY_N -V 16000,10400,CONT_BODY_N -V 16000,11600,CONT_BODY_N -V 11700,5100,CONT_BODY_N -V 2000,10700,CONT_BODY_N -V 2000,10300,CONT_BODY_N -V 1400,6300,CONT_BODY_N -V 1400,5900,CONT_BODY_N -V 1400,5500,CONT_BODY_N -V 1400,5100,CONT_BODY_N -V 2000,5100,CONT_BODY_N -V 3200,12000,CONT_BODY_N -V 1700,12000,CONT_BODY_N -V 1200,12000,CONT_BODY_N -V 6600,5100,CONT_BODY_N -V 7000,5100,CONT_BODY_N -V 8600,5100,CONT_BODY_N -V 6200,5100,CONT_BODY_N -V 6300,12000,CONT_BODY_N -V 3200,5100,CONT_BODY_N -V 3600,12000,CONT_BODY_N -V 4000,12000,CONT_BODY_N -V 4800,12000,CONT_BODY_N -V 4400,5100,CONT_BODY_N -V 9000,5100,CONT_BODY_N -V 9400,5100,CONT_BODY_N -V 11000,5100,CONT_BODY_N -V 7400,12000,CONT_BODY_N -V 7800,5100,CONT_BODY_N -V 8200,5100,CONT_BODY_N -V 4400,12000,CONT_BODY_N -V 5300,12000,CONT_BODY_N -V 5800,12000,CONT_BODY_N -V 9800,12000,CONT_BODY_N -V 8600,12000,CONT_BODY_N -V 16400,11200,CONT_BODY_N -V 16400,7100,CONT_BODY_N -V 16400,10800,CONT_BODY_N -V 16400,8300,CONT_BODY_N -V 16400,9100,CONT_BODY_N -V 16400,5500,CONT_BODY_N -V 10600,5100,CONT_BODY_N -V 10200,5100,CONT_BODY_N -V 16400,5100,CONT_BODY_N -V 16400,10400,CONT_BODY_N -V 16400,7900,CONT_BODY_N -V 16400,11600,CONT_BODY_N -V 16400,9500,CONT_BODY_N -V 16400,12000,CONT_BODY_N -V 16400,5900,CONT_BODY_N -V 16400,6300,CONT_BODY_N -V 2100,12000,CONT_BODY_N -V 11000,12000,CONT_BODY_N -V 15200,5100,CONT_BODY_N -V 800,-200,CONT_BODY_P -V 7400,-200,CONT_BODY_P -V 6200,-200,CONT_BODY_P -V 2000,-200,CONT_BODY_P -V 3200,-200,CONT_BODY_P -V 4400,-200,CONT_BODY_P -V 9800,-200,CONT_BODY_P -V 11000,-200,CONT_BODY_P -V 8600,-200,CONT_BODY_P -V 12000,-200,CONT_BODY_P -V 12400,-200,CONT_BODY_P -V 1200,-200,CONT_BODY_P -V 13200,-200,CONT_BODY_P -V 12800,-200,CONT_BODY_P -V 14800,-200,CONT_BODY_P -V 14400,-200,CONT_BODY_P -V 13600,-200,CONT_BODY_P -V 14000,-200,CONT_BODY_P -V 10600,-200,CONT_BODY_P -V 10200,-200,CONT_BODY_P -V 9000,-200,CONT_BODY_P -V 9400,-200,CONT_BODY_P -V 8200,-200,CONT_BODY_P -V 7800,-200,CONT_BODY_P -V 7000,-200,CONT_BODY_P -V 6600,-200,CONT_BODY_P -V 5800,-200,CONT_BODY_P -V 5400,-200,CONT_BODY_P -V 11600,-200,CONT_BODY_P -V 15200,-200,CONT_BODY_P -V 1600,-200,CONT_BODY_P -V 2400,-200,CONT_BODY_P -V 2800,-200,CONT_BODY_P -V 800,300,CONT_BODY_P -V 800,4000,CONT_BODY_P -V 800,3100,CONT_BODY_P -V 800,2700,CONT_BODY_P -V 800,1900,CONT_BODY_P -V 800,1500,CONT_BODY_P -V 800,1100,CONT_BODY_P -V 800,700,CONT_BODY_P -V 15200,200,CONT_BODY_P -V 14700,1800,CONT_BODY_P -V 14700,1400,CONT_BODY_P -V 15200,1400,CONT_BODY_P -V 14700,1000,CONT_BODY_P -V 15200,1000,CONT_BODY_P -V 14700,600,CONT_BODY_P -V 15200,600,CONT_BODY_P -V 14700,200,CONT_BODY_P -V 8600,4000,CONT_BODY_P -V 6200,4000,CONT_BODY_P -V 10300,4000,CONT_BODY_P -V 9900,4000,CONT_BODY_P -V 9400,4000,CONT_BODY_P -V 15200,1800,CONT_BODY_P -V 3200,4000,CONT_BODY_P -V 4400,4000,CONT_BODY_P -V 6600,4000,CONT_BODY_P -V 7000,4000,CONT_BODY_P -V 8200,4000,CONT_BODY_P -V 9000,4000,CONT_BODY_P -V 7800,4000,CONT_BODY_P -V 2000,4000,CONT_BODY_P -V 16400,4000,CONT_BODY_P -V 16400,4000,CONT_BODY_P -V 15200,4000,CONT_BODY_P -V 16400,3200,CONT_BODY_P -V 16400,2800,CONT_BODY_P -V 7400,4600,CONT_POLY -V 4900,300,CONT_POLY -V 3300,4500,CONT_POLY -V 2700,8900,CONT_POLY -V 5100,5300,CONT_POLY -V 14500,3800,CONT_POLY -V 15700,2300,CONT_POLY -V 1800,9400,CONT_POLY -V 11100,4000,CONT_POLY -V 15100,4500,CONT_POLY -V 9800,4600,CONT_POLY -V 4900,-700,CONT_VIA -V 3800,-700,CONT_VIA -V 15700,-700,CONT_VIA -V 800,3500,CONT_VIA -V 800,2300,CONT_VIA -V 800,6600,CONT_VIA -V 800,9800,CONT_VIA -V 14800,8700,CONT_VIA -V 14800,10000,CONT_VIA -V 15200,10000,CONT_VIA -V 15200,8700,CONT_VIA -V 15600,8700,CONT_VIA -V 15600,10000,CONT_VIA -V 16000,10000,CONT_VIA -V 16000,8700,CONT_VIA -V 2000,9900,CONT_VIA -V 6200,6600,CONT_VIA -V 6200,7400,CONT_VIA -V 8600,3500,CONT_VIA -V 10400,1600,CONT_VIA -V 9200,1600,CONT_VIA -V 7400,9000,CONT_VIA -V 7400,10200,CONT_VIA -V 11000,2300,CONT_VIA -V 11000,6600,CONT_VIA -V 7400,6600,CONT_VIA -V 8600,2300,CONT_VIA -V 8600,6600,CONT_VIA -V 8600,10200,CONT_VIA -V 8600,9000,CONT_VIA -V 8600,7400,CONT_VIA -V 9800,9000,CONT_VIA -V 8000,1600,CONT_VIA -V 6200,9000,CONT_VIA -V 6200,10200,CONT_VIA -V 6200,3500,CONT_VIA -V 6200,2300,CONT_VIA -V 7400,2300,CONT_VIA -V 7400,7400,CONT_VIA -V 4400,7400,CONT_VIA -V 4400,6600,CONT_VIA -V 4400,2300,CONT_VIA -V 11000,10200,CONT_VIA -V 11000,9000,CONT_VIA -V 11000,7400,CONT_VIA -V 9800,2300,CONT_VIA -V 9800,7400,CONT_VIA -V 3200,7400,CONT_VIA -V 3200,9000,CONT_VIA -V 2000,2300,CONT_VIA -V 9800,10200,CONT_VIA -V 9800,6600,CONT_VIA -V 4400,3500,CONT_VIA -V 4400,10200,CONT_VIA -V 4400,9000,CONT_VIA -V 2000,3200,CONT_VIA -V 6800,1600,CONT_VIA -V 3200,10200,CONT_VIA -V 3200,3500,CONT_VIA -V 3200,2300,CONT_VIA -V 3200,6600,CONT_VIA -V 16400,7500,CONT_VIA -V 16400,10000,CONT_VIA -V 16400,6700,CONT_VIA -V 16400,8700,CONT_VIA -V 11600,1600,CONT_VIA -V 12800,1600,CONT_VIA -V 14000,1600,CONT_VIA -V 15200,3500,CONT_VIA -V 16400,2400,CONT_VIA -V 16400,3600,CONT_VIA -V 2000,5800,CONT_VIA -V 11900,18800,CONT_BODY_N -V 11900,18400,CONT_BODY_N -V 11900,14400,CONT_BODY_N -V 11900,14000,CONT_BODY_N -V 11900,16400,CONT_BODY_N -V 11900,18000,CONT_BODY_N -V 11900,17600,CONT_BODY_N -V 11900,20000,CONT_BODY_N -V 11900,19600,CONT_BODY_N -V 11900,19200,CONT_BODY_N -V 11500,13600,CONT_BODY_N -V 11900,16000,CONT_BODY_N -V 11900,16800,CONT_BODY_N -V 11900,17200,CONT_BODY_N -V 11900,15600,CONT_BODY_N -V 11900,13600,CONT_BODY_N -V 11900,15200,CONT_BODY_N -V 11900,14800,CONT_BODY_N -V 11900,21600,CONT_BODY_N -V 11900,21200,CONT_BODY_N -V 11900,20800,CONT_BODY_N -V 11900,20400,CONT_BODY_N -V 11900,22500,CONT_BODY_N -V 11900,22000,CONT_BODY_N -V 11600,19100,CONT_VIA -V 11600,14300,CONT_VIA -V 11600,15900,CONT_VIA -V 11600,15500,CONT_VIA -V 11600,18300,CONT_VIA -V 11600,17100,CONT_VIA -V 11600,17900,CONT_VIA -V 11600,19500,CONT_VIA -V 11600,14700,CONT_VIA -V 11600,16700,CONT_VIA -V 11600,13900,CONT_VIA -V 11600,21500,CONT_VIA -V 11600,21900,CONT_VIA -V 11600,20300,CONT_VIA -V 11600,20700,CONT_VIA -V 11600,22500,CONT_VIA -V 11900,27500,CONT_BODY_P -V 11900,27100,CONT_BODY_P -V 11900,26700,CONT_BODY_P -V 11900,26300,CONT_BODY_P -V 11900,24700,CONT_BODY_P -V 11900,25100,CONT_BODY_P -V 11900,25500,CONT_BODY_P -V 11900,24300,CONT_BODY_P -V 11900,28700,CONT_BODY_P -V 11900,28300,CONT_BODY_P -V 11900,27900,CONT_VIA -V 11600,24300,CONT_VIA -V 11900,25900,CONT_VIA -V 11300,29200,CONT_VIA -V 11900,29200,CONT_VIA -V 4100,28100,CONT_DIF_N -V 4100,27700,CONT_DIF_N -V 4100,26900,CONT_DIF_N -V 4100,26500,CONT_DIF_N -V 4100,25700,CONT_DIF_N -V 4100,25300,CONT_DIF_N -V 4100,24900,CONT_DIF_N -V 4100,26100,CONT_DIF_N -V 4100,27300,CONT_DIF_N -V 4100,14700,CONT_DIF_P -V 4100,15100,CONT_DIF_P -V 4100,15500,CONT_DIF_P -V 4100,15900,CONT_DIF_P -V 4100,16300,CONT_DIF_P -V 4100,16700,CONT_DIF_P -V 4100,17100,CONT_DIF_P -V 4100,17900,CONT_DIF_P -V 4100,17500,CONT_DIF_P -V 4100,18300,CONT_DIF_P -V 4100,18700,CONT_DIF_P -V 4100,19100,CONT_DIF_P -V 4100,19500,CONT_DIF_P -V 4100,19900,CONT_DIF_P -V 4100,14300,CONT_DIF_P -V 4100,21900,CONT_DIF_P -V 4100,21500,CONT_DIF_P -V 4100,21100,CONT_DIF_P -V 4100,20700,CONT_DIF_P -V 4100,20300,CONT_DIF_P -V 3500,16800,CONT_BODY_N -V 3500,13600,CONT_BODY_N -V 4000,13600,CONT_BODY_N -V 3500,14000,CONT_BODY_N -V 3500,14400,CONT_BODY_N -V 3500,14800,CONT_BODY_N -V 3500,15200,CONT_BODY_N -V 3500,15600,CONT_BODY_N -V 3500,19600,CONT_BODY_N -V 3500,18400,CONT_BODY_N -V 3500,20000,CONT_BODY_N -V 3500,17600,CONT_BODY_N -V 3500,18000,CONT_BODY_N -V 3500,16000,CONT_BODY_N -V 3500,16400,CONT_BODY_N -V 3500,17200,CONT_BODY_N -V 3500,18800,CONT_BODY_N -V 3500,19200,CONT_BODY_N -V 3500,20400,CONT_BODY_N -V 3500,20800,CONT_BODY_N -V 3500,21200,CONT_BODY_N -V 3500,21600,CONT_BODY_N -V 3500,22000,CONT_BODY_N -V 4100,22500,CONT_BODY_N -V 3500,22500,CONT_BODY_N -V 3500,27500,CONT_BODY_P -V 3500,27100,CONT_BODY_P -V 3500,26700,CONT_BODY_P -V 3500,26300,CONT_BODY_P -V 3500,25900,CONT_BODY_P -V 3500,28700,CONT_BODY_P -V 3500,24700,CONT_BODY_P -V 3500,25100,CONT_BODY_P -V 3500,25500,CONT_BODY_P -V 3900,24300,CONT_BODY_P -V 3500,24300,CONT_BODY_P -V 3900,28700,CONT_BODY_P -V 3500,28300,CONT_BODY_P -V 3500,27900,CONT_BODY_P -V 3800,16000,CONT_VIA -V 3800,16400,CONT_VIA -V 3800,14000,CONT_VIA -V 3800,19600,CONT_VIA -V 3800,19200,CONT_VIA -V 3800,18000,CONT_VIA -V 3800,15600,CONT_VIA -V 3800,15200,CONT_VIA -V 3800,14800,CONT_VIA -V 3800,14400,CONT_VIA -V 3800,16800,CONT_VIA -V 3800,17600,CONT_VIA -V 3800,17200,CONT_VIA -V 3800,18800,CONT_VIA -V 3800,18400,CONT_VIA -V 3800,20000,CONT_VIA -V 6400,23200,CONT_VIA -V 3500,29200,CONT_VIA -V 4000,29200,CONT_VIA -V 3800,27100,CONT_VIA -V 3800,26700,CONT_VIA -V 3800,22000,CONT_VIA -V 3800,21600,CONT_VIA -V 3800,21200,CONT_VIA -V 3800,22500,CONT_VIA -V 3800,20800,CONT_VIA -V 3800,20400,CONT_VIA -V 3800,25900,CONT_VIA -V 3800,24700,CONT_VIA -V 3800,25100,CONT_VIA -V 3800,25500,CONT_VIA -V 3800,26300,CONT_VIA -V 3800,28300,CONT_VIA -V 3800,27900,CONT_VIA -V 3800,27500,CONT_VIA -V 11300,27700,CONT_DIF_N -V 11300,26100,CONT_DIF_N -V 11300,25700,CONT_DIF_N -V 11300,27300,CONT_DIF_N -V 11300,26900,CONT_DIF_N -V 11300,25300,CONT_DIF_N -V 11300,26500,CONT_VIA -V 11300,24900,CONT_VIA -V 11300,28100,CONT_VIA -V 10100,24900,CONT_VIA -V 10100,25300,CONT_DIF_N -V 10100,26900,CONT_DIF_N -V 10100,27300,CONT_DIF_N -V 10100,26500,CONT_DIF_N -V 10100,28100,CONT_DIF_N -V 10100,25700,CONT_DIF_N -V 10100,27700,CONT_VIA -V 10100,26100,CONT_VIA -V 11300,28700,CONT_BODY_P -V 10100,28700,CONT_BODY_P -V 9200,13600,CONT_BODY_N -V 10300,13600,CONT_BODY_N -V 9700,13600,CONT_BODY_N -V 11100,13600,CONT_BODY_N -V 10700,13100,CONT_POLY -V 10000,13600,CONT_VIA -V 9500,25000,CONT_DIF_N -V 9500,27400,CONT_DIF_N -V 9500,27800,CONT_DIF_N -V 9500,25400,CONT_DIF_N -V 9500,25800,CONT_DIF_N -V 9500,26200,CONT_DIF_N -V 9500,26600,CONT_DIF_N -V 9500,27000,CONT_DIF_N -V 10700,25800,CONT_DIF_N -V 10700,26200,CONT_DIF_N -V 10700,25400,CONT_DIF_N -V 10700,25000,CONT_DIF_N -V 10700,27800,CONT_DIF_N -V 10700,26600,CONT_DIF_N -V 10700,27000,CONT_DIF_N -V 10700,27400,CONT_DIF_N -V 10100,14300,CONT_DIF_P -V 9500,14700,CONT_DIF_P -V 10100,14700,CONT_DIF_P -V 9500,15100,CONT_DIF_P -V 9500,14300,CONT_DIF_P -V 10700,14300,CONT_DIF_P -V 11300,14300,CONT_DIF_P -V 10700,14700,CONT_DIF_P -V 11300,14700,CONT_DIF_P -V 10700,15100,CONT_DIF_P -V 10100,15500,CONT_DIF_P -V 9500,15500,CONT_DIF_P -V 9500,19500,CONT_DIF_P -V 9500,17900,CONT_DIF_P -V 10100,17900,CONT_DIF_P -V 9500,18300,CONT_DIF_P -V 10100,18300,CONT_DIF_P -V 9500,18700,CONT_DIF_P -V 9500,19100,CONT_DIF_P -V 10100,19100,CONT_DIF_P -V 10100,19500,CONT_DIF_P -V 9500,16300,CONT_DIF_P -V 9500,15900,CONT_DIF_P -V 10100,15900,CONT_DIF_P -V 9500,17500,CONT_DIF_P -V 9500,17100,CONT_DIF_P -V 9500,16700,CONT_DIF_P -V 10100,16700,CONT_DIF_P -V 10100,17100,CONT_DIF_P -V 10700,15500,CONT_DIF_P -V 11300,15500,CONT_DIF_P -V 11300,19500,CONT_DIF_P -V 10700,18300,CONT_DIF_P -V 10700,18700,CONT_DIF_P -V 10700,19100,CONT_DIF_P -V 11300,19100,CONT_DIF_P -V 10700,19500,CONT_DIF_P -V 10700,17500,CONT_DIF_P -V 10700,17100,CONT_DIF_P -V 10700,17900,CONT_DIF_P -V 11300,17900,CONT_DIF_P -V 11300,18300,CONT_DIF_P -V 10700,16300,CONT_DIF_P -V 10700,15900,CONT_DIF_P -V 11300,15900,CONT_DIF_P -V 11300,17100,CONT_DIF_P -V 11300,16700,CONT_DIF_P -V 10700,16700,CONT_DIF_P -V 10100,15100,CONT_VIA -V 11300,15100,CONT_VIA -V 10100,17500,CONT_VIA -V 10100,18700,CONT_VIA -V 10100,16300,CONT_VIA -V 11300,18700,CONT_VIA -V 11300,17500,CONT_VIA -V 11300,16300,CONT_VIA -V 9500,19900,CONT_DIF_P -V 10700,19900,CONT_DIF_P -V 10100,19900,CONT_VIA -V 11300,19900,CONT_VIA -V 9500,20300,CONT_DIF_P -V 10700,20300,CONT_DIF_P -V 10100,20300,CONT_DIF_P -V 11300,20300,CONT_DIF_P -V 10100,20700,CONT_DIF_P -V 11300,20700,CONT_DIF_P -V 10700,20700,CONT_DIF_P -V 9500,20700,CONT_DIF_P -V 9500,21100,CONT_DIF_P -V 10700,21100,CONT_DIF_P -V 11300,21100,CONT_VIA -V 10100,21100,CONT_VIA -V 9500,21500,CONT_DIF_P -V 10100,21500,CONT_DIF_P -V 10700,21500,CONT_DIF_P -V 11300,21500,CONT_DIF_P -V 10100,24300,CONT_BODY_P -V 11300,24300,CONT_BODY_P -V 11200,23800,CONT_POLY -V 10100,23800,CONT_VIA -V 11200,23200,CONT_VIA -V 11300,22500,CONT_BODY_N -V 10100,22500,CONT_BODY_N -V 11300,21900,CONT_DIF_P -V 10700,21900,CONT_DIF_P -V 10100,21900,CONT_DIF_P -V 9500,21900,CONT_DIF_P -V 8900,27700,CONT_DIF_N -V 8900,26100,CONT_DIF_N -V 8900,25700,CONT_DIF_N -V 8900,27300,CONT_DIF_N -V 8900,26900,CONT_DIF_N -V 8900,25300,CONT_DIF_N -V 8900,26500,CONT_VIA -V 8900,24900,CONT_VIA -V 8900,28100,CONT_VIA -V 7700,24900,CONT_VIA -V 7700,25300,CONT_DIF_N -V 7700,26900,CONT_DIF_N -V 7700,27300,CONT_DIF_N -V 7700,26500,CONT_DIF_N -V 7700,28100,CONT_DIF_N -V 7700,25700,CONT_DIF_N -V 7700,27700,CONT_VIA -V 7700,26100,CONT_VIA -V 8900,28700,CONT_BODY_P -V 7700,28700,CONT_BODY_P -V 6800,13600,CONT_BODY_N -V 7900,13600,CONT_BODY_N -V 7300,13600,CONT_BODY_N -V 8700,13600,CONT_BODY_N -V 8300,13100,CONT_POLY -V 7600,13600,CONT_VIA -V 7100,25000,CONT_DIF_N -V 7100,27400,CONT_DIF_N -V 7100,27800,CONT_DIF_N -V 7100,25400,CONT_DIF_N -V 7100,25800,CONT_DIF_N -V 7100,26200,CONT_DIF_N -V 7100,26600,CONT_DIF_N -V 7100,27000,CONT_DIF_N -V 8300,25800,CONT_DIF_N -V 8300,26200,CONT_DIF_N -V 8300,25400,CONT_DIF_N -V 8300,25000,CONT_DIF_N -V 8300,27800,CONT_DIF_N -V 8300,26600,CONT_DIF_N -V 8300,27000,CONT_DIF_N -V 8300,27400,CONT_DIF_N -V 7700,14300,CONT_DIF_P -V 7100,14700,CONT_DIF_P -V 7700,14700,CONT_DIF_P -V 7100,15100,CONT_DIF_P -V 7100,14300,CONT_DIF_P -V 8300,14300,CONT_DIF_P -V 8900,14300,CONT_DIF_P -V 8300,14700,CONT_DIF_P -V 8900,14700,CONT_DIF_P -V 8300,15100,CONT_DIF_P -V 7700,15500,CONT_DIF_P -V 7100,15500,CONT_DIF_P -V 7100,19500,CONT_DIF_P -V 7100,17900,CONT_DIF_P -V 7700,17900,CONT_DIF_P -V 7100,18300,CONT_DIF_P -V 7700,18300,CONT_DIF_P -V 7100,18700,CONT_DIF_P -V 7100,19100,CONT_DIF_P -V 7700,19100,CONT_DIF_P -V 7700,19500,CONT_DIF_P -V 7100,16300,CONT_DIF_P -V 7100,15900,CONT_DIF_P -V 7700,15900,CONT_DIF_P -V 7100,17500,CONT_DIF_P -V 7100,17100,CONT_DIF_P -V 7100,16700,CONT_DIF_P -V 7700,16700,CONT_DIF_P -V 7700,17100,CONT_DIF_P -V 8300,15500,CONT_DIF_P -V 8900,15500,CONT_DIF_P -V 8900,19500,CONT_DIF_P -V 8300,18300,CONT_DIF_P -V 8300,18700,CONT_DIF_P -V 8300,19100,CONT_DIF_P -V 8900,19100,CONT_DIF_P -V 8300,19500,CONT_DIF_P -V 8300,17500,CONT_DIF_P -V 8300,17100,CONT_DIF_P -V 8300,17900,CONT_DIF_P -V 8900,17900,CONT_DIF_P -V 8900,18300,CONT_DIF_P -V 8300,16300,CONT_DIF_P -V 8300,15900,CONT_DIF_P -V 8900,15900,CONT_DIF_P -V 8900,17100,CONT_DIF_P -V 8900,16700,CONT_DIF_P -V 8300,16700,CONT_DIF_P -V 7700,15100,CONT_VIA -V 8900,15100,CONT_VIA -V 7700,17500,CONT_VIA -V 7700,18700,CONT_VIA -V 7700,16300,CONT_VIA -V 8900,18700,CONT_VIA -V 8900,17500,CONT_VIA -V 8900,16300,CONT_VIA -V 7100,19900,CONT_DIF_P -V 8300,19900,CONT_DIF_P -V 7700,19900,CONT_VIA -V 8900,19900,CONT_VIA -V 7100,20300,CONT_DIF_P -V 8300,20300,CONT_DIF_P -V 7700,20300,CONT_DIF_P -V 8900,20300,CONT_DIF_P -V 7700,20700,CONT_DIF_P -V 8900,20700,CONT_DIF_P -V 8300,20700,CONT_DIF_P -V 7100,20700,CONT_DIF_P -V 7100,21100,CONT_DIF_P -V 8300,21100,CONT_DIF_P -V 8900,21100,CONT_VIA -V 7700,21100,CONT_VIA -V 7100,21500,CONT_DIF_P -V 7700,21500,CONT_DIF_P -V 8300,21500,CONT_DIF_P -V 8900,21500,CONT_DIF_P -V 7700,24300,CONT_BODY_P -V 8900,24300,CONT_BODY_P -V 8800,23800,CONT_POLY -V 7700,23800,CONT_VIA -V 8800,23200,CONT_VIA -V 8900,22500,CONT_BODY_N -V 7700,22500,CONT_BODY_N -V 8900,21900,CONT_DIF_P -V 8300,21900,CONT_DIF_P -V 7700,21900,CONT_DIF_P -V 7100,21900,CONT_DIF_P -V 4400,13600,CONT_BODY_N -V 5300,13600,CONT_VIA -V 4700,21900,CONT_DIF_P -V 5300,21900,CONT_DIF_P -V 5900,21900,CONT_DIF_P -V 6500,21900,CONT_DIF_P -V 5300,22500,CONT_BODY_N -V 6500,22500,CONT_BODY_N -V 5300,23800,CONT_VIA -V 6400,23800,CONT_POLY -V 6500,24300,CONT_BODY_P -V 5300,24300,CONT_BODY_P -V 6500,21500,CONT_DIF_P -V 5900,21500,CONT_DIF_P -V 5300,21500,CONT_DIF_P -V 4700,21500,CONT_DIF_P -V 5300,21100,CONT_VIA -V 6500,21100,CONT_VIA -V 5900,21100,CONT_DIF_P -V 4700,21100,CONT_DIF_P -V 4700,20700,CONT_DIF_P -V 5900,20700,CONT_DIF_P -V 6500,20700,CONT_DIF_P -V 5300,20700,CONT_DIF_P -V 6500,20300,CONT_DIF_P -V 5300,20300,CONT_DIF_P -V 5900,20300,CONT_DIF_P -V 4700,20300,CONT_DIF_P -V 6500,19900,CONT_VIA -V 5300,19900,CONT_VIA -V 5900,19900,CONT_DIF_P -V 4700,19900,CONT_DIF_P -V 6500,16300,CONT_VIA -V 6500,17500,CONT_VIA -V 6500,18700,CONT_VIA -V 5300,16300,CONT_VIA -V 5300,18700,CONT_VIA -V 5300,17500,CONT_VIA -V 6500,15100,CONT_VIA -V 5300,15100,CONT_VIA -V 5900,16700,CONT_DIF_P -V 6500,16700,CONT_DIF_P -V 6500,17100,CONT_DIF_P -V 6500,15900,CONT_DIF_P -V 5900,15900,CONT_DIF_P -V 5900,16300,CONT_DIF_P -V 6500,18300,CONT_DIF_P -V 6500,17900,CONT_DIF_P -V 5900,17900,CONT_DIF_P -V 5900,17100,CONT_DIF_P -V 5900,17500,CONT_DIF_P -V 5900,19500,CONT_DIF_P -V 6500,19100,CONT_DIF_P -V 5900,19100,CONT_DIF_P -V 5900,18700,CONT_DIF_P -V 5900,18300,CONT_DIF_P -V 6500,19500,CONT_DIF_P -V 6500,15500,CONT_DIF_P -V 5900,15500,CONT_DIF_P -V 5300,17100,CONT_DIF_P -V 5300,16700,CONT_DIF_P -V 4700,16700,CONT_DIF_P -V 4700,17100,CONT_DIF_P -V 4700,17500,CONT_DIF_P -V 5300,15900,CONT_DIF_P -V 4700,15900,CONT_DIF_P -V 4700,16300,CONT_DIF_P -V 5300,19500,CONT_DIF_P -V 5300,19100,CONT_DIF_P -V 4700,19100,CONT_DIF_P -V 4700,18700,CONT_DIF_P -V 5300,18300,CONT_DIF_P -V 4700,18300,CONT_DIF_P -V 5300,17900,CONT_DIF_P -V 4700,17900,CONT_DIF_P -V 4700,19500,CONT_DIF_P -V 4700,15500,CONT_DIF_P -V 5300,15500,CONT_DIF_P -V 5900,15100,CONT_DIF_P -V 6500,14700,CONT_DIF_P -V 5900,14700,CONT_DIF_P -V 6500,14300,CONT_DIF_P -V 5900,14300,CONT_DIF_P -V 4700,14300,CONT_DIF_P -V 4700,15100,CONT_DIF_P -V 5300,14700,CONT_DIF_P -V 4700,14700,CONT_DIF_P -V 5300,14300,CONT_DIF_P -V 5900,27400,CONT_DIF_N -V 5900,27000,CONT_DIF_N -V 5900,26600,CONT_DIF_N -V 5900,27800,CONT_DIF_N -V 5900,25000,CONT_DIF_N -V 5900,25400,CONT_DIF_N -V 5900,26200,CONT_DIF_N -V 5900,25800,CONT_DIF_N -V 4700,27000,CONT_DIF_N -V 4700,26600,CONT_DIF_N -V 4700,26200,CONT_DIF_N -V 4700,25800,CONT_DIF_N -V 4700,25400,CONT_DIF_N -V 4700,27800,CONT_DIF_N -V 4700,27400,CONT_DIF_N -V 4700,25000,CONT_DIF_N -V 4900,13600,CONT_BODY_N -V 5300,28700,CONT_BODY_P -V 6500,28700,CONT_BODY_P -V 5300,26100,CONT_VIA -V 5300,27700,CONT_VIA -V 5300,25700,CONT_DIF_N -V 5300,28100,CONT_DIF_N -V 5300,26500,CONT_DIF_N -V 5300,27300,CONT_DIF_N -V 5300,26900,CONT_DIF_N -V 5300,25300,CONT_DIF_N -V 5300,24900,CONT_VIA -V 6500,28100,CONT_VIA -V 6500,24900,CONT_VIA -V 6500,26500,CONT_VIA -V 6500,25300,CONT_DIF_N -V 6500,26900,CONT_DIF_N -V 6500,27300,CONT_DIF_N -V 6500,25700,CONT_DIF_N -V 6500,26100,CONT_DIF_N -V 6500,27700,CONT_DIF_N -V 6500,13100,CONT_POLY -V 6400,13600,CONT_BODY_N -EOF diff --git a/alliance/share/cells/padlib/palo_sp.ap b/alliance/share/cells/padlib/palo_sp.ap deleted file mode 100644 index e80dbc87..00000000 --- a/alliance/share/cells/padlib/palo_sp.ap +++ /dev/null @@ -1,1512 +0,0 @@ -V ALLIANCE : 6 -H palo_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 4700,-700,200,i,1,SOUTH,ALU2 -C 4700,-700,200,i,0,SOUTH,ALU1 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 15900,1600,16900,1600,200,*,LEFT,ALU1 -S 15800,24300,16400,24300,200,*,RIGHT,ALU1 -S 15800,24300,15800,28800,200,*,UP,ALU1 -S 16200,24300,16200,29300,600,*,UP,ALU1 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 13500,22500,15900,22500,300,*,RIGHT,NTIE -S 15700,23200,15700,23800,200,*,UP,ALU1 -S 15200,23800,15700,23800,300,*,RIGHT,POLY -S 15200,23800,15200,24600,200,*,UP,POLY -S 13700,24600,15500,24600,100,*,RIGHT,POLY -S 15500,24300,15900,24300,300,*,RIGHT,PTIE -S 13500,24300,14900,24300,300,*,RIGHT,PTIE -S 15200,23700,15200,23900,200,*,DOWN,POLY -S 13500,13600,14900,13600,200,*,RIGHT,ALU1 -S 13700,13900,15500,13900,100,*,RIGHT,POLY -S 15200,13300,15200,13900,200,*,UP,POLY -S 15500,13600,15900,13600,300,*,RIGHT,NTIE -S 13500,13600,14900,13600,300,*,RIGHT,NTIE -S 14800,13400,14800,22700,2800,*,UP,NWELL -S 15500,13900,15500,22200,100,*,UP,PTRANS -S 14900,13900,14900,22200,100,*,UP,PTRANS -S 14300,13900,14300,22200,100,*,UP,PTRANS -S 13700,13900,13700,22200,100,*,UP,PTRANS -S 14000,14100,14000,22000,200,*,UP,PDIF -S 14600,14100,14600,22000,200,*,UP,PDIF -S 15200,14100,15200,22000,200,*,UP,PDIF -S 15800,14100,15800,22000,300,*,UP,PDIF -S 13500,28700,15900,28700,300,*,RIGHT,PTIE -S 15500,24600,15500,28400,100,*,UP,NTRANS -S 14900,24600,14900,28400,100,*,UP,NTRANS -S 14300,24600,14300,28400,100,*,UP,NTRANS -S 13700,24600,13700,28400,100,*,UP,NTRANS -S 14000,24800,14000,28200,300,*,UP,NDIF -S 14600,24800,14600,28200,300,*,UP,NDIF -S 15200,24800,15200,28200,300,*,UP,NDIF -S 15800,24800,15800,28200,300,*,UP,NDIF -S 14600,23700,14600,28800,200,*,UP,ALU1 -S 15200,14200,15200,29100,200,*,UP,ALU1 -S 14000,14200,14000,29100,200,*,UP,ALU1 -S 11100,22500,13500,22500,300,*,RIGHT,NTIE -S 13300,23200,13300,23800,200,*,UP,ALU1 -S 12800,23800,13300,23800,300,*,RIGHT,POLY -S 12800,23800,12800,24600,200,*,UP,POLY -S 11300,24600,13100,24600,100,*,RIGHT,POLY -S 13100,24300,13500,24300,300,*,RIGHT,PTIE -S 11100,24300,12500,24300,300,*,RIGHT,PTIE -S 12800,23700,12800,23900,200,*,DOWN,POLY -S 13100,13600,13500,13600,200,*,RIGHT,ALU1 -S 11100,13600,12500,13600,200,*,RIGHT,ALU1 -S 11300,13900,13100,13900,100,*,RIGHT,POLY -S 12800,13300,12800,13900,200,*,UP,POLY -S 13100,13600,13500,13600,300,*,RIGHT,NTIE -S 11100,13600,12500,13600,300,*,RIGHT,NTIE -S 12400,13400,12400,22700,2800,*,UP,NWELL -S 13100,13900,13100,22200,100,*,UP,PTRANS -S 12500,13900,12500,22200,100,*,UP,PTRANS -S 11900,13900,11900,22200,100,*,UP,PTRANS -S 11300,13900,11300,22200,100,*,UP,PTRANS -S 11600,14100,11600,22000,200,*,UP,PDIF -S 12200,14100,12200,22000,200,*,UP,PDIF -S 12800,14100,12800,22000,200,*,UP,PDIF -S 13400,14100,13400,22000,300,*,UP,PDIF -S 11100,28700,13500,28700,300,*,RIGHT,PTIE -S 13100,24600,13100,28400,100,*,UP,NTRANS -S 12500,24600,12500,28400,100,*,UP,NTRANS -S 11900,24600,11900,28400,100,*,UP,NTRANS -S 11300,24600,11300,28400,100,*,UP,NTRANS -S 11600,24800,11600,28200,300,*,UP,NDIF -S 12200,24800,12200,28200,300,*,UP,NDIF -S 12800,24800,12800,28200,300,*,UP,NDIF -S 13400,24800,13400,28200,300,*,UP,NDIF -S 12800,14200,12800,29100,200,*,UP,ALU1 -S 11600,14200,11600,29100,200,*,UP,ALU1 -S 8700,22500,11100,22500,300,*,RIGHT,NTIE -S 10900,23200,10900,23800,200,*,UP,ALU1 -S 10400,23800,10900,23800,300,*,RIGHT,POLY -S 10400,23800,10400,24600,200,*,UP,POLY -S 8900,24600,10700,24600,100,*,RIGHT,POLY -S 10700,24300,11100,24300,300,*,RIGHT,PTIE -S 8700,24300,10100,24300,300,*,RIGHT,PTIE -S 10400,23700,10400,23900,200,*,DOWN,POLY -S 10700,13600,11100,13600,200,*,RIGHT,ALU1 -S 8700,13600,10100,13600,200,*,RIGHT,ALU1 -S 8900,13900,10700,13900,100,*,RIGHT,POLY -S 10400,13300,10400,13900,200,*,UP,POLY -S 10700,13600,11100,13600,300,*,RIGHT,NTIE -S 8700,13600,10100,13600,300,*,RIGHT,NTIE -S 10000,13400,10000,22700,2800,*,UP,NWELL -S 10700,13900,10700,22200,100,*,UP,PTRANS -S 10100,13900,10100,22200,100,*,UP,PTRANS -S 9500,13900,9500,22200,100,*,UP,PTRANS -S 8900,13900,8900,22200,100,*,UP,PTRANS -S 9200,14100,9200,22000,200,*,UP,PDIF -S 9800,14100,9800,22000,200,*,UP,PDIF -S 10400,14100,10400,22000,200,*,UP,PDIF -S 11000,14100,11000,22000,300,*,UP,PDIF -S 8700,28700,11100,28700,300,*,RIGHT,PTIE -S 10700,24600,10700,28400,100,*,UP,NTRANS -S 10100,24600,10100,28400,100,*,UP,NTRANS -S 9500,24600,9500,28400,100,*,UP,NTRANS -S 8900,24600,8900,28400,100,*,UP,NTRANS -S 9200,24800,9200,28200,300,*,UP,NDIF -S 9800,24800,9800,28200,300,*,UP,NDIF -S 10400,24800,10400,28200,300,*,UP,NDIF -S 11000,24800,11000,28200,300,*,UP,NDIF -S 10400,14200,10400,29100,200,*,UP,ALU1 -S 9200,14200,9200,29100,200,*,UP,ALU1 -S 6300,22500,8700,22500,300,*,RIGHT,NTIE -S 8500,23200,8500,23800,200,*,UP,ALU1 -S 8000,23800,8500,23800,300,*,RIGHT,POLY -S 8000,23800,8000,24600,200,*,UP,POLY -S 6500,24600,8300,24600,100,*,RIGHT,POLY -S 8300,24300,8700,24300,300,*,RIGHT,PTIE -S 6300,24300,7700,24300,300,*,RIGHT,PTIE -S 8000,23700,8000,23900,200,*,DOWN,POLY -S 8300,13600,8700,13600,200,*,RIGHT,ALU1 -S 6300,13600,7700,13600,200,*,RIGHT,ALU1 -S 6500,13900,8300,13900,100,*,RIGHT,POLY -S 8000,13300,8000,13900,200,*,UP,POLY -S 8300,13600,8700,13600,300,*,RIGHT,NTIE -S 6300,13600,7700,13600,300,*,RIGHT,NTIE -S 7600,13400,7600,22700,2800,*,UP,NWELL -S 8300,13900,8300,22200,100,*,UP,PTRANS -S 7700,13900,7700,22200,100,*,UP,PTRANS -S 7100,13900,7100,22200,100,*,UP,PTRANS -S 6500,13900,6500,22200,100,*,UP,PTRANS -S 6800,14100,6800,22000,200,*,UP,PDIF -S 7400,14100,7400,22000,200,*,UP,PDIF -S 8000,14100,8000,22000,200,*,UP,PDIF -S 8600,14100,8600,22000,300,*,UP,PDIF -S 6300,28700,8700,28700,300,*,RIGHT,PTIE -S 8300,24600,8300,28400,100,*,UP,NTRANS -S 7700,24600,7700,28400,100,*,UP,NTRANS -S 7100,24600,7100,28400,100,*,UP,NTRANS -S 6500,24600,6500,28400,100,*,UP,NTRANS -S 6800,24800,6800,28200,300,*,UP,NDIF -S 7400,24800,7400,28200,300,*,UP,NDIF -S 8000,24800,8000,28200,300,*,UP,NDIF -S 8600,24800,8600,28200,300,*,UP,NDIF -S 8000,14200,8000,29100,200,*,UP,ALU1 -S 6800,14200,6800,29100,200,*,UP,ALU1 -S 3900,22500,6300,22500,300,*,RIGHT,NTIE -S 6100,23200,6100,23800,200,*,UP,ALU1 -S 5600,23800,6100,23800,300,*,RIGHT,POLY -S 5600,23800,5600,24600,200,*,UP,POLY -S 4100,24600,5900,24600,100,*,RIGHT,POLY -S 5900,24300,6300,24300,300,*,RIGHT,PTIE -S 3900,24300,5300,24300,300,*,RIGHT,PTIE -S 5600,23700,5600,23900,200,*,DOWN,POLY -S 5900,13600,6300,13600,200,*,RIGHT,ALU1 -S 3900,13600,5300,13600,200,*,RIGHT,ALU1 -S 4100,13900,5900,13900,100,*,RIGHT,POLY -S 5600,13300,5600,13900,200,*,UP,POLY -S 5900,13600,6300,13600,300,*,RIGHT,NTIE -S 3900,13600,5300,13600,300,*,RIGHT,NTIE -S 5200,13400,5200,22700,2800,*,UP,NWELL -S 5900,13900,5900,22200,100,*,UP,PTRANS -S 5300,13900,5300,22200,100,*,UP,PTRANS -S 4700,13900,4700,22200,100,*,UP,PTRANS -S 4100,13900,4100,22200,100,*,UP,PTRANS -S 4400,14100,4400,22000,200,*,UP,PDIF -S 5000,14100,5000,22000,200,*,UP,PDIF -S 5600,14100,5600,22000,200,*,UP,PDIF -S 6200,14100,6200,22000,300,*,UP,PDIF -S 3900,28700,6300,28700,300,*,RIGHT,PTIE -S 5900,24600,5900,28400,100,*,UP,NTRANS -S 5300,24600,5300,28400,100,*,UP,NTRANS -S 4700,24600,4700,28400,100,*,UP,NTRANS -S 4100,24600,4100,28400,100,*,UP,NTRANS -S 4400,24800,4400,28200,300,*,UP,NDIF -S 5000,24800,5000,28200,300,*,UP,NDIF -S 5600,24800,5600,28200,300,*,UP,NDIF -S 6200,24800,6200,28200,300,*,UP,NDIF -S 5000,23700,5000,28800,200,*,UP,ALU1 -S 5600,14200,5600,29100,200,*,UP,ALU1 -S 4400,14200,4400,29100,200,*,UP,ALU1 -S 1500,22500,3900,22500,300,*,RIGHT,NTIE -S 3700,23200,3700,23800,200,*,UP,ALU1 -S 3200,23800,3700,23800,300,*,RIGHT,POLY -S 3200,23800,3200,24600,200,*,UP,POLY -S 1700,24600,3500,24600,100,*,RIGHT,POLY -S 3500,24300,3900,24300,300,*,RIGHT,PTIE -S 1500,24300,2900,24300,300,*,RIGHT,PTIE -S 3200,23700,3200,23900,200,*,DOWN,POLY -S 3500,13600,3900,13600,200,*,RIGHT,ALU1 -S 1500,13600,2900,13600,200,*,RIGHT,ALU1 -S 1700,13900,3500,13900,100,*,RIGHT,POLY -S 3200,13300,3200,13900,200,*,UP,POLY -S 3500,13600,3900,13600,300,*,RIGHT,NTIE -S 1500,13600,2900,13600,300,*,RIGHT,NTIE -S 2800,13400,2800,22700,2800,*,UP,NWELL -S 3500,13900,3500,22200,100,*,UP,PTRANS -S 2900,13900,2900,22200,100,*,UP,PTRANS -S 2300,13900,2300,22200,100,*,UP,PTRANS -S 1700,13900,1700,22200,100,*,UP,PTRANS -S 2000,14100,2000,22000,200,*,UP,PDIF -S 2600,14100,2600,22000,200,*,UP,PDIF -S 3200,14100,3200,22000,200,*,UP,PDIF -S 3800,14100,3800,22000,300,*,UP,PDIF -S 1500,28700,3900,28700,300,*,RIGHT,PTIE -S 3500,24600,3500,28400,100,*,UP,NTRANS -S 2900,24600,2900,28400,100,*,UP,NTRANS -S 2300,24600,2300,28400,100,*,UP,NTRANS -S 1700,24600,1700,28400,100,*,UP,NTRANS -S 2000,24800,2000,28200,300,*,UP,NDIF -S 2600,24800,2600,28200,300,*,UP,NDIF -S 3200,24800,3200,28200,300,*,UP,NDIF -S 3800,24800,3800,28200,300,*,UP,NDIF -S 2600,23700,2600,28800,200,*,UP,ALU1 -S 3200,14200,3200,29100,200,*,UP,ALU1 -S 2000,14200,2000,29100,200,*,UP,ALU1 -S 3800,-300,3800,4100,700,*,UP,ALU1 -S 3500,4000,4300,4000,300,*,RIGHT,PTIE -S 3800,5000,3800,12100,700,*,UP,ALU1 -S 3500,5100,4300,5100,300,*,RIGHT,NTIE -S 3600,5000,3600,12100,300,*,UP,NTIE -S 3600,-300,3600,4100,300,*,UP,PTIE -S 4200,600,4200,3500,300,*,UP,NDIF -S 100,600,17200,600,1200,ck,RIGHT,ALU2 -S 5400,4600,7100,4600,200,*,RIGHT,ALU1 -S 5400,900,5400,11400,200,*,UP,ALU1 -S 4800,900,4800,11400,200,*,UP,ALU1 -S 7800,600,7800,3300,200,*,UP,ALU1 -S 4200,5000,4200,12100,200,*,UP,ALU1 -S 4200,-300,4200,4100,200,*,UP,ALU1 -S 7200,3700,7200,5400,200,*,UP,POLY -S 6300,5400,8100,5400,100,*,RIGHT,POLY -S 6300,3700,8100,3700,100,*,RIGHT,POLY -S 5000,5300,5700,5300,300,*,RIGHT,POLY -S 5700,3700,5700,5400,100,*,UP,POLY -S 4500,3700,4500,5400,100,*,UP,POLY -S 5900,4000,6900,4000,300,*,RIGHT,PTIE -S 5900,5100,6900,5100,300,*,RIGHT,NTIE -S 6600,5600,6600,11500,300,*,UP,PDIF -S 8400,5600,8400,11500,300,*,UP,PDIF -S 7200,5600,7200,11500,300,*,UP,PDIF -S 8100,5400,8100,11700,100,*,UP,PTRANS -S 7500,5400,7500,11700,100,*,UP,PTRANS -S 6300,5400,6300,11700,100,*,UP,PTRANS -S 6000,5600,6000,11500,300,*,UP,PDIF -S 5700,5400,5700,11700,100,*,UP,PTRANS -S 5400,5600,5400,11500,300,*,UP,PDIF -S 7800,5600,7800,11500,300,*,UP,PDIF -S 6900,5400,6900,11700,100,*,UP,PTRANS -S 4800,5600,4800,11500,300,*,UP,PDIF -S 4500,5400,4500,11700,100,*,UP,PTRANS -S 4200,5600,4200,11500,300,*,UP,PDIF -S 7800,600,7800,3500,300,*,UP,NDIF -S 6600,600,6600,3500,300,*,UP,NDIF -S 8400,600,8400,3500,200,*,UP,NDIF -S 7200,600,7200,3500,200,*,UP,NDIF -S 8100,400,8100,3700,100,*,UP,NTRANS -S 7500,400,7500,3700,100,*,UP,NTRANS -S 6900,400,6900,3700,100,*,UP,NTRANS -S 6300,400,6300,3700,100,*,UP,NTRANS -S 6000,600,6000,3500,200,*,UP,NDIF -S 5700,400,5700,3700,100,*,UP,NTRANS -S 5400,600,5400,3500,300,*,UP,NDIF -S 4800,600,4800,3500,300,*,UP,NDIF -S 4500,400,4500,3700,100,*,UP,NTRANS -S 4200,600,4200,3500,200,*,UP,NDIF -S 4500,200,4500,400,100,*,UP,POLY -S 4700,-700,4700,300,200,*,UP,ALU1 -S 6600,600,6600,3300,200,*,UP,ALU1 -S 6000,5100,6900,5100,200,*,RIGHT,ALU1 -S 8400,600,8400,3500,300,*,UP,NDIF -S 9000,5000,9000,12100,300,*,UP,NTIE -S 9000,-300,9000,4100,300,*,UP,PTIE -S 3500,-200,9100,-200,300,*,RIGHT,PTIE -S 7500,4000,9100,4000,300,*,RIGHT,PTIE -S 7500,5100,9100,5100,300,*,RIGHT,NTIE -S 3400,8600,9200,8600,7200,*,RIGHT,NWELL -S 3400,5100,9200,5100,400,*,RIGHT,NWELL -S 3500,12000,9000,12000,300,*,RIGHT,NTIE -S 8600,30100,8600,35600,12600,*,UP,ALU1 -S 15800,28900,15800,29300,200,*,UP,ALU1 -S 1900,29600,15300,29600,900,*,RIGHT,ALU1 -S 1100,24200,1100,29300,800,*,UP,ALU1 -S 700,28000,700,28800,100,*,UP,ALU1 -S 1100,13500,1100,22600,800,*,UP,ALU1 -S 16400,24200,16400,28800,300,*,UP,PTIE -S 16000,28700,16500,28700,300,*,RIGHT,PTIE -S 15900,24300,16500,24300,300,*,RIGHT,PTIE -S 700,28700,1500,28700,300,*,RIGHT,PTIE -S 800,24200,800,28800,300,*,UP,PTIE -S 700,24300,1500,24300,300,*,RIGHT,PTIE -S 15900,22500,16500,22500,300,*,RIGHT,NTIE -S 800,22500,1400,22500,300,*,RIGHT,NTIE -S 15900,13600,16500,13600,300,*,RIGHT,NTIE -S 16400,13500,16400,22600,300,*,UP,NTIE -S 800,13600,1400,13600,300,*,RIGHT,NTIE -S 800,13600,800,22600,300,*,UP,NTIE -S 1400,14100,1400,22000,300,*,UP,PDIF -S 1400,24900,1400,28200,300,*,UP,NDIF -S 16300,13400,16300,22700,600,*,UP,NWELL -S 1000,13400,1000,22700,800,*,UP,NWELL -S 16900,1600,16900,23300,200,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 16300,23200,16900,23200,200,*,RIGHT,ALU1 -S 7200,-200,7200,3200,200,*,UP,ALU1 -S 9000,-200,9000,4100,200,*,UP,ALU1 -S 8400,-200,8400,4100,200,*,UP,ALU1 -S 7200,5800,7200,12000,200,*,UP,ALU1 -S 8400,5100,8400,12000,200,*,UP,ALU1 -S 9000,5200,9000,12100,200,*,UP,ALU1 -S 7500,5100,9000,5100,200,*,RIGHT,ALU1 -S 3500,5100,4200,5100,200,*,RIGHT,ALU1 -S 6000,5100,6000,12000,200,*,UP,ALU1 -S 7400,13600,7400,22600,200,*,UP,ALU1 -S 6200,13700,6200,22600,200,*,UP,ALU1 -S 5000,13600,5000,22600,200,*,UP,ALU1 -S 3800,13600,3800,22600,200,*,UP,ALU1 -S 2600,13600,2600,22600,200,*,UP,ALU1 -S 8600,13600,8600,22600,200,*,UP,ALU1 -S 9800,13700,9800,22600,200,*,UP,ALU1 -S 11000,13600,11000,22600,200,*,UP,ALU1 -S 12200,13700,12200,22600,200,*,UP,ALU1 -S 13400,13600,13400,22600,200,*,UP,ALU1 -S 14600,13600,14600,22600,200,*,UP,ALU1 -S 16200,13600,16200,22600,600,*,UP,ALU1 -S 15800,13700,15800,22600,200,*,UP,ALU1 -S 15500,13600,16400,13600,200,*,RIGHT,ALU1 -S 3100,13100,16900,13100,200,*,RIGHT,ALU1 -S 7800,5800,7800,13100,200,*,UP,ALU1 -S 6600,5800,6600,13000,200,*,UP,ALU1 -S 3500,12000,6000,12000,200,*,RIGHT,ALU1 -S 13400,24300,13400,28800,200,*,UP,ALU1 -S 12200,23800,12200,28800,200,*,UP,ALU1 -S 11000,24300,11000,28800,200,*,UP,ALU1 -S 9800,23800,9800,28800,200,*,UP,ALU1 -S 8600,24300,8600,28800,200,*,UP,ALU1 -S 7400,23900,7400,28800,200,*,UP,ALU1 -S 6200,24300,6200,28800,200,*,UP,ALU1 -S 3800,24400,3800,28800,200,*,UP,ALU1 -S 6000,4000,9100,4000,200,*,RIGHT,ALU1 -S 6000,-200,6000,4000,200,*,UP,ALU1 -S 5200,-200,9000,-200,200,*,RIGHT,ALU1 -S 6600,1600,16900,1600,200,*,RIGHT,ALU2 -S 3700,23200,16900,23200,200,*,RIGHT,ALU2 -V 15900,1600,CONT_VIA,* -V 16400,1600,CONT_VIA,* -V 14000,21900,CONT_DIF_P,* -V 14600,21900,CONT_DIF_P,* -V 15200,21900,CONT_DIF_P,* -V 15800,21900,CONT_DIF_P,* -V 14600,22500,CONT_BODY_N,* -V 15800,22500,CONT_BODY_N,* -V 15700,23200,CONT_VIA,* -V 14600,23800,CONT_VIA,* -V 15700,23800,CONT_POLY,* -V 15800,24300,CONT_BODY_P,* -V 14600,24300,CONT_BODY_P,* -V 15800,21500,CONT_DIF_P,* -V 15200,21500,CONT_DIF_P,* -V 14600,21500,CONT_DIF_P,* -V 14000,21500,CONT_DIF_P,* -V 14600,21100,CONT_VIA,* -V 15200,21100,CONT_DIF_P,* -V 14000,21100,CONT_DIF_P,* -V 14000,20700,CONT_DIF_P,* -V 15200,20700,CONT_DIF_P,* -V 15800,20700,CONT_DIF_P,* -V 14600,20700,CONT_DIF_P,* -V 15800,20300,CONT_DIF_P,* -V 14600,20300,CONT_DIF_P,* -V 15200,20300,CONT_DIF_P,* -V 14000,20300,CONT_DIF_P,* -V 14600,19900,CONT_VIA,* -V 15200,19900,CONT_DIF_P,* -V 14000,19900,CONT_DIF_P,* -V 14600,16300,CONT_VIA,* -V 14600,18700,CONT_VIA,* -V 14600,17500,CONT_VIA,* -V 14600,15100,CONT_VIA,* -V 15200,16700,CONT_DIF_P,* -V 15800,16700,CONT_DIF_P,* -V 15800,17100,CONT_DIF_P,* -V 15800,15900,CONT_DIF_P,* -V 15200,15900,CONT_DIF_P,* -V 15200,16300,CONT_DIF_P,* -V 15800,18300,CONT_DIF_P,* -V 15800,17900,CONT_DIF_P,* -V 15200,17900,CONT_DIF_P,* -V 15200,17100,CONT_DIF_P,* -V 15200,17500,CONT_DIF_P,* -V 15200,19500,CONT_DIF_P,* -V 15800,19100,CONT_DIF_P,* -V 15200,19100,CONT_DIF_P,* -V 15200,18700,CONT_DIF_P,* -V 15200,18300,CONT_DIF_P,* -V 15800,19500,CONT_DIF_P,* -V 15800,15500,CONT_DIF_P,* -V 15200,15500,CONT_DIF_P,* -V 14600,17100,CONT_DIF_P,* -V 14600,16700,CONT_DIF_P,* -V 14000,16700,CONT_DIF_P,* -V 14000,17100,CONT_DIF_P,* -V 14000,17500,CONT_DIF_P,* -V 14600,15900,CONT_DIF_P,* -V 14000,15900,CONT_DIF_P,* -V 14000,16300,CONT_DIF_P,* -V 14600,19500,CONT_DIF_P,* -V 14600,19100,CONT_DIF_P,* -V 14000,19100,CONT_DIF_P,* -V 14000,18700,CONT_DIF_P,* -V 14600,18300,CONT_DIF_P,* -V 14000,18300,CONT_DIF_P,* -V 14600,17900,CONT_DIF_P,* -V 14000,17900,CONT_DIF_P,* -V 14000,19500,CONT_DIF_P,* -V 14000,15500,CONT_DIF_P,* -V 14600,15500,CONT_DIF_P,* -V 15200,15100,CONT_DIF_P,* -V 15800,14700,CONT_DIF_P,* -V 15200,14700,CONT_DIF_P,* -V 15800,14300,CONT_DIF_P,* -V 15200,14300,CONT_DIF_P,* -V 14000,14300,CONT_DIF_P,* -V 14000,15100,CONT_DIF_P,* -V 14600,14700,CONT_DIF_P,* -V 14000,14700,CONT_DIF_P,* -V 14600,14300,CONT_DIF_P,* -V 15200,27400,CONT_DIF_N,* -V 15200,27000,CONT_DIF_N,* -V 15200,26600,CONT_DIF_N,* -V 15200,27800,CONT_DIF_N,* -V 15200,25000,CONT_DIF_N,* -V 15200,25400,CONT_DIF_N,* -V 15200,26200,CONT_DIF_N,* -V 15200,25800,CONT_DIF_N,* -V 14000,27000,CONT_DIF_N,* -V 14000,26600,CONT_DIF_N,* -V 14000,26200,CONT_DIF_N,* -V 14000,25800,CONT_DIF_N,* -V 14000,25400,CONT_DIF_N,* -V 14000,27800,CONT_DIF_N,* -V 14000,27400,CONT_DIF_N,* -V 14000,25000,CONT_DIF_N,* -V 14500,13600,CONT_VIA,* -V 15200,13100,CONT_POLY,* -V 15600,13600,CONT_BODY_N,* -V 14200,13600,CONT_BODY_N,* -V 14800,13600,CONT_BODY_N,* -V 13700,13600,CONT_BODY_N,* -V 14600,28700,CONT_BODY_P,* -V 15800,28700,CONT_BODY_P,* -V 14600,26100,CONT_VIA,* -V 14600,27700,CONT_VIA,* -V 14600,25700,CONT_DIF_N,* -V 14600,28100,CONT_DIF_N,* -V 14600,26500,CONT_DIF_N,* -V 14600,27300,CONT_DIF_N,* -V 14600,26900,CONT_DIF_N,* -V 14600,25300,CONT_DIF_N,* -V 14600,24900,CONT_VIA,* -V 15800,28100,CONT_VIA,* -V 15800,24900,CONT_VIA,* -V 15800,26500,CONT_VIA,* -V 15800,25300,CONT_DIF_N,* -V 15800,26900,CONT_DIF_N,* -V 15800,27300,CONT_DIF_N,* -V 15800,25700,CONT_DIF_N,* -V 15800,26100,CONT_DIF_N,* -V 15800,27700,CONT_DIF_N,* -V 11600,21900,CONT_DIF_P,* -V 12200,21900,CONT_DIF_P,* -V 12800,21900,CONT_DIF_P,* -V 13400,21900,CONT_DIF_P,* -V 12200,22500,CONT_BODY_N,* -V 13400,22500,CONT_BODY_N,* -V 13300,23200,CONT_VIA,* -V 12200,23800,CONT_VIA,* -V 13300,23800,CONT_POLY,* -V 13400,24300,CONT_BODY_P,* -V 12200,24300,CONT_BODY_P,* -V 13400,21500,CONT_DIF_P,* -V 12800,21500,CONT_DIF_P,* -V 12200,21500,CONT_DIF_P,* -V 11600,21500,CONT_DIF_P,* -V 12200,21100,CONT_VIA,* -V 13400,21100,CONT_VIA,* -V 12800,21100,CONT_DIF_P,* -V 11600,21100,CONT_DIF_P,* -V 11600,20700,CONT_DIF_P,* -V 12800,20700,CONT_DIF_P,* -V 13400,20700,CONT_DIF_P,* -V 12200,20700,CONT_DIF_P,* -V 13400,20300,CONT_DIF_P,* -V 12200,20300,CONT_DIF_P,* -V 12800,20300,CONT_DIF_P,* -V 11600,20300,CONT_DIF_P,* -V 13400,19900,CONT_VIA,* -V 12200,19900,CONT_VIA,* -V 12800,19900,CONT_DIF_P,* -V 11600,19900,CONT_DIF_P,* -V 13400,16300,CONT_VIA,* -V 13400,17500,CONT_VIA,* -V 13400,18700,CONT_VIA,* -V 12200,16300,CONT_VIA,* -V 12200,18700,CONT_VIA,* -V 12200,17500,CONT_VIA,* -V 13400,15100,CONT_VIA,* -V 12200,15100,CONT_VIA,* -V 12800,16700,CONT_DIF_P,* -V 13400,16700,CONT_DIF_P,* -V 13400,17100,CONT_DIF_P,* -V 13400,15900,CONT_DIF_P,* -V 12800,15900,CONT_DIF_P,* -V 12800,16300,CONT_DIF_P,* -V 13400,18300,CONT_DIF_P,* -V 13400,17900,CONT_DIF_P,* -V 12800,17900,CONT_DIF_P,* -V 12800,17100,CONT_DIF_P,* -V 12800,17500,CONT_DIF_P,* -V 12800,19500,CONT_DIF_P,* -V 13400,19100,CONT_DIF_P,* -V 12800,19100,CONT_DIF_P,* -V 12800,18700,CONT_DIF_P,* -V 12800,18300,CONT_DIF_P,* -V 13400,19500,CONT_DIF_P,* -V 13400,15500,CONT_DIF_P,* -V 12800,15500,CONT_DIF_P,* -V 12200,17100,CONT_DIF_P,* -V 12200,16700,CONT_DIF_P,* -V 11600,16700,CONT_DIF_P,* -V 11600,17100,CONT_DIF_P,* -V 11600,17500,CONT_DIF_P,* -V 12200,15900,CONT_DIF_P,* -V 11600,15900,CONT_DIF_P,* -V 11600,16300,CONT_DIF_P,* -V 12200,19500,CONT_DIF_P,* -V 12200,19100,CONT_DIF_P,* -V 11600,19100,CONT_DIF_P,* -V 11600,18700,CONT_DIF_P,* -V 12200,18300,CONT_DIF_P,* -V 11600,18300,CONT_DIF_P,* -V 12200,17900,CONT_DIF_P,* -V 11600,17900,CONT_DIF_P,* -V 11600,19500,CONT_DIF_P,* -V 11600,15500,CONT_DIF_P,* -V 12200,15500,CONT_DIF_P,* -V 12800,15100,CONT_DIF_P,* -V 13400,14700,CONT_DIF_P,* -V 12800,14700,CONT_DIF_P,* -V 13400,14300,CONT_DIF_P,* -V 12800,14300,CONT_DIF_P,* -V 11600,14300,CONT_DIF_P,* -V 11600,15100,CONT_DIF_P,* -V 12200,14700,CONT_DIF_P,* -V 11600,14700,CONT_DIF_P,* -V 12200,14300,CONT_DIF_P,* -V 12800,27400,CONT_DIF_N,* -V 12800,27000,CONT_DIF_N,* -V 12800,26600,CONT_DIF_N,* -V 12800,27800,CONT_DIF_N,* -V 12800,25000,CONT_DIF_N,* -V 12800,25400,CONT_DIF_N,* -V 12800,26200,CONT_DIF_N,* -V 12800,25800,CONT_DIF_N,* -V 11600,27000,CONT_DIF_N,* -V 11600,26600,CONT_DIF_N,* -V 11600,26200,CONT_DIF_N,* -V 11600,25800,CONT_DIF_N,* -V 11600,25400,CONT_DIF_N,* -V 11600,27800,CONT_DIF_N,* -V 11600,27400,CONT_DIF_N,* -V 11600,25000,CONT_DIF_N,* -V 12100,13600,CONT_VIA,* -V 12800,13100,CONT_POLY,* -V 13200,13600,CONT_BODY_N,* -V 11800,13600,CONT_BODY_N,* -V 12400,13600,CONT_BODY_N,* -V 11300,13600,CONT_BODY_N,* -V 12200,28700,CONT_BODY_P,* -V 13400,28700,CONT_BODY_P,* -V 12200,26100,CONT_VIA,* -V 12200,27700,CONT_VIA,* -V 12200,25700,CONT_DIF_N,* -V 12200,28100,CONT_DIF_N,* -V 12200,26500,CONT_DIF_N,* -V 12200,27300,CONT_DIF_N,* -V 12200,26900,CONT_DIF_N,* -V 12200,25300,CONT_DIF_N,* -V 12200,24900,CONT_VIA,* -V 13400,28100,CONT_VIA,* -V 13400,24900,CONT_VIA,* -V 13400,26500,CONT_VIA,* -V 13400,25300,CONT_DIF_N,* -V 13400,26900,CONT_DIF_N,* -V 13400,27300,CONT_DIF_N,* -V 13400,25700,CONT_DIF_N,* -V 13400,26100,CONT_DIF_N,* -V 13400,27700,CONT_DIF_N,* -V 9200,21900,CONT_DIF_P,* -V 9800,21900,CONT_DIF_P,* -V 10400,21900,CONT_DIF_P,* -V 11000,21900,CONT_DIF_P,* -V 9800,22500,CONT_BODY_N,* -V 11000,22500,CONT_BODY_N,* -V 10900,23200,CONT_VIA,* -V 9800,23800,CONT_VIA,* -V 10900,23800,CONT_POLY,* -V 11000,24300,CONT_BODY_P,* -V 9800,24300,CONT_BODY_P,* -V 11000,21500,CONT_DIF_P,* -V 10400,21500,CONT_DIF_P,* -V 9800,21500,CONT_DIF_P,* -V 9200,21500,CONT_DIF_P,* -V 9800,21100,CONT_VIA,* -V 11000,21100,CONT_VIA,* -V 10400,21100,CONT_DIF_P,* -V 9200,21100,CONT_DIF_P,* -V 9200,20700,CONT_DIF_P,* -V 10400,20700,CONT_DIF_P,* -V 11000,20700,CONT_DIF_P,* -V 9800,20700,CONT_DIF_P,* -V 11000,20300,CONT_DIF_P,* -V 9800,20300,CONT_DIF_P,* -V 10400,20300,CONT_DIF_P,* -V 9200,20300,CONT_DIF_P,* -V 11000,19900,CONT_VIA,* -V 9800,19900,CONT_VIA,* -V 10400,19900,CONT_DIF_P,* -V 9200,19900,CONT_DIF_P,* -V 11000,16300,CONT_VIA,* -V 11000,17500,CONT_VIA,* -V 11000,18700,CONT_VIA,* -V 9800,16300,CONT_VIA,* -V 9800,18700,CONT_VIA,* -V 9800,17500,CONT_VIA,* -V 11000,15100,CONT_VIA,* -V 9800,15100,CONT_VIA,* -V 10400,16700,CONT_DIF_P,* -V 11000,16700,CONT_DIF_P,* -V 11000,17100,CONT_DIF_P,* -V 11000,15900,CONT_DIF_P,* -V 10400,15900,CONT_DIF_P,* -V 10400,16300,CONT_DIF_P,* -V 11000,18300,CONT_DIF_P,* -V 11000,17900,CONT_DIF_P,* -V 10400,17900,CONT_DIF_P,* -V 10400,17100,CONT_DIF_P,* -V 10400,17500,CONT_DIF_P,* -V 10400,19500,CONT_DIF_P,* -V 11000,19100,CONT_DIF_P,* -V 10400,19100,CONT_DIF_P,* -V 10400,18700,CONT_DIF_P,* -V 10400,18300,CONT_DIF_P,* -V 11000,19500,CONT_DIF_P,* -V 11000,15500,CONT_DIF_P,* -V 10400,15500,CONT_DIF_P,* -V 9800,17100,CONT_DIF_P,* -V 9800,16700,CONT_DIF_P,* -V 9200,16700,CONT_DIF_P,* -V 9200,17100,CONT_DIF_P,* -V 9200,17500,CONT_DIF_P,* -V 9800,15900,CONT_DIF_P,* -V 9200,15900,CONT_DIF_P,* -V 9200,16300,CONT_DIF_P,* -V 9800,19500,CONT_DIF_P,* -V 9800,19100,CONT_DIF_P,* -V 9200,19100,CONT_DIF_P,* -V 9200,18700,CONT_DIF_P,* -V 9800,18300,CONT_DIF_P,* -V 9200,18300,CONT_DIF_P,* -V 9800,17900,CONT_DIF_P,* -V 9200,17900,CONT_DIF_P,* -V 9200,19500,CONT_DIF_P,* -V 9200,15500,CONT_DIF_P,* -V 9800,15500,CONT_DIF_P,* -V 10400,15100,CONT_DIF_P,* -V 11000,14700,CONT_DIF_P,* -V 10400,14700,CONT_DIF_P,* -V 11000,14300,CONT_DIF_P,* -V 10400,14300,CONT_DIF_P,* -V 9200,14300,CONT_DIF_P,* -V 9200,15100,CONT_DIF_P,* -V 9800,14700,CONT_DIF_P,* -V 9200,14700,CONT_DIF_P,* -V 9800,14300,CONT_DIF_P,* -V 10400,27400,CONT_DIF_N,* -V 10400,27000,CONT_DIF_N,* -V 10400,26600,CONT_DIF_N,* -V 10400,27800,CONT_DIF_N,* -V 10400,25000,CONT_DIF_N,* -V 10400,25400,CONT_DIF_N,* -V 10400,26200,CONT_DIF_N,* -V 10400,25800,CONT_DIF_N,* -V 9200,27000,CONT_DIF_N,* -V 9200,26600,CONT_DIF_N,* -V 9200,26200,CONT_DIF_N,* -V 9200,25800,CONT_DIF_N,* -V 9200,25400,CONT_DIF_N,* -V 9200,27800,CONT_DIF_N,* -V 9200,27400,CONT_DIF_N,* -V 9200,25000,CONT_DIF_N,* -V 9700,13600,CONT_VIA,* -V 10400,13100,CONT_POLY,* -V 10800,13600,CONT_BODY_N,* -V 9400,13600,CONT_BODY_N,* -V 10000,13600,CONT_BODY_N,* -V 8900,13600,CONT_BODY_N,* -V 9800,28700,CONT_BODY_P,* -V 11000,28700,CONT_BODY_P,* -V 9800,26100,CONT_VIA,* -V 9800,27700,CONT_VIA,* -V 9800,25700,CONT_DIF_N,* -V 9800,28100,CONT_DIF_N,* -V 9800,26500,CONT_DIF_N,* -V 9800,27300,CONT_DIF_N,* -V 9800,26900,CONT_DIF_N,* -V 9800,25300,CONT_DIF_N,* -V 9800,24900,CONT_VIA,* -V 11000,28100,CONT_VIA,* -V 11000,24900,CONT_VIA,* -V 11000,26500,CONT_VIA,* -V 11000,25300,CONT_DIF_N,* -V 11000,26900,CONT_DIF_N,* -V 11000,27300,CONT_DIF_N,* -V 11000,25700,CONT_DIF_N,* -V 11000,26100,CONT_DIF_N,* -V 11000,27700,CONT_DIF_N,* -V 6800,21900,CONT_DIF_P,* -V 7400,21900,CONT_DIF_P,* -V 8000,21900,CONT_DIF_P,* -V 8600,21900,CONT_DIF_P,* -V 7400,22500,CONT_BODY_N,* -V 8600,22500,CONT_BODY_N,* -V 8500,23200,CONT_VIA,* -V 7400,23800,CONT_VIA,* -V 8500,23800,CONT_POLY,* -V 8600,24300,CONT_BODY_P,* -V 7400,24300,CONT_BODY_P,* -V 8600,21500,CONT_DIF_P,* -V 8000,21500,CONT_DIF_P,* -V 7400,21500,CONT_DIF_P,* -V 6800,21500,CONT_DIF_P,* -V 7400,21100,CONT_VIA,* -V 8600,21100,CONT_VIA,* -V 8000,21100,CONT_DIF_P,* -V 6800,21100,CONT_DIF_P,* -V 6800,20700,CONT_DIF_P,* -V 8000,20700,CONT_DIF_P,* -V 8600,20700,CONT_DIF_P,* -V 7400,20700,CONT_DIF_P,* -V 8600,20300,CONT_DIF_P,* -V 7400,20300,CONT_DIF_P,* -V 8000,20300,CONT_DIF_P,* -V 6800,20300,CONT_DIF_P,* -V 8600,19900,CONT_VIA,* -V 7400,19900,CONT_VIA,* -V 8000,19900,CONT_DIF_P,* -V 6800,19900,CONT_DIF_P,* -V 8600,16300,CONT_VIA,* -V 8600,17500,CONT_VIA,* -V 8600,18700,CONT_VIA,* -V 7400,16300,CONT_VIA,* -V 7400,18700,CONT_VIA,* -V 7400,17500,CONT_VIA,* -V 8600,15100,CONT_VIA,* -V 7400,15100,CONT_VIA,* -V 8000,16700,CONT_DIF_P,* -V 8600,16700,CONT_DIF_P,* -V 8600,17100,CONT_DIF_P,* -V 8600,15900,CONT_DIF_P,* -V 8000,15900,CONT_DIF_P,* -V 8000,16300,CONT_DIF_P,* -V 8600,18300,CONT_DIF_P,* -V 8600,17900,CONT_DIF_P,* -V 8000,17900,CONT_DIF_P,* -V 8000,17100,CONT_DIF_P,* -V 8000,17500,CONT_DIF_P,* -V 8000,19500,CONT_DIF_P,* -V 8600,19100,CONT_DIF_P,* -V 8000,19100,CONT_DIF_P,* -V 8000,18700,CONT_DIF_P,* -V 8000,18300,CONT_DIF_P,* -V 8600,19500,CONT_DIF_P,* -V 8600,15500,CONT_DIF_P,* -V 8000,15500,CONT_DIF_P,* -V 7400,17100,CONT_DIF_P,* -V 7400,16700,CONT_DIF_P,* -V 6800,16700,CONT_DIF_P,* -V 6800,17100,CONT_DIF_P,* -V 6800,17500,CONT_DIF_P,* -V 7400,15900,CONT_DIF_P,* -V 6800,15900,CONT_DIF_P,* -V 6800,16300,CONT_DIF_P,* -V 7400,19500,CONT_DIF_P,* -V 7400,19100,CONT_DIF_P,* -V 6800,19100,CONT_DIF_P,* -V 6800,18700,CONT_DIF_P,* -V 7400,18300,CONT_DIF_P,* -V 6800,18300,CONT_DIF_P,* -V 7400,17900,CONT_DIF_P,* -V 6800,17900,CONT_DIF_P,* -V 6800,19500,CONT_DIF_P,* -V 6800,15500,CONT_DIF_P,* -V 7400,15500,CONT_DIF_P,* -V 8000,15100,CONT_DIF_P,* -V 8600,14700,CONT_DIF_P,* -V 8000,14700,CONT_DIF_P,* -V 8600,14300,CONT_DIF_P,* -V 8000,14300,CONT_DIF_P,* -V 6800,14300,CONT_DIF_P,* -V 6800,15100,CONT_DIF_P,* -V 7400,14700,CONT_DIF_P,* -V 6800,14700,CONT_DIF_P,* -V 7400,14300,CONT_DIF_P,* -V 8000,27400,CONT_DIF_N,* -V 8000,27000,CONT_DIF_N,* -V 8000,26600,CONT_DIF_N,* -V 8000,27800,CONT_DIF_N,* -V 8000,25000,CONT_DIF_N,* -V 8000,25400,CONT_DIF_N,* -V 8000,26200,CONT_DIF_N,* -V 8000,25800,CONT_DIF_N,* -V 6800,27000,CONT_DIF_N,* -V 6800,26600,CONT_DIF_N,* -V 6800,26200,CONT_DIF_N,* -V 6800,25800,CONT_DIF_N,* -V 6800,25400,CONT_DIF_N,* -V 6800,27800,CONT_DIF_N,* -V 6800,27400,CONT_DIF_N,* -V 6800,25000,CONT_DIF_N,* -V 7300,13600,CONT_VIA,* -V 8000,13100,CONT_POLY,* -V 8400,13600,CONT_BODY_N,* -V 7000,13600,CONT_BODY_N,* -V 7600,13600,CONT_BODY_N,* -V 6500,13600,CONT_BODY_N,* -V 7400,28700,CONT_BODY_P,* -V 8600,28700,CONT_BODY_P,* -V 7400,26100,CONT_VIA,* -V 7400,27700,CONT_VIA,* -V 7400,25700,CONT_DIF_N,* -V 7400,28100,CONT_DIF_N,* -V 7400,26500,CONT_DIF_N,* -V 7400,27300,CONT_DIF_N,* -V 7400,26900,CONT_DIF_N,* -V 7400,25300,CONT_DIF_N,* -V 7400,24900,CONT_VIA,* -V 8600,28100,CONT_VIA,* -V 8600,24900,CONT_VIA,* -V 8600,26500,CONT_VIA,* -V 8600,25300,CONT_DIF_N,* -V 8600,26900,CONT_DIF_N,* -V 8600,27300,CONT_DIF_N,* -V 8600,25700,CONT_DIF_N,* -V 8600,26100,CONT_DIF_N,* -V 8600,27700,CONT_DIF_N,* -V 4400,21900,CONT_DIF_P,* -V 5000,21900,CONT_DIF_P,* -V 5600,21900,CONT_DIF_P,* -V 6200,21900,CONT_DIF_P,* -V 5000,22500,CONT_BODY_N,* -V 6200,22500,CONT_BODY_N,* -V 6100,23200,CONT_VIA,* -V 5000,23800,CONT_VIA,* -V 6100,23800,CONT_POLY,* -V 6200,24300,CONT_BODY_P,* -V 5000,24300,CONT_BODY_P,* -V 6200,21500,CONT_DIF_P,* -V 5600,21500,CONT_DIF_P,* -V 5000,21500,CONT_DIF_P,* -V 4400,21500,CONT_DIF_P,* -V 5000,21100,CONT_VIA,* -V 6200,21100,CONT_VIA,* -V 5600,21100,CONT_DIF_P,* -V 4400,21100,CONT_DIF_P,* -V 4400,20700,CONT_DIF_P,* -V 5600,20700,CONT_DIF_P,* -V 6200,20700,CONT_DIF_P,* -V 5000,20700,CONT_DIF_P,* -V 6200,20300,CONT_DIF_P,* -V 5000,20300,CONT_DIF_P,* -V 5600,20300,CONT_DIF_P,* -V 4400,20300,CONT_DIF_P,* -V 6200,19900,CONT_VIA,* -V 5000,19900,CONT_VIA,* -V 5600,19900,CONT_DIF_P,* -V 4400,19900,CONT_DIF_P,* -V 6200,16300,CONT_VIA,* -V 6200,17500,CONT_VIA,* -V 6200,18700,CONT_VIA,* -V 5000,16300,CONT_VIA,* -V 5000,18700,CONT_VIA,* -V 5000,17500,CONT_VIA,* -V 6200,15100,CONT_VIA,* -V 5000,15100,CONT_VIA,* -V 5600,16700,CONT_DIF_P,* -V 6200,16700,CONT_DIF_P,* -V 6200,17100,CONT_DIF_P,* -V 6200,15900,CONT_DIF_P,* -V 5600,15900,CONT_DIF_P,* -V 5600,16300,CONT_DIF_P,* -V 6200,18300,CONT_DIF_P,* -V 6200,17900,CONT_DIF_P,* -V 5600,17900,CONT_DIF_P,* -V 5600,17100,CONT_DIF_P,* -V 5600,17500,CONT_DIF_P,* -V 5600,19500,CONT_DIF_P,* -V 6200,19100,CONT_DIF_P,* -V 5600,19100,CONT_DIF_P,* -V 5600,18700,CONT_DIF_P,* -V 5600,18300,CONT_DIF_P,* -V 6200,19500,CONT_DIF_P,* -V 6200,15500,CONT_DIF_P,* -V 5600,15500,CONT_DIF_P,* -V 5000,17100,CONT_DIF_P,* -V 5000,16700,CONT_DIF_P,* -V 4400,16700,CONT_DIF_P,* -V 4400,17100,CONT_DIF_P,* -V 4400,17500,CONT_DIF_P,* -V 5000,15900,CONT_DIF_P,* -V 4400,15900,CONT_DIF_P,* -V 4400,16300,CONT_DIF_P,* -V 5000,19500,CONT_DIF_P,* -V 5000,19100,CONT_DIF_P,* -V 4400,19100,CONT_DIF_P,* -V 4400,18700,CONT_DIF_P,* -V 5000,18300,CONT_DIF_P,* -V 4400,18300,CONT_DIF_P,* -V 5000,17900,CONT_DIF_P,* -V 4400,17900,CONT_DIF_P,* -V 4400,19500,CONT_DIF_P,* -V 4400,15500,CONT_DIF_P,* -V 5000,15500,CONT_DIF_P,* -V 5600,15100,CONT_DIF_P,* -V 6200,14700,CONT_DIF_P,* -V 5600,14700,CONT_DIF_P,* -V 6200,14300,CONT_DIF_P,* -V 5600,14300,CONT_DIF_P,* -V 4400,14300,CONT_DIF_P,* -V 4400,15100,CONT_DIF_P,* -V 5000,14700,CONT_DIF_P,* -V 4400,14700,CONT_DIF_P,* -V 5000,14300,CONT_DIF_P,* -V 5600,27400,CONT_DIF_N,* -V 5600,27000,CONT_DIF_N,* -V 5600,26600,CONT_DIF_N,* -V 5600,27800,CONT_DIF_N,* -V 5600,25000,CONT_DIF_N,* -V 5600,25400,CONT_DIF_N,* -V 5600,26200,CONT_DIF_N,* -V 5600,25800,CONT_DIF_N,* -V 4400,27000,CONT_DIF_N,* -V 4400,26600,CONT_DIF_N,* -V 4400,26200,CONT_DIF_N,* -V 4400,25800,CONT_DIF_N,* -V 4400,25400,CONT_DIF_N,* -V 4400,27800,CONT_DIF_N,* -V 4400,27400,CONT_DIF_N,* -V 4400,25000,CONT_DIF_N,* -V 4900,13600,CONT_VIA,* -V 5600,13100,CONT_POLY,* -V 6000,13600,CONT_BODY_N,* -V 4600,13600,CONT_BODY_N,* -V 5200,13600,CONT_BODY_N,* -V 4100,13600,CONT_BODY_N,* -V 5000,28700,CONT_BODY_P,* -V 6200,28700,CONT_BODY_P,* -V 5000,26100,CONT_VIA,* -V 5000,27700,CONT_VIA,* -V 5000,25700,CONT_DIF_N,* -V 5000,28100,CONT_DIF_N,* -V 5000,26500,CONT_DIF_N,* -V 5000,27300,CONT_DIF_N,* -V 5000,26900,CONT_DIF_N,* -V 5000,25300,CONT_DIF_N,* -V 5000,24900,CONT_VIA,* -V 6200,28100,CONT_VIA,* -V 6200,24900,CONT_VIA,* -V 6200,26500,CONT_VIA,* -V 6200,25300,CONT_DIF_N,* -V 6200,26900,CONT_DIF_N,* -V 6200,27300,CONT_DIF_N,* -V 6200,25700,CONT_DIF_N,* -V 6200,26100,CONT_DIF_N,* -V 6200,27700,CONT_DIF_N,* -V 2000,21900,CONT_DIF_P,* -V 2600,21900,CONT_DIF_P,* -V 3200,21900,CONT_DIF_P,* -V 3800,21900,CONT_DIF_P,* -V 2600,22500,CONT_BODY_N,* -V 3800,22500,CONT_BODY_N,* -V 3700,23200,CONT_VIA,* -V 2600,23800,CONT_VIA,* -V 3700,23800,CONT_POLY,* -V 3800,24300,CONT_BODY_P,* -V 2600,24300,CONT_BODY_P,* -V 3800,21500,CONT_DIF_P,* -V 3200,21500,CONT_DIF_P,* -V 2600,21500,CONT_DIF_P,* -V 2000,21500,CONT_DIF_P,* -V 2600,21100,CONT_VIA,* -V 3800,21100,CONT_VIA,* -V 3200,21100,CONT_DIF_P,* -V 2000,21100,CONT_DIF_P,* -V 2000,20700,CONT_DIF_P,* -V 3200,20700,CONT_DIF_P,* -V 3800,20700,CONT_DIF_P,* -V 2600,20700,CONT_DIF_P,* -V 3800,20300,CONT_DIF_P,* -V 2600,20300,CONT_DIF_P,* -V 3200,20300,CONT_DIF_P,* -V 2000,20300,CONT_DIF_P,* -V 3800,19900,CONT_VIA,* -V 2600,19900,CONT_VIA,* -V 3200,19900,CONT_DIF_P,* -V 2000,19900,CONT_DIF_P,* -V 3800,16300,CONT_VIA,* -V 3800,17500,CONT_VIA,* -V 3800,18700,CONT_VIA,* -V 2600,16300,CONT_VIA,* -V 2600,18700,CONT_VIA,* -V 2600,17500,CONT_VIA,* -V 3800,15100,CONT_VIA,* -V 2600,15100,CONT_VIA,* -V 3200,16700,CONT_DIF_P,* -V 3800,16700,CONT_DIF_P,* -V 3800,17100,CONT_DIF_P,* -V 3800,15900,CONT_DIF_P,* -V 3200,15900,CONT_DIF_P,* -V 3200,16300,CONT_DIF_P,* -V 3800,18300,CONT_DIF_P,* -V 3800,17900,CONT_DIF_P,* -V 3200,17900,CONT_DIF_P,* -V 3200,17100,CONT_DIF_P,* -V 3200,17500,CONT_DIF_P,* -V 3200,19500,CONT_DIF_P,* -V 3800,19100,CONT_DIF_P,* -V 3200,19100,CONT_DIF_P,* -V 3200,18700,CONT_DIF_P,* -V 3200,18300,CONT_DIF_P,* -V 3800,19500,CONT_DIF_P,* -V 3800,15500,CONT_DIF_P,* -V 3200,15500,CONT_DIF_P,* -V 2600,17100,CONT_DIF_P,* -V 2600,16700,CONT_DIF_P,* -V 2000,16700,CONT_DIF_P,* -V 2000,17100,CONT_DIF_P,* -V 2000,17500,CONT_DIF_P,* -V 2600,15900,CONT_DIF_P,* -V 2000,15900,CONT_DIF_P,* -V 2000,16300,CONT_DIF_P,* -V 2600,19500,CONT_DIF_P,* -V 2600,19100,CONT_DIF_P,* -V 2000,19100,CONT_DIF_P,* -V 2000,18700,CONT_DIF_P,* -V 2600,18300,CONT_DIF_P,* -V 2000,18300,CONT_DIF_P,* -V 2600,17900,CONT_DIF_P,* -V 2000,17900,CONT_DIF_P,* -V 2000,19500,CONT_DIF_P,* -V 2000,15500,CONT_DIF_P,* -V 2600,15500,CONT_DIF_P,* -V 3200,15100,CONT_DIF_P,* -V 3800,14700,CONT_DIF_P,* -V 3200,14700,CONT_DIF_P,* -V 3800,14300,CONT_DIF_P,* -V 3200,14300,CONT_DIF_P,* -V 2000,14300,CONT_DIF_P,* -V 2000,15100,CONT_DIF_P,* -V 2600,14700,CONT_DIF_P,* -V 2000,14700,CONT_DIF_P,* -V 2600,14300,CONT_DIF_P,* -V 3200,27400,CONT_DIF_N,* -V 3200,27000,CONT_DIF_N,* -V 3200,26600,CONT_DIF_N,* -V 3200,27800,CONT_DIF_N,* -V 3200,25000,CONT_DIF_N,* -V 3200,25400,CONT_DIF_N,* -V 3200,26200,CONT_DIF_N,* -V 3200,25800,CONT_DIF_N,* -V 2000,27000,CONT_DIF_N,* -V 2000,26600,CONT_DIF_N,* -V 2000,26200,CONT_DIF_N,* -V 2000,25800,CONT_DIF_N,* -V 2000,25400,CONT_DIF_N,* -V 2000,27800,CONT_DIF_N,* -V 2000,27400,CONT_DIF_N,* -V 2000,25000,CONT_DIF_N,* -V 2500,13600,CONT_VIA,* -V 3200,13100,CONT_POLY,* -V 3600,13600,CONT_BODY_N,* -V 2200,13600,CONT_BODY_N,* -V 2800,13600,CONT_BODY_N,* -V 1700,13600,CONT_BODY_N,* -V 2600,28700,CONT_BODY_P,* -V 3800,28700,CONT_BODY_P,* -V 2600,26100,CONT_VIA,* -V 2600,27700,CONT_VIA,* -V 2600,25700,CONT_DIF_N,* -V 2600,28100,CONT_DIF_N,* -V 2600,26500,CONT_DIF_N,* -V 2600,27300,CONT_DIF_N,* -V 2600,26900,CONT_DIF_N,* -V 2600,25300,CONT_DIF_N,* -V 2600,24900,CONT_VIA,* -V 3800,28100,CONT_VIA,* -V 3800,24900,CONT_VIA,* -V 3800,26500,CONT_VIA,* -V 3800,25300,CONT_DIF_N,* -V 3800,26900,CONT_DIF_N,* -V 3800,27300,CONT_DIF_N,* -V 3800,25700,CONT_DIF_N,* -V 3800,26100,CONT_DIF_N,* -V 3800,27700,CONT_DIF_N,* -V 3600,9800,CONT_BODY_N,* -V 3600,5100,CONT_BODY_N,* -V 3600,10800,CONT_BODY_N,* -V 3600,11200,CONT_BODY_N,* -V 3600,11600,CONT_BODY_N,* -V 3600,12000,CONT_BODY_N,* -V 3600,9000,CONT_BODY_N,* -V 3600,8200,CONT_BODY_N,* -V 3600,7800,CONT_BODY_N,* -V 3600,7400,CONT_BODY_N,* -V 3600,7000,CONT_BODY_N,* -V 3600,6300,CONT_BODY_N,* -V 3600,5900,CONT_BODY_N,* -V 3600,5500,CONT_BODY_N,* -V 3600,10400,CONT_BODY_N,* -V 3600,9400,CONT_BODY_N,* -V 3600,8600,CONT_BODY_N,* -V 3600,-200,CONT_BODY_P,* -V 3600,4000,CONT_BODY_P,* -V 3600,3100,CONT_BODY_P,* -V 3600,2700,CONT_BODY_P,* -V 3600,1900,CONT_BODY_P,* -V 3600,1500,CONT_BODY_P,* -V 3600,1100,CONT_BODY_P,* -V 3600,700,CONT_BODY_P,* -V 3600,300,CONT_BODY_P,* -V 3600,3500,CONT_VIA,* -V 3600,2300,CONT_VIA,* -V 3600,6600,CONT_VIA,* -V 8400,3500,CONT_VIA,* -V 7200,9000,CONT_VIA,* -V 7200,10200,CONT_VIA,* -V 7200,6600,CONT_VIA,* -V 8400,2300,CONT_VIA,* -V 8400,6600,CONT_VIA,* -V 8400,10200,CONT_VIA,* -V 8400,9000,CONT_VIA,* -V 8400,7400,CONT_VIA,* -V 6000,6600,CONT_VIA,* -V 6000,7400,CONT_VIA,* -V 6000,9000,CONT_VIA,* -V 6000,10200,CONT_VIA,* -V 6000,3500,CONT_VIA,* -V 6000,2300,CONT_VIA,* -V 7200,2300,CONT_VIA,* -V 7200,7400,CONT_VIA,* -V 7800,1600,CONT_VIA,* -V 4200,3500,CONT_VIA,* -V 4200,10200,CONT_VIA,* -V 4200,9000,CONT_VIA,* -V 4200,7400,CONT_VIA,* -V 4200,6600,CONT_VIA,* -V 4200,2300,CONT_VIA,* -V 4900,5300,CONT_POLY,* -V 7200,4600,CONT_POLY,* -V 8400,4000,CONT_BODY_P,* -V 6000,4000,CONT_BODY_P,* -V 7600,4000,CONT_BODY_P,* -V 4200,4000,CONT_BODY_P,* -V 7200,-200,CONT_BODY_P,* -V 6000,-200,CONT_BODY_P,* -V 4200,-200,CONT_BODY_P,* -V 8400,-200,CONT_BODY_P,* -V 7200,12000,CONT_BODY_N,* -V 6400,5100,CONT_BODY_N,* -V 6800,5100,CONT_BODY_N,* -V 8400,5100,CONT_BODY_N,* -V 6000,5100,CONT_BODY_N,* -V 6100,12000,CONT_BODY_N,* -V 4200,5100,CONT_BODY_N,* -V 7800,9000,CONT_DIF_P,* -V 7800,10600,CONT_DIF_P,* -V 7800,11000,CONT_DIF_P,* -V 7800,5800,CONT_DIF_P,* -V 7800,8200,CONT_DIF_P,* -V 7800,8600,CONT_DIF_P,* -V 7800,11400,CONT_DIF_P,* -V 7800,7400,CONT_DIF_P,* -V 6600,6200,CONT_DIF_P,* -V 7800,6200,CONT_DIF_P,* -V 7800,9400,CONT_DIF_P,* -V 7800,9800,CONT_DIF_P,* -V 7800,6600,CONT_DIF_P,* -V 7800,7000,CONT_DIF_P,* -V 7800,10200,CONT_DIF_P,* -V 7800,7800,CONT_DIF_P,* -V 8400,7800,CONT_DIF_P,* -V 6600,10600,CONT_DIF_P,* -V 6600,11000,CONT_DIF_P,* -V 6600,5800,CONT_DIF_P,* -V 6600,8200,CONT_DIF_P,* -V 6600,8600,CONT_DIF_P,* -V 6600,11400,CONT_DIF_P,* -V 6600,7400,CONT_DIF_P,* -V 8400,11400,CONT_DIF_P,* -V 6600,9400,CONT_DIF_P,* -V 6600,9800,CONT_DIF_P,* -V 6600,6600,CONT_DIF_P,* -V 6600,7000,CONT_DIF_P,* -V 6600,10200,CONT_DIF_P,* -V 6600,7800,CONT_DIF_P,* -V 6600,9000,CONT_DIF_P,* -V 7200,8600,CONT_DIF_P,* -V 8400,11000,CONT_DIF_P,* -V 8400,10600,CONT_DIF_P,* -V 8400,9800,CONT_DIF_P,* -V 8400,7000,CONT_DIF_P,* -V 8400,5800,CONT_DIF_P,* -V 8400,6200,CONT_DIF_P,* -V 8400,8600,CONT_DIF_P,* -V 6000,5800,CONT_DIF_P,* -V 8400,8200,CONT_DIF_P,* -V 8400,9400,CONT_DIF_P,* -V 7200,10600,CONT_DIF_P,* -V 7200,11000,CONT_DIF_P,* -V 7200,7800,CONT_DIF_P,* -V 7200,8200,CONT_DIF_P,* -V 7200,11400,CONT_DIF_P,* -V 6000,10600,CONT_DIF_P,* -V 7200,6200,CONT_DIF_P,* -V 7200,5800,CONT_DIF_P,* -V 7200,7000,CONT_DIF_P,* -V 7200,9800,CONT_DIF_P,* -V 7200,9400,CONT_DIF_P,* -V 6000,6200,CONT_DIF_P,* -V 6000,7000,CONT_DIF_P,* -V 5400,11000,CONT_DIF_P,* -V 6000,9400,CONT_DIF_P,* -V 6000,9800,CONT_DIF_P,* -V 6000,11000,CONT_DIF_P,* -V 6000,7800,CONT_DIF_P,* -V 6000,8200,CONT_DIF_P,* -V 6000,11400,CONT_DIF_P,* -V 6000,8600,CONT_DIF_P,* -V 5400,10600,CONT_DIF_P,* -V 5400,9400,CONT_DIF_P,* -V 5400,9800,CONT_DIF_P,* -V 5400,6600,CONT_DIF_P,* -V 5400,7000,CONT_DIF_P,* -V 5400,7800,CONT_DIF_P,* -V 5400,10200,CONT_DIF_P,* -V 5400,9000,CONT_DIF_P,* -V 5400,5800,CONT_DIF_P,* -V 5400,8200,CONT_DIF_P,* -V 5400,8600,CONT_DIF_P,* -V 5400,11400,CONT_DIF_P,* -V 5400,7400,CONT_DIF_P,* -V 5400,6200,CONT_DIF_P,* -V 4800,7000,CONT_DIF_P,* -V 4800,7800,CONT_DIF_P,* -V 4800,9000,CONT_DIF_P,* -V 4800,8600,CONT_DIF_P,* -V 4800,11400,CONT_DIF_P,* -V 4800,7400,CONT_DIF_P,* -V 4800,6200,CONT_DIF_P,* -V 4800,9800,CONT_DIF_P,* -V 4800,10600,CONT_DIF_P,* -V 4800,6600,CONT_DIF_P,* -V 4800,11000,CONT_DIF_P,* -V 4800,8200,CONT_DIF_P,* -V 4800,5800,CONT_DIF_P,* -V 4800,10200,CONT_DIF_P,* -V 4800,9400,CONT_DIF_P,* -V 4200,11000,CONT_DIF_P,* -V 4200,9800,CONT_DIF_P,* -V 4200,5800,CONT_DIF_P,* -V 4200,7000,CONT_DIF_P,* -V 4200,6200,CONT_DIF_P,* -V 4200,9400,CONT_DIF_P,* -V 4200,10600,CONT_DIF_P,* -V 4200,8600,CONT_DIF_P,* -V 4200,11400,CONT_DIF_P,* -V 4200,8200,CONT_DIF_P,* -V 4200,7800,CONT_DIF_P,* -V 7800,2100,CONT_DIF_N,* -V 6600,2900,CONT_DIF_N,* -V 7200,2800,CONT_DIF_N,* -V 7200,3300,CONT_DIF_N,* -V 7800,2500,CONT_DIF_N,* -V 7200,700,CONT_DIF_N,* -V 7800,3300,CONT_DIF_N,* -V 7800,2900,CONT_DIF_N,* -V 6600,2500,CONT_DIF_N,* -V 6600,2100,CONT_DIF_N,* -V 6600,3300,CONT_DIF_N,* -V 6000,700,CONT_DIF_N,* -V 8400,1500,CONT_DIF_N,* -V 8400,1100,CONT_DIF_N,* -V 8400,700,CONT_DIF_N,* -V 8400,3100,CONT_DIF_N,* -V 8400,2700,CONT_DIF_N,* -V 8400,1900,CONT_DIF_N,* -V 7200,1900,CONT_DIF_N,* -V 5400,2500,CONT_DIF_N,* -V 7200,1100,CONT_DIF_N,* -V 7200,1500,CONT_DIF_N,* -V 6000,3100,CONT_DIF_N,* -V 6000,2700,CONT_DIF_N,* -V 6000,1900,CONT_DIF_N,* -V 6000,1500,CONT_DIF_N,* -V 6000,1100,CONT_DIF_N,* -V 5400,3300,CONT_DIF_N,* -V 5400,2900,CONT_DIF_N,* -V 5400,900,CONT_DIF_N,* -V 5400,1300,CONT_DIF_N,* -V 5400,1700,CONT_DIF_N,* -V 5400,2100,CONT_DIF_N,* -V 7800,700,CONT_DIF_N,* -V 4800,2100,CONT_DIF_N,* -V 4800,2500,CONT_DIF_N,* -V 4800,900,CONT_DIF_N,* -V 4800,1300,CONT_DIF_N,* -V 4800,1700,CONT_DIF_N,* -V 4800,3300,CONT_DIF_N,* -V 4800,2900,CONT_DIF_N,* -V 4200,1100,CONT_DIF_N,* -V 4200,1500,CONT_DIF_N,* -V 4200,1900,CONT_DIF_N,* -V 4200,2700,CONT_DIF_N,* -V 4200,3100,CONT_DIF_N,* -V 4200,700,CONT_DIF_N,* -V 7800,1200,CONT_DIF_N,* -V 4700,300,CONT_POLY,* -V 4700,-700,CONT_VIA,* -V 6600,1600,CONT_VIA,* -V 6600,1200,CONT_DIF_N,* -V 6600,700,CONT_DIF_N,* -V 6400,4000,CONT_BODY_P,* -V 6800,4000,CONT_BODY_P,* -V 8000,4000,CONT_BODY_P,* -V 8000,-200,CONT_BODY_P,* -V 7600,-200,CONT_BODY_P,* -V 6800,-200,CONT_BODY_P,* -V 6400,-200,CONT_BODY_P,* -V 5600,-200,CONT_BODY_P,* -V 5200,-200,CONT_BODY_P,* -V 4600,12000,CONT_BODY_N,* -V 4200,12000,CONT_BODY_N,* -V 5100,12000,CONT_BODY_N,* -V 5600,12000,CONT_BODY_N,* -V 8400,12000,CONT_BODY_N,* -V 7600,5100,CONT_BODY_N,* -V 8000,5100,CONT_BODY_N,* -V 9000,10000,CONT_VIA,* -V 9000,7500,CONT_VIA,* -V 9000,8700,CONT_VIA,* -V 9000,6700,CONT_VIA,* -V 9000,5100,CONT_BODY_N,* -V 9000,11200,CONT_BODY_N,* -V 9000,6300,CONT_BODY_N,* -V 9000,5900,CONT_BODY_N,* -V 9000,12000,CONT_BODY_N,* -V 9000,9500,CONT_BODY_N,* -V 9000,10400,CONT_BODY_N,* -V 9000,5500,CONT_BODY_N,* -V 9000,9100,CONT_BODY_N,* -V 9000,8300,CONT_BODY_N,* -V 9000,10800,CONT_BODY_N,* -V 9000,11600,CONT_BODY_N,* -V 9000,7900,CONT_BODY_N,* -V 9000,7100,CONT_BODY_N,* -V 9000,3600,CONT_VIA,* -V 9000,2400,CONT_VIA,* -V 9000,3200,CONT_BODY_P,* -V 9000,800,CONT_BODY_P,* -V 9000,300,CONT_BODY_P,* -V 9000,4000,CONT_BODY_P,* -V 9000,1200,CONT_BODY_P,* -V 9000,1600,CONT_BODY_P,* -V 9000,2000,CONT_BODY_P,* -V 9000,2800,CONT_BODY_P,* -V 9000,-200,CONT_BODY_P,* -V 16400,27900,CONT_VIA,* -V 16100,24300,CONT_VIA,* -V 16400,25900,CONT_VIA,* -V 15800,29200,CONT_VIA,* -V 16400,29200,CONT_VIA,* -V 16400,23200,CONT_VIA,* -V 16900,23200,CONT_VIA,* -V 1200,28700,CONT_BODY_P,* -V 16400,24700,CONT_BODY_P,* -V 16400,25100,CONT_BODY_P,* -V 16400,25500,CONT_BODY_P,* -V 16400,24300,CONT_BODY_P,* -V 1200,24300,CONT_BODY_P,* -V 16400,28700,CONT_BODY_P,* -V 16400,28300,CONT_BODY_P,* -V 16400,27500,CONT_BODY_P,* -V 16400,27100,CONT_BODY_P,* -V 16400,26700,CONT_BODY_P,* -V 16400,26300,CONT_BODY_P,* -V 800,27100,CONT_BODY_P,* -V 800,26700,CONT_BODY_P,* -V 800,26300,CONT_BODY_P,* -V 800,25900,CONT_BODY_P,* -V 800,28700,CONT_BODY_P,* -V 800,24700,CONT_BODY_P,* -V 800,25100,CONT_BODY_P,* -V 800,25500,CONT_BODY_P,* -V 800,24300,CONT_BODY_P,* -V 800,28300,CONT_BODY_P,* -V 800,27900,CONT_BODY_P,* -V 800,27500,CONT_BODY_P,* -V 16400,22000,CONT_BODY_N,* -V 16400,21600,CONT_BODY_N,* -V 16400,21200,CONT_BODY_N,* -V 16400,20800,CONT_BODY_N,* -V 1400,22500,CONT_BODY_N,* -V 16400,20400,CONT_BODY_N,* -V 16400,22500,CONT_BODY_N,* -V 16400,20000,CONT_BODY_N,* -V 800,22500,CONT_BODY_N,* -V 800,20000,CONT_BODY_N,* -V 800,20400,CONT_BODY_N,* -V 800,20800,CONT_BODY_N,* -V 800,21200,CONT_BODY_N,* -V 800,21600,CONT_BODY_N,* -V 800,22000,CONT_BODY_N,* -V 1300,13600,CONT_BODY_N,* -V 16400,18400,CONT_BODY_N,* -V 16400,18000,CONT_BODY_N,* -V 16400,17600,CONT_BODY_N,* -V 16400,19600,CONT_BODY_N,* -V 16400,19200,CONT_BODY_N,* -V 16400,18800,CONT_BODY_N,* -V 16000,13600,CONT_BODY_N,* -V 16400,13600,CONT_BODY_N,* -V 16400,15600,CONT_BODY_N,* -V 16400,15200,CONT_BODY_N,* -V 16400,14800,CONT_BODY_N,* -V 16400,14400,CONT_BODY_N,* -V 16400,14000,CONT_BODY_N,* -V 16400,16400,CONT_BODY_N,* -V 16400,16000,CONT_BODY_N,* -V 16400,16800,CONT_BODY_N,* -V 16400,17200,CONT_BODY_N,* -V 800,13600,CONT_BODY_N,* -V 800,14000,CONT_BODY_N,* -V 800,14400,CONT_BODY_N,* -V 800,14800,CONT_BODY_N,* -V 800,15200,CONT_BODY_N,* -V 800,15600,CONT_BODY_N,* -V 800,19600,CONT_BODY_N,* -V 800,18400,CONT_BODY_N,* -V 800,17600,CONT_BODY_N,* -V 800,18000,CONT_BODY_N,* -V 800,16000,CONT_BODY_N,* -V 800,16400,CONT_BODY_N,* -V 800,17200,CONT_BODY_N,* -V 800,16800,CONT_BODY_N,* -V 800,18800,CONT_BODY_N,* -V 800,19200,CONT_BODY_N,* -V 1400,21900,CONT_DIF_P,* -V 1400,21500,CONT_DIF_P,* -V 1400,21100,CONT_DIF_P,* -V 1400,20700,CONT_DIF_P,* -V 1400,20300,CONT_DIF_P,* -V 1400,16300,CONT_DIF_P,* -V 1400,16700,CONT_DIF_P,* -V 1400,17100,CONT_DIF_P,* -V 1400,19100,CONT_DIF_P,* -V 1400,19500,CONT_DIF_P,* -V 1400,19900,CONT_DIF_P,* -V 1400,14300,CONT_DIF_P,* -V 1400,14700,CONT_DIF_P,* -V 1400,15100,CONT_DIF_P,* -V 1400,15500,CONT_DIF_P,* -V 1400,15900,CONT_DIF_P,* -V 1400,17900,CONT_DIF_P,* -V 1400,17500,CONT_DIF_P,* -V 1400,18300,CONT_DIF_P,* -V 1400,18700,CONT_DIF_P,* -V 1400,25700,CONT_DIF_N,* -V 1400,25300,CONT_DIF_N,* -V 1400,24900,CONT_DIF_N,* -V 1400,26100,CONT_DIF_N,* -V 1400,27300,CONT_DIF_N,* -V 1400,28100,CONT_DIF_N,* -V 1400,27700,CONT_DIF_N,* -V 1400,26900,CONT_DIF_N,* -V 1400,26500,CONT_DIF_N,* -V 16900,1600,CONT_VIA,* -B 1100,26700,800,5100,CONT_VIA,* -B 16100,18100,600,9000,CONT_VIA,* -B 1100,18000,600,9100,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palot_sp.ap b/alliance/share/cells/padlib/palot_sp.ap deleted file mode 100644 index 21813c53..00000000 --- a/alliance/share/cells/padlib/palot_sp.ap +++ /dev/null @@ -1,1946 +0,0 @@ -V ALLIANCE : 6 -H palot_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 4600,-700,200,i,1,SOUTH,ALU2 -C 4600,-700,200,i,0,SOUTH,ALU1 -C 15400,-700,200,b,1,SOUTH,ALU2 -C 15400,-700,200,b,0,SOUTH,ALU1 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 15700,23200,16900,23200,200,*,RIGHT,ALU1 -S 16900,1600,16900,23200,200,*,UP,ALU1 -S 3700,23200,16900,23200,200,*,RIGHT,ALU2 -S 6500,1600,16900,1600,200,*,RIGHT,ALU2 -S 16400,1600,16900,1600,200,*,LEFT,ALU1 -S 15800,24300,16400,24300,200,*,RIGHT,ALU1 -S 15800,24300,15800,28800,200,*,UP,ALU1 -S 16200,24300,16200,29300,600,*,UP,ALU1 -S 13400,24300,13400,28800,200,*,UP,ALU1 -S 11000,24300,11000,28800,200,*,UP,ALU1 -S 8600,24300,8600,28800,200,*,UP,ALU1 -S 6200,24300,6200,28800,200,*,UP,ALU1 -S 3800,24400,3800,28800,200,*,UP,ALU1 -S 14800,4500,15500,4500,200,*,LEFT,ALU1 -S 5100,-200,14900,-200,200,*,RIGHT,ALU1 -S 14900,-200,14900,4000,200,*,UP,ALU1 -S 7400,5100,11400,5100,200,*,RIGHT,ALU1 -S 3200,12000,6000,12000,200,*,RIGHT,ALU1 -S 2100,5100,4100,5100,200,*,LEFT,ALU1 -S 2100,5100,2100,12100,200,*,DOWN,ALU1 -S 2400,5100,2400,8700,800,*,UP,ALU1 -S 2400,8700,2400,9900,500,*,DOWN,ALU1 -S 2100,10300,3300,10300,1000,*,LEFT,ALU1 -S 3300,9900,3300,11900,200,*,DOWN,ALU1 -S 10700,-200,10700,3200,200,*,UP,ALU1 -S 9500,-200,9500,4000,200,*,UP,ALU1 -S 8300,-200,8300,4000,200,*,UP,ALU1 -S 7100,-200,7100,3200,200,*,UP,ALU1 -S 5900,-200,5900,4000,200,*,UP,ALU1 -S 5900,4000,10100,4000,200,*,RIGHT,ALU1 -S 4100,5100,4100,12000,200,*,UP,ALU1 -S 8300,5100,8300,12000,200,*,UP,ALU1 -S 5900,5100,5900,12000,200,*,UP,ALU1 -S 10700,5100,10700,12100,200,*,UP,ALU1 -S 11300,4600,13100,4600,200,*,RIGHT,ALU1 -S 14600,13600,14600,22600,200,*,UP,ALU1 -S 2600,12600,3300,12600,200,*,LEFT,ALU1 -S 2700,11300,2700,12600,200,*,UP,ALU1 -S 3200,12600,3200,13100,200,*,UP,ALU1 -S 3700,13600,5300,13600,200,*,RIGHT,ALU1 -S 3800,13700,3800,22600,200,*,UP,ALU1 -S 15500,13600,16400,13600,200,*,RIGHT,ALU1 -S 16200,13600,16200,22600,600,*,UP,ALU1 -S 15800,13700,15800,22600,200,*,UP,ALU1 -S 13400,13600,13400,22600,200,*,UP,ALU1 -S 12200,13600,12200,22600,200,*,UP,ALU1 -S 11000,13600,11000,22600,200,*,UP,ALU1 -S 9800,13600,9800,22600,200,*,UP,ALU1 -S 8600,13600,8600,22600,200,*,UP,ALU1 -S 7400,13600,7400,22600,200,*,UP,ALU1 -S 6200,13600,6200,22600,200,*,UP,ALU1 -S 5000,13600,5000,22600,200,*,UP,ALU1 -S 2600,13600,2600,22600,200,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 3200,13100,3800,13100,200,*,RIGHT,POLY -S 2000,14200,2000,29100,200,*,UP,ALU1 -S 3200,14200,3200,29100,200,*,UP,ALU1 -S 2600,23700,2600,28800,200,*,UP,ALU1 -S 3800,24800,3800,28200,300,*,UP,NDIF -S 3200,24800,3200,28200,300,*,UP,NDIF -S 2600,24800,2600,28200,300,*,UP,NDIF -S 2000,24800,2000,28200,300,*,UP,NDIF -S 1700,24600,1700,28400,100,*,UP,NTRANS -S 2300,24600,2300,28400,100,*,UP,NTRANS -S 2900,24600,2900,28400,100,*,UP,NTRANS -S 3500,24600,3500,28400,100,*,UP,NTRANS -S 1500,28700,3900,28700,300,*,RIGHT,PTIE -S 3800,14100,3800,22000,300,*,UP,PDIF -S 3200,14100,3200,22000,200,*,UP,PDIF -S 2600,14100,2600,22000,200,*,UP,PDIF -S 2000,14100,2000,22000,200,*,UP,PDIF -S 1700,13900,1700,22200,100,*,UP,PTRANS -S 2300,13900,2300,22200,100,*,UP,PTRANS -S 2900,13900,2900,22200,100,*,UP,PTRANS -S 3500,13900,3500,22200,100,*,UP,PTRANS -S 2800,13400,2800,22700,2800,*,UP,NWELL -S 1500,13600,2900,13600,300,*,RIGHT,NTIE -S 3500,13600,3900,13600,300,*,RIGHT,NTIE -S 1700,13900,3500,13900,100,*,RIGHT,POLY -S 3200,23700,3200,23900,200,*,DOWN,POLY -S 1500,24300,2900,24300,300,*,RIGHT,PTIE -S 3500,24300,3900,24300,300,*,RIGHT,PTIE -S 1700,24600,3500,24600,100,*,RIGHT,POLY -S 3200,23800,3200,24600,200,*,UP,POLY -S 3200,23800,3700,23800,300,*,RIGHT,POLY -S 1500,22500,3900,22500,300,*,RIGHT,NTIE -S 3200,13100,3200,13900,200,*,UP,POLY -S 1500,13600,2700,13600,200,*,RIGHT,ALU1 -S 3200,13000,3200,14300,200,*,DOWN,ALU1 -S 3900,22500,6300,22500,300,*,RIGHT,NTIE -S 6100,23200,6100,23800,200,*,UP,ALU1 -S 5600,23800,6100,23800,300,*,RIGHT,POLY -S 5600,23800,5600,24600,200,*,UP,POLY -S 4100,24600,5900,24600,100,*,RIGHT,POLY -S 5900,24300,6300,24300,300,*,RIGHT,PTIE -S 3900,24300,5300,24300,300,*,RIGHT,PTIE -S 5600,23700,5600,23900,200,*,DOWN,POLY -S 5900,13600,6300,13600,200,*,RIGHT,ALU1 -S 4100,13900,5900,13900,100,*,RIGHT,POLY -S 5600,13300,5600,13900,200,*,UP,POLY -S 5900,13600,6300,13600,300,*,RIGHT,NTIE -S 3900,13600,5300,13600,300,*,RIGHT,NTIE -S 5200,13400,5200,22700,2800,*,UP,NWELL -S 5900,13900,5900,22200,100,*,UP,PTRANS -S 5300,13900,5300,22200,100,*,UP,PTRANS -S 4700,13900,4700,22200,100,*,UP,PTRANS -S 4100,13900,4100,22200,100,*,UP,PTRANS -S 4400,14100,4400,22000,200,*,UP,PDIF -S 5000,14100,5000,22000,200,*,UP,PDIF -S 5600,14100,5600,22000,200,*,UP,PDIF -S 6200,14100,6200,22000,300,*,UP,PDIF -S 3900,28700,6300,28700,300,*,RIGHT,PTIE -S 5900,24600,5900,28400,100,*,UP,NTRANS -S 5300,24600,5300,28400,100,*,UP,NTRANS -S 4700,24600,4700,28400,100,*,UP,NTRANS -S 4100,24600,4100,28400,100,*,UP,NTRANS -S 4400,24800,4400,28200,300,*,UP,NDIF -S 5000,24800,5000,28200,300,*,UP,NDIF -S 5600,24800,5600,28200,300,*,UP,NDIF -S 6200,24800,6200,28200,300,*,UP,NDIF -S 5000,23700,5000,28800,200,*,UP,ALU1 -S 5600,14200,5600,29100,200,*,UP,ALU1 -S 4400,14200,4400,29100,200,*,UP,ALU1 -S 6300,22500,8700,22500,300,*,RIGHT,NTIE -S 8500,23200,8500,23800,200,*,UP,ALU1 -S 8000,23800,8500,23800,300,*,RIGHT,POLY -S 8000,23800,8000,24600,200,*,UP,POLY -S 6500,24600,8300,24600,100,*,RIGHT,POLY -S 8300,24300,8700,24300,300,*,RIGHT,PTIE -S 6300,24300,7700,24300,300,*,RIGHT,PTIE -S 8000,23700,8000,23900,200,*,DOWN,POLY -S 8300,13600,8700,13600,200,*,RIGHT,ALU1 -S 6300,13600,7700,13600,200,*,RIGHT,ALU1 -S 6500,13900,8300,13900,100,*,RIGHT,POLY -S 8000,13300,8000,13900,200,*,UP,POLY -S 8300,13600,8700,13600,300,*,RIGHT,NTIE -S 6300,13600,7700,13600,300,*,RIGHT,NTIE -S 7600,13400,7600,22700,2800,*,UP,NWELL -S 8300,13900,8300,22200,100,*,UP,PTRANS -S 7700,13900,7700,22200,100,*,UP,PTRANS -S 7100,13900,7100,22200,100,*,UP,PTRANS -S 6500,13900,6500,22200,100,*,UP,PTRANS -S 6800,14100,6800,22000,200,*,UP,PDIF -S 7400,14100,7400,22000,200,*,UP,PDIF -S 8000,14100,8000,22000,200,*,UP,PDIF -S 8600,14100,8600,22000,300,*,UP,PDIF -S 6300,28700,8700,28700,300,*,RIGHT,PTIE -S 8300,24600,8300,28400,100,*,UP,NTRANS -S 7700,24600,7700,28400,100,*,UP,NTRANS -S 7100,24600,7100,28400,100,*,UP,NTRANS -S 6500,24600,6500,28400,100,*,UP,NTRANS -S 6800,24800,6800,28200,300,*,UP,NDIF -S 7400,24800,7400,28200,300,*,UP,NDIF -S 8000,24800,8000,28200,300,*,UP,NDIF -S 8600,24800,8600,28200,300,*,UP,NDIF -S 7400,23700,7400,28800,200,*,UP,ALU1 -S 8000,14200,8000,29100,200,*,UP,ALU1 -S 6800,14200,6800,29100,200,*,UP,ALU1 -S 8700,22500,11100,22500,300,*,RIGHT,NTIE -S 10900,23200,10900,23800,200,*,UP,ALU1 -S 10400,23800,10900,23800,300,*,RIGHT,POLY -S 10400,23800,10400,24600,200,*,UP,POLY -S 8900,24600,10700,24600,100,*,RIGHT,POLY -S 10700,24300,11100,24300,300,*,RIGHT,PTIE -S 8700,24300,10100,24300,300,*,RIGHT,PTIE -S 10400,23700,10400,23900,200,*,DOWN,POLY -S 10700,13600,11100,13600,200,*,RIGHT,ALU1 -S 8700,13600,10100,13600,200,*,RIGHT,ALU1 -S 8900,13900,10700,13900,100,*,RIGHT,POLY -S 10400,13300,10400,13900,200,*,UP,POLY -S 10700,13600,11100,13600,300,*,RIGHT,NTIE -S 8700,13600,10100,13600,300,*,RIGHT,NTIE -S 10000,13400,10000,22700,2800,*,UP,NWELL -S 10700,13900,10700,22200,100,*,UP,PTRANS -S 10100,13900,10100,22200,100,*,UP,PTRANS -S 9500,13900,9500,22200,100,*,UP,PTRANS -S 8900,13900,8900,22200,100,*,UP,PTRANS -S 9200,14100,9200,22000,200,*,UP,PDIF -S 9800,14100,9800,22000,200,*,UP,PDIF -S 10400,14100,10400,22000,200,*,UP,PDIF -S 11000,14100,11000,22000,300,*,UP,PDIF -S 8700,28700,11100,28700,300,*,RIGHT,PTIE -S 10700,24600,10700,28400,100,*,UP,NTRANS -S 10100,24600,10100,28400,100,*,UP,NTRANS -S 9500,24600,9500,28400,100,*,UP,NTRANS -S 8900,24600,8900,28400,100,*,UP,NTRANS -S 9200,24800,9200,28200,300,*,UP,NDIF -S 9800,24800,9800,28200,300,*,UP,NDIF -S 10400,24800,10400,28200,300,*,UP,NDIF -S 11000,24800,11000,28200,300,*,UP,NDIF -S 9800,23700,9800,28800,200,*,UP,ALU1 -S 10400,14200,10400,29100,200,*,UP,ALU1 -S 9200,14200,9200,29100,200,*,UP,ALU1 -S 11100,22500,13500,22500,300,*,RIGHT,NTIE -S 13300,23200,13300,23800,200,*,UP,ALU1 -S 12800,23800,13300,23800,300,*,RIGHT,POLY -S 12800,23800,12800,24600,200,*,UP,POLY -S 11300,24600,13100,24600,100,*,RIGHT,POLY -S 13100,24300,13500,24300,300,*,RIGHT,PTIE -S 11100,24300,12500,24300,300,*,RIGHT,PTIE -S 12800,23700,12800,23900,200,*,DOWN,POLY -S 13100,13600,13500,13600,200,*,RIGHT,ALU1 -S 11100,13600,12500,13600,200,*,RIGHT,ALU1 -S 11300,13900,13100,13900,100,*,RIGHT,POLY -S 12800,13300,12800,13900,200,*,UP,POLY -S 13100,13600,13500,13600,300,*,RIGHT,NTIE -S 11100,13600,12500,13600,300,*,RIGHT,NTIE -S 12400,13400,12400,22700,2800,*,UP,NWELL -S 13100,13900,13100,22200,100,*,UP,PTRANS -S 12500,13900,12500,22200,100,*,UP,PTRANS -S 11900,13900,11900,22200,100,*,UP,PTRANS -S 11300,13900,11300,22200,100,*,UP,PTRANS -S 11600,14100,11600,22000,200,*,UP,PDIF -S 12200,14100,12200,22000,200,*,UP,PDIF -S 12800,14100,12800,22000,200,*,UP,PDIF -S 13400,14100,13400,22000,300,*,UP,PDIF -S 11100,28700,13500,28700,300,*,RIGHT,PTIE -S 13100,24600,13100,28400,100,*,UP,NTRANS -S 12500,24600,12500,28400,100,*,UP,NTRANS -S 11900,24600,11900,28400,100,*,UP,NTRANS -S 11300,24600,11300,28400,100,*,UP,NTRANS -S 11600,24800,11600,28200,300,*,UP,NDIF -S 12200,24800,12200,28200,300,*,UP,NDIF -S 12800,24800,12800,28200,300,*,UP,NDIF -S 13400,24800,13400,28200,300,*,UP,NDIF -S 12200,23700,12200,28800,200,*,UP,ALU1 -S 12800,14200,12800,29100,200,*,UP,ALU1 -S 11600,14200,11600,29100,200,*,UP,ALU1 -S 13500,22500,15900,22500,300,*,RIGHT,NTIE -S 15700,23200,15700,23800,200,*,UP,ALU1 -S 15200,23800,15700,23800,300,*,RIGHT,POLY -S 15200,23800,15200,24600,200,*,UP,POLY -S 13700,24600,15500,24600,100,*,RIGHT,POLY -S 15500,24300,15900,24300,300,*,RIGHT,PTIE -S 13500,24300,14900,24300,300,*,RIGHT,PTIE -S 15200,23700,15200,23900,200,*,DOWN,POLY -S 13500,13600,14900,13600,200,*,RIGHT,ALU1 -S 13700,13900,15500,13900,100,*,RIGHT,POLY -S 15200,13300,15200,13900,200,*,UP,POLY -S 15500,13600,15900,13600,300,*,RIGHT,NTIE -S 13500,13600,14900,13600,300,*,RIGHT,NTIE -S 14800,13400,14800,22700,2800,*,UP,NWELL -S 15500,13900,15500,22200,100,*,UP,PTRANS -S 14900,13900,14900,22200,100,*,UP,PTRANS -S 14300,13900,14300,22200,100,*,UP,PTRANS -S 13700,13900,13700,22200,100,*,UP,PTRANS -S 14000,14100,14000,22000,200,*,UP,PDIF -S 14600,14100,14600,22000,200,*,UP,PDIF -S 15200,14100,15200,22000,200,*,UP,PDIF -S 15800,14100,15800,22000,300,*,UP,PDIF -S 13500,28700,15900,28700,300,*,RIGHT,PTIE -S 15500,24600,15500,28400,100,*,UP,NTRANS -S 14900,24600,14900,28400,100,*,UP,NTRANS -S 14300,24600,14300,28400,100,*,UP,NTRANS -S 13700,24600,13700,28400,100,*,UP,NTRANS -S 14000,24800,14000,28200,300,*,UP,NDIF -S 14600,24800,14600,28200,300,*,UP,NDIF -S 15200,24800,15200,28200,300,*,UP,NDIF -S 15800,24800,15800,28200,300,*,UP,NDIF -S 14600,23700,14600,28800,200,*,UP,ALU1 -S 15200,14200,15200,29100,200,*,UP,ALU1 -S 14000,14200,14000,29100,200,*,UP,ALU1 -S 11000,5500,14600,5500,100,*,RIGHT,POLY -S 15200,3700,15200,5500,100,*,UP,POLY -S 14600,-100,14600,1900,800,*,DOWN,ALU1 -S 14300,0,14300,1900,300,*,DOWN,PTIE -S 14600,0,14600,1900,300,*,DOWN,PTIE -S 14900,-300,14900,1900,300,*,DOWN,PTIE -S 14900,1800,16200,1800,300,*,LEFT,PTIE -S 16100,1700,16100,4100,300,*,UP,PTIE -S 14900,2600,14900,3500,300,*,DOWN,NDIF -S 15400,-700,15400,2300,200,*,DOWN,ALU1 -S 14300,2600,14300,3500,300,*,UP,NDIF -S 14600,2400,14600,3700,100,*,UP,NTRANS -S 15200,2400,15200,3700,100,*,UP,NTRANS -S 15500,2600,15500,3500,300,*,UP,NDIF -S 15200,2200,15200,2400,100,*,DOWN,POLY -S 12500,5800,12500,12900,200,*,UP,ALU1 -S 13900,3700,13900,3900,100,*,DOWN,POLY -S 14000,3700,14000,3900,100,*,DOWN,POLY -S 13900,4700,13900,5300,100,*,DOWN,POLY -S 14000,4700,14000,5300,100,*,DOWN,POLY -S 13900,4500,14600,4500,300,*,RIGHT,POLY -S 14600,3700,14600,4300,100,*,UP,POLY -S 14200,5100,15000,5100,300,*,RIGHT,NTIE -S 11300,5100,13700,5100,300,*,RIGHT,NTIE -S 7400,4000,10100,4000,300,*,RIGHT,PTIE -S 10300,3800,10300,4500,100,*,DOWN,POLY -S 10300,4600,10900,4600,100,*,LEFT,POLY -S 11100,4500,11100,5300,100,*,DOWN,POLY -S 11000,3600,11000,4100,100,*,DOWN,POLY -S 11100,3800,11100,4100,100,*,DOWN,POLY -S 11100,3700,14000,3700,100,*,RIGHT,POLY -S 11100,3600,14000,3600,100,*,RIGHT,POLY -S 11300,4000,13700,4000,300,*,RIGHT,PTIE -S 13700,5700,13700,11500,300,*,UP,PDIF -S 13400,5500,13400,11700,100,*,UP,PTRANS -S 13100,5700,13100,11500,300,*,UP,PDIF -S 12800,5500,12800,11700,100,*,UP,PTRANS -S 12500,5700,12500,11500,300,*,UP,PDIF -S 11900,5700,11900,11500,300,*,UP,PDIF -S 12200,5500,12200,11700,100,*,UP,PTRANS -S 11300,5700,11300,11500,300,*,UP,PDIF -S 11600,5500,11600,11700,100,*,UP,PTRANS -S 13700,600,13700,3400,300,*,UP,NDIF -S 13100,600,13100,3400,200,*,UP,NDIF -S 12500,600,12500,3400,300,*,UP,NDIF -S 11900,600,11900,3400,200,*,UP,NDIF -S 11300,600,11300,3400,300,*,UP,NDIF -S 13400,400,13400,3600,100,*,UP,NTRANS -S 12800,400,12800,3600,100,*,UP,NTRANS -S 12200,400,12200,3600,100,*,UP,NTRANS -S 11600,400,11600,3600,100,*,UP,NTRANS -S 16100,2300,16100,4100,200,*,UP,ALU1 -S 4700,900,4700,11400,200,*,UP,ALU1 -S 5300,900,5300,11400,200,*,UP,ALU1 -S 5300,4600,7000,4600,200,*,RIGHT,ALU1 -S 9500,5700,9500,12000,200,*,UP,ALU1 -S 7100,5700,7100,12000,200,*,UP,ALU1 -S 10100,600,10100,3300,200,*,UP,ALU1 -S 8900,600,8900,3300,200,*,UP,ALU1 -S 7700,600,7700,3300,200,*,UP,ALU1 -S 6500,5800,6500,12900,200,*,UP,ALU1 -S 7700,5800,7700,12900,200,*,UP,ALU1 -S 8900,5800,8900,12900,200,*,UP,ALU1 -S 10100,5800,10100,12900,200,*,UP,ALU1 -S 6500,600,6500,3300,200,*,UP,ALU1 -S 5900,5100,6800,5100,200,*,RIGHT,ALU1 -S 4600,-700,4600,300,200,*,UP,ALU1 -S 5600,3700,5600,5400,100,*,UP,POLY -S 4900,5300,5600,5300,300,*,RIGHT,POLY -S 6200,3700,8000,3700,100,*,RIGHT,POLY -S 6200,5400,8000,5400,100,*,RIGHT,POLY -S 7100,3700,7100,5400,200,*,UP,POLY -S 4400,3700,4400,5400,100,*,UP,POLY -S 4400,200,4400,400,100,*,UP,POLY -S 5800,4000,6800,4000,300,*,RIGHT,PTIE -S 5800,5100,6800,5100,300,*,RIGHT,NTIE -S 7400,5400,7400,11700,100,*,UP,PTRANS -S 8000,5400,8000,11700,100,*,UP,PTRANS -S 7100,5600,7100,11500,300,*,UP,PDIF -S 8300,5600,8300,11500,300,*,UP,PDIF -S 6500,5600,6500,11500,300,*,UP,PDIF -S 10100,5600,10100,11500,300,*,UP,PDIF -S 7700,5600,7700,11500,300,*,UP,PDIF -S 5300,5600,5300,11500,300,*,UP,PDIF -S 5600,5400,5600,11700,100,*,UP,PTRANS -S 5900,5600,5900,11500,300,*,UP,PDIF -S 6200,5400,6200,11700,100,*,UP,PTRANS -S 6800,5400,6800,11700,100,*,UP,PTRANS -S 9500,5600,9500,11500,300,*,UP,PDIF -S 10700,5600,10700,11500,300,*,UP,PDIF -S 8900,5600,8900,11500,300,*,UP,PDIF -S 8600,5400,8600,11700,100,*,UP,PTRANS -S 9200,5400,9200,11700,100,*,UP,PTRANS -S 9800,5400,9800,11700,100,*,UP,PTRANS -S 10400,5400,10400,11700,100,*,UP,PTRANS -S 4400,5400,4400,11700,100,*,UP,PTRANS -S 4700,5600,4700,11500,300,*,UP,PDIF -S 4100,5600,4100,11500,300,*,UP,PDIF -S 7400,400,7400,3700,100,*,UP,NTRANS -S 8000,400,8000,3700,100,*,UP,NTRANS -S 7100,600,7100,3500,200,*,UP,NDIF -S 8300,600,8300,3500,200,*,UP,NDIF -S 6500,600,6500,3500,300,*,UP,NDIF -S 7700,600,7700,3500,300,*,UP,NDIF -S 5300,600,5300,3500,300,*,UP,NDIF -S 5600,400,5600,3700,100,*,UP,NTRANS -S 5900,600,5900,3500,200,*,UP,NDIF -S 6200,400,6200,3700,100,*,UP,NTRANS -S 6800,400,6800,3700,100,*,UP,NTRANS -S 10400,400,10400,3700,100,*,UP,NTRANS -S 9500,600,9500,3500,200,*,UP,NDIF -S 8900,600,8900,3500,300,*,UP,NDIF -S 8600,400,8600,3700,100,*,UP,NTRANS -S 10100,600,10100,3500,300,*,UP,NDIF -S 9200,400,9200,3700,100,*,UP,NTRANS -S 9800,400,9800,3700,100,*,UP,NTRANS -S 4100,600,4100,3500,200,*,UP,NDIF -S 4400,400,4400,3700,100,*,UP,NTRANS -S 4700,600,4700,3500,300,*,UP,NDIF -S 16100,5000,16100,12100,200,*,UP,ALU1 -S 16100,5000,16100,12100,300,*,UP,NTIE -S 13100,700,13100,3900,200,*,UP,ALU1 -S 11300,600,11300,4600,200,*,UP,ALU1 -S 11900,3900,13700,3900,200,*,RIGHT,ALU1 -S 13700,600,13700,3300,200,*,UP,ALU1 -S 12500,600,12500,3300,200,*,UP,ALU1 -S 11900,700,11900,3900,200,*,UP,ALU1 -S 13700,3900,13700,12900,200,*,UP,ALU1 -S 11300,5800,11300,12900,200,*,UP,ALU1 -S 11900,4600,11900,11400,200,*,UP,ALU1 -S 13100,4600,13100,11400,200,*,UP,ALU1 -S 8600,5400,10400,5400,100,*,RIGHT,POLY -S 8600,3700,10400,3700,100,*,RIGHT,POLY -S 9500,4600,9500,5400,300,*,DOWN,POLY -S 10500,4500,11000,4500,100,*,LEFT,POLY -S 11000,4500,11000,5400,100,*,DOWN,POLY -S 7400,5100,9200,5100,300,*,RIGHT,NTIE -S 9800,5100,10700,5100,300,*,RIGHT,NTIE -S 10700,600,10700,3500,300,*,UP,NDIF -S 14900,5000,14900,12100,200,*,UP,ALU1 -S 11000,5400,14600,5400,100,*,RIGHT,POLY -S 15400,4000,16200,4000,300,*,LEFT,PTIE -S 15400,5100,16200,5100,300,*,RIGHT,NTIE -S 9400,4600,10800,4600,200,*,LEFT,ALU1 -S 10400,3700,10400,4500,100,*,DOWN,POLY -S 10800,3900,10800,4600,200,*,UP,ALU1 -S 15200,8100,15200,12100,2000,*,DOWN,ALU1 -S 15200,8100,15200,12000,2000,*,DOWN,NTIE -S 15200,5500,15200,7800,100,*,UP,PTRANS -S 14600,5500,14600,7800,100,*,UP,PTRANS -S 14900,5700,14900,7600,300,*,UP,PDIF -S 15500,5700,15500,7600,300,*,UP,PDIF -S 14300,5700,14300,7600,300,*,UP,PDIF -S 15500,2800,15500,7500,200,*,UP,ALU1 -S 14300,2700,14300,7500,200,*,UP,ALU1 -S 3300,5700,3300,9300,200,*,DOWN,ALU1 -S 3100,9200,3100,9400,200,*,DOWN,ALU1 -S 2700,5100,2700,6400,1100,*,DOWN,NTIE -S 3300,9700,3300,12000,300,*,UP,NTIE -S 3300,5000,3300,9100,300,*,UP,NTIE -S 3500,8900,3500,9900,300,*,UP,NTIE -S 2000,5100,4000,5100,300,*,RIGHT,NTIE -S 2100,5000,2100,12100,300,*,UP,NTIE -S 2000,12000,16200,12000,300,*,RIGHT,NTIE -S 4100,600,4100,3500,300,*,UP,NDIF -S 3500,-300,3500,4100,300,*,UP,PTIE -S 3400,4000,4200,4000,300,*,RIGHT,PTIE -S 3400,-200,15000,-200,300,*,RIGHT,PTIE -S 3800,-300,3800,4100,800,*,UP,ALU1 -S 1900,5100,16300,5100,400,*,RIGHT,NWELL -S 1900,8600,16300,8600,7200,*,RIGHT,NWELL -S 8600,30100,8600,35600,12600,*,UP,ALU1 -S 3700,23100,3700,23800,200,*,UP,ALU1 -S 1900,29600,15300,29600,900,*,RIGHT,ALU1 -S 15800,28900,15800,29300,200,*,UP,ALU1 -S 700,28000,700,28800,100,*,UP,ALU1 -S 1100,24200,1100,29300,800,*,UP,ALU1 -S 3700,13000,15300,13000,200,*,RIGHT,ALU1 -S 3700,13100,15300,13100,200,*,RIGHT,ALU1 -S 1100,13500,1100,22600,800,*,UP,ALU1 -S 15900,24300,16500,24300,300,*,RIGHT,PTIE -S 16000,28700,16500,28700,300,*,RIGHT,PTIE -S 16400,24200,16400,28800,300,*,UP,PTIE -S 700,24300,1500,24300,300,*,RIGHT,PTIE -S 800,24200,800,28800,300,*,UP,PTIE -S 700,28700,1500,28700,300,*,RIGHT,PTIE -S 16000,22500,16500,22500,300,*,RIGHT,NTIE -S 800,22500,1400,22500,300,*,RIGHT,NTIE -S 16400,13600,16400,22600,300,*,UP,NTIE -S 16000,13600,16500,13600,300,*,RIGHT,NTIE -S 800,13600,800,22600,300,*,UP,NTIE -S 800,13600,1400,13600,300,*,RIGHT,NTIE -S 1400,14100,1400,22000,300,*,UP,PDIF -S 1400,24900,1400,28200,300,*,UP,NDIF -S 16300,13400,16300,22700,600,*,UP,NWELL -S 1000,13400,1000,22700,800,*,UP,NWELL -S 2400,9100,3000,9100,3900,*,RIGHT,PTRANS -V 16400,1600,CONT_VIA,* -B 1100,18100,800,9000,CONT_VIA,* -B 15200,9200,2000,2200,CONT_VIA,* -B 16100,18100,800,9000,CONT_VIA,* -B 1100,26700,800,5100,CONT_VIA,* -B 10800,4600,200,200,CONT_TURN1,* -B 11300,4600,200,200,CONT_TURN1,* -B 13100,4600,200,200,CONT_TURN1,* -B 11900,3900,200,200,CONT_TURN1,* -B 13700,3900,200,200,CONT_TURN1,* -V 3700,13600,CONT_BODY_N,* -V 3800,13100,CONT_POLY,* -V 3800,27700,CONT_DIF_N,* -V 3800,26100,CONT_DIF_N,* -V 3800,25700,CONT_DIF_N,* -V 3800,27300,CONT_DIF_N,* -V 3800,26900,CONT_DIF_N,* -V 3800,25300,CONT_DIF_N,* -V 3800,26500,CONT_VIA,* -V 3800,24900,CONT_VIA,* -V 3800,28100,CONT_VIA,* -V 2600,24900,CONT_VIA,* -V 2600,25300,CONT_DIF_N,* -V 2600,26900,CONT_DIF_N,* -V 2600,27300,CONT_DIF_N,* -V 2600,26500,CONT_DIF_N,* -V 2600,28100,CONT_DIF_N,* -V 2600,25700,CONT_DIF_N,* -V 2600,27700,CONT_VIA,* -V 2600,26100,CONT_VIA,* -V 3800,28700,CONT_BODY_P,* -V 2600,28700,CONT_BODY_P,* -V 2200,13600,CONT_BODY_N,* -V 2000,25000,CONT_DIF_N,* -V 2000,27400,CONT_DIF_N,* -V 2000,27800,CONT_DIF_N,* -V 2000,25400,CONT_DIF_N,* -V 2000,25800,CONT_DIF_N,* -V 2000,26200,CONT_DIF_N,* -V 2000,26600,CONT_DIF_N,* -V 2000,27000,CONT_DIF_N,* -V 3200,25800,CONT_DIF_N,* -V 3200,26200,CONT_DIF_N,* -V 3200,25400,CONT_DIF_N,* -V 3200,25000,CONT_DIF_N,* -V 3200,27800,CONT_DIF_N,* -V 3200,26600,CONT_DIF_N,* -V 3200,27000,CONT_DIF_N,* -V 3200,27400,CONT_DIF_N,* -V 2600,14300,CONT_DIF_P,* -V 2000,14700,CONT_DIF_P,* -V 2600,14700,CONT_DIF_P,* -V 2000,15100,CONT_DIF_P,* -V 2000,14300,CONT_DIF_P,* -V 3200,14300,CONT_DIF_P,* -V 3800,14300,CONT_DIF_P,* -V 3200,14700,CONT_DIF_P,* -V 3800,14700,CONT_DIF_P,* -V 3200,15100,CONT_DIF_P,* -V 2600,15500,CONT_DIF_P,* -V 2000,15500,CONT_DIF_P,* -V 2000,19500,CONT_DIF_P,* -V 2000,17900,CONT_DIF_P,* -V 2600,17900,CONT_DIF_P,* -V 2000,18300,CONT_DIF_P,* -V 2600,18300,CONT_DIF_P,* -V 2000,18700,CONT_DIF_P,* -V 2000,19100,CONT_DIF_P,* -V 2600,19100,CONT_DIF_P,* -V 2600,19500,CONT_DIF_P,* -V 2000,16300,CONT_DIF_P,* -V 2000,15900,CONT_DIF_P,* -V 2600,15900,CONT_DIF_P,* -V 2000,17500,CONT_DIF_P,* -V 2000,17100,CONT_DIF_P,* -V 2000,16700,CONT_DIF_P,* -V 2600,16700,CONT_DIF_P,* -V 2600,17100,CONT_DIF_P,* -V 3200,15500,CONT_DIF_P,* -V 3800,15500,CONT_DIF_P,* -V 3800,19500,CONT_DIF_P,* -V 3200,18300,CONT_DIF_P,* -V 3200,18700,CONT_DIF_P,* -V 3200,19100,CONT_DIF_P,* -V 3800,19100,CONT_DIF_P,* -V 3200,19500,CONT_DIF_P,* -V 3200,17500,CONT_DIF_P,* -V 3200,17100,CONT_DIF_P,* -V 3200,17900,CONT_DIF_P,* -V 3800,17900,CONT_DIF_P,* -V 3800,18300,CONT_DIF_P,* -V 3200,16300,CONT_DIF_P,* -V 3200,15900,CONT_DIF_P,* -V 3800,15900,CONT_DIF_P,* -V 3800,17100,CONT_DIF_P,* -V 3800,16700,CONT_DIF_P,* -V 3200,16700,CONT_DIF_P,* -V 2600,15100,CONT_VIA,* -V 3800,15100,CONT_VIA,* -V 2600,17500,CONT_VIA,* -V 2600,18700,CONT_VIA,* -V 2600,16300,CONT_VIA,* -V 3800,18700,CONT_VIA,* -V 3800,17500,CONT_VIA,* -V 3800,16300,CONT_VIA,* -V 2000,19900,CONT_DIF_P,* -V 3200,19900,CONT_DIF_P,* -V 2600,19900,CONT_VIA,* -V 3800,19900,CONT_VIA,* -V 2000,20300,CONT_DIF_P,* -V 3200,20300,CONT_DIF_P,* -V 2600,20300,CONT_DIF_P,* -V 3800,20300,CONT_DIF_P,* -V 2600,20700,CONT_DIF_P,* -V 3800,20700,CONT_DIF_P,* -V 3200,20700,CONT_DIF_P,* -V 2000,20700,CONT_DIF_P,* -V 2000,21100,CONT_DIF_P,* -V 3200,21100,CONT_DIF_P,* -V 3800,21100,CONT_VIA,* -V 2600,21100,CONT_VIA,* -V 2000,21500,CONT_DIF_P,* -V 2600,21500,CONT_DIF_P,* -V 3200,21500,CONT_DIF_P,* -V 3800,21500,CONT_DIF_P,* -V 2600,24300,CONT_BODY_P,* -V 3800,24300,CONT_BODY_P,* -V 3700,23800,CONT_POLY,* -V 2600,23800,CONT_VIA,* -V 3800,22500,CONT_BODY_N,* -V 2600,22500,CONT_BODY_N,* -V 3800,21900,CONT_DIF_P,* -V 3200,21900,CONT_DIF_P,* -V 2600,21900,CONT_DIF_P,* -V 2000,21900,CONT_DIF_P,* -V 2600,13600,CONT_VIA,* -V 1700,13600,CONT_BODY_N,* -V 4400,21900,CONT_DIF_P,* -V 5000,21900,CONT_DIF_P,* -V 5600,21900,CONT_DIF_P,* -V 6200,21900,CONT_DIF_P,* -V 5000,22500,CONT_BODY_N,* -V 6200,22500,CONT_BODY_N,* -V 6100,23200,CONT_VIA,* -V 5000,23800,CONT_VIA,* -V 6100,23800,CONT_POLY,* -V 6200,24300,CONT_BODY_P,* -V 5000,24300,CONT_BODY_P,* -V 6200,21500,CONT_DIF_P,* -V 5600,21500,CONT_DIF_P,* -V 5000,21500,CONT_DIF_P,* -V 4400,21500,CONT_DIF_P,* -V 5000,21100,CONT_VIA,* -V 6200,21100,CONT_VIA,* -V 5600,21100,CONT_DIF_P,* -V 4400,21100,CONT_DIF_P,* -V 4400,20700,CONT_DIF_P,* -V 5600,20700,CONT_DIF_P,* -V 6200,20700,CONT_DIF_P,* -V 5000,20700,CONT_DIF_P,* -V 6200,20300,CONT_DIF_P,* -V 5000,20300,CONT_DIF_P,* -V 5600,20300,CONT_DIF_P,* -V 4400,20300,CONT_DIF_P,* -V 6200,19900,CONT_VIA,* -V 5000,19900,CONT_VIA,* -V 5600,19900,CONT_DIF_P,* -V 4400,19900,CONT_DIF_P,* -V 6200,16300,CONT_VIA,* -V 6200,17500,CONT_VIA,* -V 6200,18700,CONT_VIA,* -V 5000,16300,CONT_VIA,* -V 5000,18700,CONT_VIA,* -V 5000,17500,CONT_VIA,* -V 6200,15100,CONT_VIA,* -V 5000,15100,CONT_VIA,* -V 5600,16700,CONT_DIF_P,* -V 6200,16700,CONT_DIF_P,* -V 6200,17100,CONT_DIF_P,* -V 6200,15900,CONT_DIF_P,* -V 5600,15900,CONT_DIF_P,* -V 5600,16300,CONT_DIF_P,* -V 6200,18300,CONT_DIF_P,* -V 6200,17900,CONT_DIF_P,* -V 5600,17900,CONT_DIF_P,* -V 5600,17100,CONT_DIF_P,* -V 5600,17500,CONT_DIF_P,* -V 5600,19500,CONT_DIF_P,* -V 6200,19100,CONT_DIF_P,* -V 5600,19100,CONT_DIF_P,* -V 5600,18700,CONT_DIF_P,* -V 5600,18300,CONT_DIF_P,* -V 6200,19500,CONT_DIF_P,* -V 6200,15500,CONT_DIF_P,* -V 5600,15500,CONT_DIF_P,* -V 5000,17100,CONT_DIF_P,* -V 5000,16700,CONT_DIF_P,* -V 4400,16700,CONT_DIF_P,* -V 4400,17100,CONT_DIF_P,* -V 4400,17500,CONT_DIF_P,* -V 5000,15900,CONT_DIF_P,* -V 4400,15900,CONT_DIF_P,* -V 4400,16300,CONT_DIF_P,* -V 5000,19500,CONT_DIF_P,* -V 5000,19100,CONT_DIF_P,* -V 4400,19100,CONT_DIF_P,* -V 4400,18700,CONT_DIF_P,* -V 5000,18300,CONT_DIF_P,* -V 4400,18300,CONT_DIF_P,* -V 5000,17900,CONT_DIF_P,* -V 4400,17900,CONT_DIF_P,* -V 4400,19500,CONT_DIF_P,* -V 4400,15500,CONT_DIF_P,* -V 5000,15500,CONT_DIF_P,* -V 5600,15100,CONT_DIF_P,* -V 6200,14700,CONT_DIF_P,* -V 5600,14700,CONT_DIF_P,* -V 6200,14300,CONT_DIF_P,* -V 5600,14300,CONT_DIF_P,* -V 4400,14300,CONT_DIF_P,* -V 4400,15100,CONT_DIF_P,* -V 5000,14700,CONT_DIF_P,* -V 4400,14700,CONT_DIF_P,* -V 5000,14300,CONT_DIF_P,* -V 5600,27400,CONT_DIF_N,* -V 5600,27000,CONT_DIF_N,* -V 5600,26600,CONT_DIF_N,* -V 5600,27800,CONT_DIF_N,* -V 5600,25000,CONT_DIF_N,* -V 5600,25400,CONT_DIF_N,* -V 5600,26200,CONT_DIF_N,* -V 5600,25800,CONT_DIF_N,* -V 4400,27000,CONT_DIF_N,* -V 4400,26600,CONT_DIF_N,* -V 4400,26200,CONT_DIF_N,* -V 4400,25800,CONT_DIF_N,* -V 4400,25400,CONT_DIF_N,* -V 4400,27800,CONT_DIF_N,* -V 4400,27400,CONT_DIF_N,* -V 4400,25000,CONT_DIF_N,* -V 4900,13600,CONT_VIA,* -V 5600,13100,CONT_POLY,* -V 6000,13600,CONT_BODY_N,* -V 4600,13600,CONT_BODY_N,* -V 5200,13600,CONT_BODY_N,* -V 4100,13600,CONT_BODY_N,* -V 5000,28700,CONT_BODY_P,* -V 6200,28700,CONT_BODY_P,* -V 5000,26100,CONT_VIA,* -V 5000,27700,CONT_VIA,* -V 5000,25700,CONT_DIF_N,* -V 5000,28100,CONT_DIF_N,* -V 5000,26500,CONT_DIF_N,* -V 5000,27300,CONT_DIF_N,* -V 5000,26900,CONT_DIF_N,* -V 5000,25300,CONT_DIF_N,* -V 5000,24900,CONT_VIA,* -V 6200,28100,CONT_VIA,* -V 6200,24900,CONT_VIA,* -V 6200,26500,CONT_VIA,* -V 6200,25300,CONT_DIF_N,* -V 6200,26900,CONT_DIF_N,* -V 6200,27300,CONT_DIF_N,* -V 6200,25700,CONT_DIF_N,* -V 6200,26100,CONT_DIF_N,* -V 6200,27700,CONT_DIF_N,* -V 6800,21900,CONT_DIF_P,* -V 7400,21900,CONT_DIF_P,* -V 8000,21900,CONT_DIF_P,* -V 8600,21900,CONT_DIF_P,* -V 7400,22500,CONT_BODY_N,* -V 8600,22500,CONT_BODY_N,* -V 8500,23200,CONT_VIA,* -V 7400,23800,CONT_VIA,* -V 8500,23800,CONT_POLY,* -V 8600,24300,CONT_BODY_P,* -V 7400,24300,CONT_BODY_P,* -V 8600,21500,CONT_DIF_P,* -V 8000,21500,CONT_DIF_P,* -V 7400,21500,CONT_DIF_P,* -V 6800,21500,CONT_DIF_P,* -V 7400,21100,CONT_VIA,* -V 8600,21100,CONT_VIA,* -V 8000,21100,CONT_DIF_P,* -V 6800,21100,CONT_DIF_P,* -V 6800,20700,CONT_DIF_P,* -V 8000,20700,CONT_DIF_P,* -V 8600,20700,CONT_DIF_P,* -V 7400,20700,CONT_DIF_P,* -V 8600,20300,CONT_DIF_P,* -V 7400,20300,CONT_DIF_P,* -V 8000,20300,CONT_DIF_P,* -V 6800,20300,CONT_DIF_P,* -V 8600,19900,CONT_VIA,* -V 7400,19900,CONT_VIA,* -V 8000,19900,CONT_DIF_P,* -V 6800,19900,CONT_DIF_P,* -V 8600,16300,CONT_VIA,* -V 8600,17500,CONT_VIA,* -V 8600,18700,CONT_VIA,* -V 7400,16300,CONT_VIA,* -V 7400,18700,CONT_VIA,* -V 7400,17500,CONT_VIA,* -V 8600,15100,CONT_VIA,* -V 7400,15100,CONT_VIA,* -V 8000,16700,CONT_DIF_P,* -V 8600,16700,CONT_DIF_P,* -V 8600,17100,CONT_DIF_P,* -V 8600,15900,CONT_DIF_P,* -V 8000,15900,CONT_DIF_P,* -V 8000,16300,CONT_DIF_P,* -V 8600,18300,CONT_DIF_P,* -V 8600,17900,CONT_DIF_P,* -V 8000,17900,CONT_DIF_P,* -V 8000,17100,CONT_DIF_P,* -V 8000,17500,CONT_DIF_P,* -V 8000,19500,CONT_DIF_P,* -V 8600,19100,CONT_DIF_P,* -V 8000,19100,CONT_DIF_P,* -V 8000,18700,CONT_DIF_P,* -V 8000,18300,CONT_DIF_P,* -V 8600,19500,CONT_DIF_P,* -V 8600,15500,CONT_DIF_P,* -V 8000,15500,CONT_DIF_P,* -V 7400,17100,CONT_DIF_P,* -V 7400,16700,CONT_DIF_P,* -V 6800,16700,CONT_DIF_P,* -V 6800,17100,CONT_DIF_P,* -V 6800,17500,CONT_DIF_P,* -V 7400,15900,CONT_DIF_P,* -V 6800,15900,CONT_DIF_P,* -V 6800,16300,CONT_DIF_P,* -V 7400,19500,CONT_DIF_P,* -V 7400,19100,CONT_DIF_P,* -V 6800,19100,CONT_DIF_P,* -V 6800,18700,CONT_DIF_P,* -V 7400,18300,CONT_DIF_P,* -V 6800,18300,CONT_DIF_P,* -V 7400,17900,CONT_DIF_P,* -V 6800,17900,CONT_DIF_P,* -V 6800,19500,CONT_DIF_P,* -V 6800,15500,CONT_DIF_P,* -V 7400,15500,CONT_DIF_P,* -V 8000,15100,CONT_DIF_P,* -V 8600,14700,CONT_DIF_P,* -V 8000,14700,CONT_DIF_P,* -V 8600,14300,CONT_DIF_P,* -V 8000,14300,CONT_DIF_P,* -V 6800,14300,CONT_DIF_P,* -V 6800,15100,CONT_DIF_P,* -V 7400,14700,CONT_DIF_P,* -V 6800,14700,CONT_DIF_P,* -V 7400,14300,CONT_DIF_P,* -V 8000,27400,CONT_DIF_N,* -V 8000,27000,CONT_DIF_N,* -V 8000,26600,CONT_DIF_N,* -V 8000,27800,CONT_DIF_N,* -V 8000,25000,CONT_DIF_N,* -V 8000,25400,CONT_DIF_N,* -V 8000,26200,CONT_DIF_N,* -V 8000,25800,CONT_DIF_N,* -V 6800,27000,CONT_DIF_N,* -V 6800,26600,CONT_DIF_N,* -V 6800,26200,CONT_DIF_N,* -V 6800,25800,CONT_DIF_N,* -V 6800,25400,CONT_DIF_N,* -V 6800,27800,CONT_DIF_N,* -V 6800,27400,CONT_DIF_N,* -V 6800,25000,CONT_DIF_N,* -V 7300,13600,CONT_VIA,* -V 8000,13100,CONT_POLY,* -V 8400,13600,CONT_BODY_N,* -V 7000,13600,CONT_BODY_N,* -V 7600,13600,CONT_BODY_N,* -V 6500,13600,CONT_BODY_N,* -V 7400,28700,CONT_BODY_P,* -V 8600,28700,CONT_BODY_P,* -V 7400,26100,CONT_VIA,* -V 7400,27700,CONT_VIA,* -V 7400,25700,CONT_DIF_N,* -V 7400,28100,CONT_DIF_N,* -V 7400,26500,CONT_DIF_N,* -V 7400,27300,CONT_DIF_N,* -V 7400,26900,CONT_DIF_N,* -V 7400,25300,CONT_DIF_N,* -V 7400,24900,CONT_VIA,* -V 8600,28100,CONT_VIA,* -V 8600,24900,CONT_VIA,* -V 8600,26500,CONT_VIA,* -V 8600,25300,CONT_DIF_N,* -V 8600,26900,CONT_DIF_N,* -V 8600,27300,CONT_DIF_N,* -V 8600,25700,CONT_DIF_N,* -V 8600,26100,CONT_DIF_N,* -V 8600,27700,CONT_DIF_N,* -V 9200,21900,CONT_DIF_P,* -V 9800,21900,CONT_DIF_P,* -V 10400,21900,CONT_DIF_P,* -V 11000,21900,CONT_DIF_P,* -V 9800,22500,CONT_BODY_N,* -V 11000,22500,CONT_BODY_N,* -V 10900,23200,CONT_VIA,* -V 9800,23800,CONT_VIA,* -V 10900,23800,CONT_POLY,* -V 11000,24300,CONT_BODY_P,* -V 9800,24300,CONT_BODY_P,* -V 11000,21500,CONT_DIF_P,* -V 10400,21500,CONT_DIF_P,* -V 9800,21500,CONT_DIF_P,* -V 9200,21500,CONT_DIF_P,* -V 9800,21100,CONT_VIA,* -V 11000,21100,CONT_VIA,* -V 10400,21100,CONT_DIF_P,* -V 9200,21100,CONT_DIF_P,* -V 9200,20700,CONT_DIF_P,* -V 10400,20700,CONT_DIF_P,* -V 11000,20700,CONT_DIF_P,* -V 9800,20700,CONT_DIF_P,* -V 11000,20300,CONT_DIF_P,* -V 9800,20300,CONT_DIF_P,* -V 10400,20300,CONT_DIF_P,* -V 9200,20300,CONT_DIF_P,* -V 11000,19900,CONT_VIA,* -V 9800,19900,CONT_VIA,* -V 10400,19900,CONT_DIF_P,* -V 9200,19900,CONT_DIF_P,* -V 11000,16300,CONT_VIA,* -V 11000,17500,CONT_VIA,* -V 11000,18700,CONT_VIA,* -V 9800,16300,CONT_VIA,* -V 9800,18700,CONT_VIA,* -V 9800,17500,CONT_VIA,* -V 11000,15100,CONT_VIA,* -V 9800,15100,CONT_VIA,* -V 10400,16700,CONT_DIF_P,* -V 11000,16700,CONT_DIF_P,* -V 11000,17100,CONT_DIF_P,* -V 11000,15900,CONT_DIF_P,* -V 10400,15900,CONT_DIF_P,* -V 10400,16300,CONT_DIF_P,* -V 11000,18300,CONT_DIF_P,* -V 11000,17900,CONT_DIF_P,* -V 10400,17900,CONT_DIF_P,* -V 10400,17100,CONT_DIF_P,* -V 10400,17500,CONT_DIF_P,* -V 10400,19500,CONT_DIF_P,* -V 11000,19100,CONT_DIF_P,* -V 10400,19100,CONT_DIF_P,* -V 10400,18700,CONT_DIF_P,* -V 10400,18300,CONT_DIF_P,* -V 11000,19500,CONT_DIF_P,* -V 11000,15500,CONT_DIF_P,* -V 10400,15500,CONT_DIF_P,* -V 9800,17100,CONT_DIF_P,* -V 9800,16700,CONT_DIF_P,* -V 9200,16700,CONT_DIF_P,* -V 9200,17100,CONT_DIF_P,* -V 9200,17500,CONT_DIF_P,* -V 9800,15900,CONT_DIF_P,* -V 9200,15900,CONT_DIF_P,* -V 9200,16300,CONT_DIF_P,* -V 9800,19500,CONT_DIF_P,* -V 9800,19100,CONT_DIF_P,* -V 9200,19100,CONT_DIF_P,* -V 9200,18700,CONT_DIF_P,* -V 9800,18300,CONT_DIF_P,* -V 9200,18300,CONT_DIF_P,* -V 9800,17900,CONT_DIF_P,* -V 9200,17900,CONT_DIF_P,* -V 9200,19500,CONT_DIF_P,* -V 9200,15500,CONT_DIF_P,* -V 9800,15500,CONT_DIF_P,* -V 10400,15100,CONT_DIF_P,* -V 11000,14700,CONT_DIF_P,* -V 10400,14700,CONT_DIF_P,* -V 11000,14300,CONT_DIF_P,* -V 10400,14300,CONT_DIF_P,* -V 9200,14300,CONT_DIF_P,* -V 9200,15100,CONT_DIF_P,* -V 9800,14700,CONT_DIF_P,* -V 9200,14700,CONT_DIF_P,* -V 9800,14300,CONT_DIF_P,* -V 10400,27400,CONT_DIF_N,* -V 10400,27000,CONT_DIF_N,* -V 10400,26600,CONT_DIF_N,* -V 10400,27800,CONT_DIF_N,* -V 10400,25000,CONT_DIF_N,* -V 10400,25400,CONT_DIF_N,* -V 10400,26200,CONT_DIF_N,* -V 10400,25800,CONT_DIF_N,* -V 9200,27000,CONT_DIF_N,* -V 9200,26600,CONT_DIF_N,* -V 9200,26200,CONT_DIF_N,* -V 9200,25800,CONT_DIF_N,* -V 9200,25400,CONT_DIF_N,* -V 9200,27800,CONT_DIF_N,* -V 9200,27400,CONT_DIF_N,* -V 9200,25000,CONT_DIF_N,* -V 9700,13600,CONT_VIA,* -V 10400,13100,CONT_POLY,* -V 10800,13600,CONT_BODY_N,* -V 9400,13600,CONT_BODY_N,* -V 10000,13600,CONT_BODY_N,* -V 8900,13600,CONT_BODY_N,* -V 9800,28700,CONT_BODY_P,* -V 11000,28700,CONT_BODY_P,* -V 9800,26100,CONT_VIA,* -V 9800,27700,CONT_VIA,* -V 9800,25700,CONT_DIF_N,* -V 9800,28100,CONT_DIF_N,* -V 9800,26500,CONT_DIF_N,* -V 9800,27300,CONT_DIF_N,* -V 9800,26900,CONT_DIF_N,* -V 9800,25300,CONT_DIF_N,* -V 9800,24900,CONT_VIA,* -V 11000,28100,CONT_VIA,* -V 11000,24900,CONT_VIA,* -V 11000,26500,CONT_VIA,* -V 11000,25300,CONT_DIF_N,* -V 11000,26900,CONT_DIF_N,* -V 11000,27300,CONT_DIF_N,* -V 11000,25700,CONT_DIF_N,* -V 11000,26100,CONT_DIF_N,* -V 11000,27700,CONT_DIF_N,* -V 11600,21900,CONT_DIF_P,* -V 12200,21900,CONT_DIF_P,* -V 12800,21900,CONT_DIF_P,* -V 13400,21900,CONT_DIF_P,* -V 12200,22500,CONT_BODY_N,* -V 13400,22500,CONT_BODY_N,* -V 13300,23200,CONT_VIA,* -V 12200,23800,CONT_VIA,* -V 13300,23800,CONT_POLY,* -V 13400,24300,CONT_BODY_P,* -V 12200,24300,CONT_BODY_P,* -V 13400,21500,CONT_DIF_P,* -V 12800,21500,CONT_DIF_P,* -V 12200,21500,CONT_DIF_P,* -V 11600,21500,CONT_DIF_P,* -V 12200,21100,CONT_VIA,* -V 13400,21100,CONT_VIA,* -V 12800,21100,CONT_DIF_P,* -V 11600,21100,CONT_DIF_P,* -V 11600,20700,CONT_DIF_P,* -V 12800,20700,CONT_DIF_P,* -V 13400,20700,CONT_DIF_P,* -V 12200,20700,CONT_DIF_P,* -V 13400,20300,CONT_DIF_P,* -V 12200,20300,CONT_DIF_P,* -V 12800,20300,CONT_DIF_P,* -V 11600,20300,CONT_DIF_P,* -V 13400,19900,CONT_VIA,* -V 12200,19900,CONT_VIA,* -V 12800,19900,CONT_DIF_P,* -V 11600,19900,CONT_DIF_P,* -V 13400,16300,CONT_VIA,* -V 13400,17500,CONT_VIA,* -V 13400,18700,CONT_VIA,* -V 12200,16300,CONT_VIA,* -V 12200,18700,CONT_VIA,* -V 12200,17500,CONT_VIA,* -V 13400,15100,CONT_VIA,* -V 12200,15100,CONT_VIA,* -V 12800,16700,CONT_DIF_P,* -V 13400,16700,CONT_DIF_P,* -V 13400,17100,CONT_DIF_P,* -V 13400,15900,CONT_DIF_P,* -V 12800,15900,CONT_DIF_P,* -V 12800,16300,CONT_DIF_P,* -V 13400,18300,CONT_DIF_P,* -V 13400,17900,CONT_DIF_P,* -V 12800,17900,CONT_DIF_P,* -V 12800,17100,CONT_DIF_P,* -V 12800,17500,CONT_DIF_P,* -V 12800,19500,CONT_DIF_P,* -V 13400,19100,CONT_DIF_P,* -V 12800,19100,CONT_DIF_P,* -V 12800,18700,CONT_DIF_P,* -V 12800,18300,CONT_DIF_P,* -V 13400,19500,CONT_DIF_P,* -V 13400,15500,CONT_DIF_P,* -V 12800,15500,CONT_DIF_P,* -V 12200,17100,CONT_DIF_P,* -V 12200,16700,CONT_DIF_P,* -V 11600,16700,CONT_DIF_P,* -V 11600,17100,CONT_DIF_P,* -V 11600,17500,CONT_DIF_P,* -V 12200,15900,CONT_DIF_P,* -V 11600,15900,CONT_DIF_P,* -V 11600,16300,CONT_DIF_P,* -V 12200,19500,CONT_DIF_P,* -V 12200,19100,CONT_DIF_P,* -V 11600,19100,CONT_DIF_P,* -V 11600,18700,CONT_DIF_P,* -V 12200,18300,CONT_DIF_P,* -V 11600,18300,CONT_DIF_P,* -V 12200,17900,CONT_DIF_P,* -V 11600,17900,CONT_DIF_P,* -V 11600,19500,CONT_DIF_P,* -V 11600,15500,CONT_DIF_P,* -V 12200,15500,CONT_DIF_P,* -V 12800,15100,CONT_DIF_P,* -V 13400,14700,CONT_DIF_P,* -V 12800,14700,CONT_DIF_P,* -V 13400,14300,CONT_DIF_P,* -V 12800,14300,CONT_DIF_P,* -V 11600,14300,CONT_DIF_P,* -V 11600,15100,CONT_DIF_P,* -V 12200,14700,CONT_DIF_P,* -V 11600,14700,CONT_DIF_P,* -V 12200,14300,CONT_DIF_P,* -V 12800,27400,CONT_DIF_N,* -V 12800,27000,CONT_DIF_N,* -V 12800,26600,CONT_DIF_N,* -V 12800,27800,CONT_DIF_N,* -V 12800,25000,CONT_DIF_N,* -V 12800,25400,CONT_DIF_N,* -V 12800,26200,CONT_DIF_N,* -V 12800,25800,CONT_DIF_N,* -V 11600,27000,CONT_DIF_N,* -V 11600,26600,CONT_DIF_N,* -V 11600,26200,CONT_DIF_N,* -V 11600,25800,CONT_DIF_N,* -V 11600,25400,CONT_DIF_N,* -V 11600,27800,CONT_DIF_N,* -V 11600,27400,CONT_DIF_N,* -V 11600,25000,CONT_DIF_N,* -V 12100,13600,CONT_VIA,* -V 12800,13100,CONT_POLY,* -V 13200,13600,CONT_BODY_N,* -V 11800,13600,CONT_BODY_N,* -V 12400,13600,CONT_BODY_N,* -V 11300,13600,CONT_BODY_N,* -V 12200,28700,CONT_BODY_P,* -V 13400,28700,CONT_BODY_P,* -V 12200,26100,CONT_VIA,* -V 12200,27700,CONT_VIA,* -V 12200,25700,CONT_DIF_N,* -V 12200,28100,CONT_DIF_N,* -V 12200,26500,CONT_DIF_N,* -V 12200,27300,CONT_DIF_N,* -V 12200,26900,CONT_DIF_N,* -V 12200,25300,CONT_DIF_N,* -V 12200,24900,CONT_VIA,* -V 13400,28100,CONT_VIA,* -V 13400,24900,CONT_VIA,* -V 13400,26500,CONT_VIA,* -V 13400,25300,CONT_DIF_N,* -V 13400,26900,CONT_DIF_N,* -V 13400,27300,CONT_DIF_N,* -V 13400,25700,CONT_DIF_N,* -V 13400,26100,CONT_DIF_N,* -V 13400,27700,CONT_DIF_N,* -V 14000,21900,CONT_DIF_P,* -V 14600,21900,CONT_DIF_P,* -V 15200,21900,CONT_DIF_P,* -V 15800,21900,CONT_DIF_P,* -V 14600,22500,CONT_BODY_N,* -V 15800,22500,CONT_BODY_N,* -V 15700,23200,CONT_VIA,* -V 14600,23800,CONT_VIA,* -V 15700,23800,CONT_POLY,* -V 15800,24300,CONT_BODY_P,* -V 14600,24300,CONT_BODY_P,* -V 15800,21500,CONT_DIF_P,* -V 15200,21500,CONT_DIF_P,* -V 14600,21500,CONT_DIF_P,* -V 14000,21500,CONT_DIF_P,* -V 14600,21100,CONT_VIA,* -V 15200,21100,CONT_DIF_P,* -V 14000,21100,CONT_DIF_P,* -V 14000,20700,CONT_DIF_P,* -V 15200,20700,CONT_DIF_P,* -V 15800,20700,CONT_DIF_P,* -V 14600,20700,CONT_DIF_P,* -V 15800,20300,CONT_DIF_P,* -V 14600,20300,CONT_DIF_P,* -V 15200,20300,CONT_DIF_P,* -V 14000,20300,CONT_DIF_P,* -V 14600,19900,CONT_VIA,* -V 15200,19900,CONT_DIF_P,* -V 14000,19900,CONT_DIF_P,* -V 14600,16300,CONT_VIA,* -V 14600,18700,CONT_VIA,* -V 14600,17500,CONT_VIA,* -V 14600,15100,CONT_VIA,* -V 15200,16700,CONT_DIF_P,* -V 15800,16700,CONT_DIF_P,* -V 15800,17100,CONT_DIF_P,* -V 15800,15900,CONT_DIF_P,* -V 15200,15900,CONT_DIF_P,* -V 15200,16300,CONT_DIF_P,* -V 15800,18300,CONT_DIF_P,* -V 15800,17900,CONT_DIF_P,* -V 15200,17900,CONT_DIF_P,* -V 15200,17100,CONT_DIF_P,* -V 15200,17500,CONT_DIF_P,* -V 15200,19500,CONT_DIF_P,* -V 15800,19100,CONT_DIF_P,* -V 15200,19100,CONT_DIF_P,* -V 15200,18700,CONT_DIF_P,* -V 15200,18300,CONT_DIF_P,* -V 15800,19500,CONT_DIF_P,* -V 15800,15500,CONT_DIF_P,* -V 15200,15500,CONT_DIF_P,* -V 14600,17100,CONT_DIF_P,* -V 14600,16700,CONT_DIF_P,* -V 14000,16700,CONT_DIF_P,* -V 14000,17100,CONT_DIF_P,* -V 14000,17500,CONT_DIF_P,* -V 14600,15900,CONT_DIF_P,* -V 14000,15900,CONT_DIF_P,* -V 14000,16300,CONT_DIF_P,* -V 14600,19500,CONT_DIF_P,* -V 14600,19100,CONT_DIF_P,* -V 14000,19100,CONT_DIF_P,* -V 14000,18700,CONT_DIF_P,* -V 14600,18300,CONT_DIF_P,* -V 14000,18300,CONT_DIF_P,* -V 14600,17900,CONT_DIF_P,* -V 14000,17900,CONT_DIF_P,* -V 14000,19500,CONT_DIF_P,* -V 14000,15500,CONT_DIF_P,* -V 14600,15500,CONT_DIF_P,* -V 15200,15100,CONT_DIF_P,* -V 15800,14700,CONT_DIF_P,* -V 15200,14700,CONT_DIF_P,* -V 15800,14300,CONT_DIF_P,* -V 15200,14300,CONT_DIF_P,* -V 14000,14300,CONT_DIF_P,* -V 14000,15100,CONT_DIF_P,* -V 14600,14700,CONT_DIF_P,* -V 14000,14700,CONT_DIF_P,* -V 14600,14300,CONT_DIF_P,* -V 15200,27400,CONT_DIF_N,* -V 15200,27000,CONT_DIF_N,* -V 15200,26600,CONT_DIF_N,* -V 15200,27800,CONT_DIF_N,* -V 15200,25000,CONT_DIF_N,* -V 15200,25400,CONT_DIF_N,* -V 15200,26200,CONT_DIF_N,* -V 15200,25800,CONT_DIF_N,* -V 14000,27000,CONT_DIF_N,* -V 14000,26600,CONT_DIF_N,* -V 14000,26200,CONT_DIF_N,* -V 14000,25800,CONT_DIF_N,* -V 14000,25400,CONT_DIF_N,* -V 14000,27800,CONT_DIF_N,* -V 14000,27400,CONT_DIF_N,* -V 14000,25000,CONT_DIF_N,* -V 14500,13600,CONT_VIA,* -V 15200,13100,CONT_POLY,* -V 15600,13600,CONT_BODY_N,* -V 14200,13600,CONT_BODY_N,* -V 14800,13600,CONT_BODY_N,* -V 13700,13600,CONT_BODY_N,* -V 14600,28700,CONT_BODY_P,* -V 15800,28700,CONT_BODY_P,* -V 14600,26100,CONT_VIA,* -V 14600,27700,CONT_VIA,* -V 14600,25700,CONT_DIF_N,* -V 14600,28100,CONT_DIF_N,* -V 14600,26500,CONT_DIF_N,* -V 14600,27300,CONT_DIF_N,* -V 14600,26900,CONT_DIF_N,* -V 14600,25300,CONT_DIF_N,* -V 14600,24900,CONT_VIA,* -V 15800,28100,CONT_VIA,* -V 15800,24900,CONT_VIA,* -V 15800,26500,CONT_VIA,* -V 15800,25300,CONT_DIF_N,* -V 15800,26900,CONT_DIF_N,* -V 15800,27300,CONT_DIF_N,* -V 15800,25700,CONT_DIF_N,* -V 15800,26100,CONT_DIF_N,* -V 15800,27700,CONT_DIF_N,* -V 15500,7000,CONT_DIF_P,* -V 14900,6200,CONT_DIF_P,* -V 14900,5800,CONT_DIF_P,* -V 14900,6600,CONT_DIF_P,* -V 14900,7000,CONT_DIF_P,* -V 14300,7000,CONT_DIF_P,* -V 14300,6600,CONT_DIF_P,* -V 14300,6200,CONT_DIF_P,* -V 14300,5800,CONT_DIF_P,* -V 15500,6600,CONT_DIF_P,* -V 15500,5800,CONT_DIF_P,* -V 15500,6200,CONT_DIF_P,* -V 14500,12000,CONT_BODY_N,* -V 14500,11200,CONT_BODY_N,* -V 14500,10800,CONT_BODY_N,* -V 14500,8300,CONT_BODY_N,* -V 14500,10400,CONT_BODY_N,* -V 14500,11600,CONT_BODY_N,* -V 14500,9100,CONT_BODY_N,* -V 14500,9500,CONT_BODY_N,* -V 14900,9100,CONT_BODY_N,* -V 14900,11600,CONT_BODY_N,* -V 14900,10400,CONT_BODY_N,* -V 14900,8300,CONT_BODY_N,* -V 14900,10800,CONT_BODY_N,* -V 14900,11200,CONT_BODY_N,* -V 14900,12000,CONT_BODY_N,* -V 14900,9500,CONT_BODY_N,* -V 15300,11200,CONT_BODY_N,* -V 15300,10800,CONT_BODY_N,* -V 15300,8300,CONT_BODY_N,* -V 15300,10400,CONT_BODY_N,* -V 15300,11600,CONT_BODY_N,* -V 15300,9100,CONT_BODY_N,* -V 15300,9500,CONT_BODY_N,* -V 15300,12000,CONT_BODY_N,* -V 15700,11600,CONT_BODY_N,* -V 15700,10400,CONT_BODY_N,* -V 15700,8300,CONT_BODY_N,* -V 15700,10800,CONT_BODY_N,* -V 15700,11200,CONT_BODY_N,* -V 15700,12000,CONT_BODY_N,* -V 15700,9500,CONT_BODY_N,* -V 15700,9100,CONT_BODY_N,* -V 14900,200,CONT_BODY_P,* -V 14400,200,CONT_BODY_P,* -V 14900,600,CONT_BODY_P,* -V 14400,600,CONT_BODY_P,* -V 14900,1000,CONT_BODY_P,* -V 14400,1000,CONT_BODY_P,* -V 14900,1400,CONT_BODY_P,* -V 14400,1400,CONT_BODY_P,* -V 14400,1800,CONT_BODY_P,* -V 14900,1800,CONT_BODY_P,* -V 14300,2700,CONT_DIF_N,* -V 15500,2800,CONT_DIF_N,* -V 15500,3400,CONT_DIF_N,* -V 15400,2300,CONT_POLY,* -V 12500,6600,CONT_DIF_P,* -V 12500,7000,CONT_DIF_P,* -V 12500,6200,CONT_DIF_P,* -V 12500,7400,CONT_DIF_P,* -V 12500,5800,CONT_DIF_P,* -V 11400,5100,CONT_BODY_N,* -V 14200,3800,CONT_POLY,* -V 9100,4000,CONT_BODY_P,* -V 9600,4000,CONT_BODY_P,* -V 10000,4000,CONT_BODY_P,* -V 7100,10200,CONT_VIA,* -V 7100,9000,CONT_VIA,* -V 8900,1600,CONT_VIA,* -V 10100,1600,CONT_VIA,* -V 8300,3500,CONT_VIA,* -V 5900,7400,CONT_VIA,* -V 5900,6600,CONT_VIA,* -V 8300,7400,CONT_VIA,* -V 8300,9000,CONT_VIA,* -V 8300,10200,CONT_VIA,* -V 8300,6600,CONT_VIA,* -V 8300,2300,CONT_VIA,* -V 7100,6600,CONT_VIA,* -V 10700,6600,CONT_VIA,* -V 10700,2300,CONT_VIA,* -V 7100,7400,CONT_VIA,* -V 7100,2300,CONT_VIA,* -V 5900,2300,CONT_VIA,* -V 5900,3500,CONT_VIA,* -V 5900,10200,CONT_VIA,* -V 5900,9000,CONT_VIA,* -V 7700,1600,CONT_VIA,* -V 9500,9000,CONT_VIA,* -V 9500,7400,CONT_VIA,* -V 9500,2300,CONT_VIA,* -V 10700,7400,CONT_VIA,* -V 10700,9000,CONT_VIA,* -V 10700,10200,CONT_VIA,* -V 4100,2300,CONT_VIA,* -V 4100,6600,CONT_VIA,* -V 4100,7400,CONT_VIA,* -V 4100,9000,CONT_VIA,* -V 4100,10200,CONT_VIA,* -V 4100,3500,CONT_VIA,* -V 9500,6600,CONT_VIA,* -V 9500,10200,CONT_VIA,* -V 6500,1600,CONT_VIA,* -V 4600,-700,CONT_VIA,* -V 4800,5300,CONT_POLY,* -V 4600,300,CONT_POLY,* -V 7100,4600,CONT_POLY,* -V 5900,4000,CONT_BODY_P,* -V 8300,4000,CONT_BODY_P,* -V 4100,4000,CONT_BODY_P,* -V 7500,4000,CONT_BODY_P,* -V 8700,4000,CONT_BODY_P,* -V 7900,4000,CONT_BODY_P,* -V 6700,4000,CONT_BODY_P,* -V 6300,4000,CONT_BODY_P,* -V 5900,-200,CONT_BODY_P,* -V 7100,-200,CONT_BODY_P,* -V 12100,-200,CONT_BODY_P,* -V 11700,-200,CONT_BODY_P,* -V 8300,-200,CONT_BODY_P,* -V 10700,-200,CONT_BODY_P,* -V 9500,-200,CONT_BODY_P,* -V 4100,-200,CONT_BODY_P,* -V 9900,-200,CONT_BODY_P,* -V 10300,-200,CONT_BODY_P,* -V 13700,-200,CONT_BODY_P,* -V 13300,-200,CONT_BODY_P,* -V 14100,-200,CONT_BODY_P,* -V 14500,-200,CONT_BODY_P,* -V 12500,-200,CONT_BODY_P,* -V 12900,-200,CONT_BODY_P,* -V 5100,-200,CONT_BODY_P,* -V 5500,-200,CONT_BODY_P,* -V 6300,-200,CONT_BODY_P,* -V 6700,-200,CONT_BODY_P,* -V 7500,-200,CONT_BODY_P,* -V 7900,-200,CONT_BODY_P,* -V 9100,-200,CONT_BODY_P,* -V 8700,-200,CONT_BODY_P,* -V 6000,12000,CONT_BODY_N,* -V 5900,5100,CONT_BODY_N,* -V 8300,5100,CONT_BODY_N,* -V 6700,5100,CONT_BODY_N,* -V 6300,5100,CONT_BODY_N,* -V 7100,12000,CONT_BODY_N,* -V 10700,5100,CONT_BODY_N,* -V 9100,5100,CONT_BODY_N,* -V 8700,5100,CONT_BODY_N,* -V 4100,5100,CONT_BODY_N,* -V 4500,12000,CONT_BODY_N,* -V 3700,12000,CONT_BODY_N,* -V 8300,12000,CONT_BODY_N,* -V 9500,12000,CONT_BODY_N,* -V 5500,12000,CONT_BODY_N,* -V 5000,12000,CONT_BODY_N,* -V 4100,12000,CONT_BODY_N,* -V 7900,5100,CONT_BODY_N,* -V 7500,5100,CONT_BODY_N,* -V 9900,5100,CONT_BODY_N,* -V 10300,5100,CONT_BODY_N,* -V 7700,11400,CONT_DIF_P,* -V 7700,8600,CONT_DIF_P,* -V 7700,8200,CONT_DIF_P,* -V 7700,5800,CONT_DIF_P,* -V 7700,11000,CONT_DIF_P,* -V 7700,10600,CONT_DIF_P,* -V 7700,9000,CONT_DIF_P,* -V 7700,10200,CONT_DIF_P,* -V 7700,7000,CONT_DIF_P,* -V 7700,6600,CONT_DIF_P,* -V 7700,9800,CONT_DIF_P,* -V 7700,9400,CONT_DIF_P,* -V 7700,6200,CONT_DIF_P,* -V 6500,6200,CONT_DIF_P,* -V 7700,7400,CONT_DIF_P,* -V 6500,11400,CONT_DIF_P,* -V 6500,8600,CONT_DIF_P,* -V 6500,8200,CONT_DIF_P,* -V 6500,5800,CONT_DIF_P,* -V 6500,11000,CONT_DIF_P,* -V 6500,10600,CONT_DIF_P,* -V 8300,7800,CONT_DIF_P,* -V 7700,7800,CONT_DIF_P,* -V 6500,7800,CONT_DIF_P,* -V 6500,10200,CONT_DIF_P,* -V 6500,7000,CONT_DIF_P,* -V 6500,6600,CONT_DIF_P,* -V 6500,9800,CONT_DIF_P,* -V 6500,9400,CONT_DIF_P,* -V 8300,11400,CONT_DIF_P,* -V 6500,7400,CONT_DIF_P,* -V 8300,6200,CONT_DIF_P,* -V 8300,5800,CONT_DIF_P,* -V 8300,7000,CONT_DIF_P,* -V 8300,9800,CONT_DIF_P,* -V 8300,10600,CONT_DIF_P,* -V 8300,11000,CONT_DIF_P,* -V 7100,8600,CONT_DIF_P,* -V 6500,9000,CONT_DIF_P,* -V 7100,8200,CONT_DIF_P,* -V 7100,7800,CONT_DIF_P,* -V 7100,11000,CONT_DIF_P,* -V 7100,10600,CONT_DIF_P,* -V 8300,9400,CONT_DIF_P,* -V 8300,8200,CONT_DIF_P,* -V 5900,5800,CONT_DIF_P,* -V 8300,8600,CONT_DIF_P,* -V 5900,6200,CONT_DIF_P,* -V 7100,9400,CONT_DIF_P,* -V 7100,9800,CONT_DIF_P,* -V 7100,7000,CONT_DIF_P,* -V 7100,5800,CONT_DIF_P,* -V 7100,6200,CONT_DIF_P,* -V 5900,10600,CONT_DIF_P,* -V 7100,11400,CONT_DIF_P,* -V 5900,11400,CONT_DIF_P,* -V 5900,8200,CONT_DIF_P,* -V 5900,7800,CONT_DIF_P,* -V 5900,11000,CONT_DIF_P,* -V 5900,9800,CONT_DIF_P,* -V 5900,9400,CONT_DIF_P,* -V 5300,11000,CONT_DIF_P,* -V 5900,7000,CONT_DIF_P,* -V 5300,10200,CONT_DIF_P,* -V 5300,7800,CONT_DIF_P,* -V 5300,7000,CONT_DIF_P,* -V 5300,6600,CONT_DIF_P,* -V 5300,9800,CONT_DIF_P,* -V 5300,9400,CONT_DIF_P,* -V 5300,10600,CONT_DIF_P,* -V 5900,8600,CONT_DIF_P,* -V 5300,7400,CONT_DIF_P,* -V 5300,11400,CONT_DIF_P,* -V 5300,8600,CONT_DIF_P,* -V 5300,8200,CONT_DIF_P,* -V 5300,5800,CONT_DIF_P,* -V 9500,11000,CONT_DIF_P,* -V 9500,9400,CONT_DIF_P,* -V 5300,9000,CONT_DIF_P,* -V 10700,7000,CONT_DIF_P,* -V 9500,7000,CONT_DIF_P,* -V 9500,5800,CONT_DIF_P,* -V 9500,6200,CONT_DIF_P,* -V 9500,8600,CONT_DIF_P,* -V 9500,11400,CONT_DIF_P,* -V 9500,8200,CONT_DIF_P,* -V 5300,6200,CONT_DIF_P,* -V 8900,7000,CONT_DIF_P,* -V 9500,10600,CONT_DIF_P,* -V 10700,9400,CONT_DIF_P,* -V 10700,8200,CONT_DIF_P,* -V 10700,11400,CONT_DIF_P,* -V 10700,8600,CONT_DIF_P,* -V 10700,6200,CONT_DIF_P,* -V 9500,9800,CONT_DIF_P,* -V 8900,8200,CONT_DIF_P,* -V 10700,9800,CONT_DIF_P,* -V 10700,10600,CONT_DIF_P,* -V 10700,11000,CONT_DIF_P,* -V 10700,7800,CONT_DIF_P,* -V 8900,9000,CONT_DIF_P,* -V 8900,7800,CONT_DIF_P,* -V 9500,7800,CONT_DIF_P,* -V 10100,6600,CONT_DIF_P,* -V 8900,6600,CONT_DIF_P,* -V 8900,9800,CONT_DIF_P,* -V 8900,9400,CONT_DIF_P,* -V 8900,6200,CONT_DIF_P,* -V 8900,7400,CONT_DIF_P,* -V 8900,11400,CONT_DIF_P,* -V 10700,5800,CONT_DIF_P,* -V 10100,5800,CONT_DIF_P,* -V 8900,5800,CONT_DIF_P,* -V 8900,11000,CONT_DIF_P,* -V 8900,10600,CONT_DIF_P,* -V 10100,9000,CONT_DIF_P,* -V 10100,7800,CONT_DIF_P,* -V 10100,10200,CONT_DIF_P,* -V 8900,10200,CONT_DIF_P,* -V 10100,10600,CONT_DIF_P,* -V 10100,9800,CONT_DIF_P,* -V 10100,9400,CONT_DIF_P,* -V 10100,6200,CONT_DIF_P,* -V 10100,7400,CONT_DIF_P,* -V 10100,11400,CONT_DIF_P,* -V 10100,8600,CONT_DIF_P,* -V 8900,8600,CONT_DIF_P,* -V 10100,7000,CONT_DIF_P,* -V 10100,8200,CONT_DIF_P,* -V 4700,6200,CONT_DIF_P,* -V 4700,7400,CONT_DIF_P,* -V 4700,11400,CONT_DIF_P,* -V 4700,8600,CONT_DIF_P,* -V 4700,9000,CONT_DIF_P,* -V 4700,7800,CONT_DIF_P,* -V 4700,7000,CONT_DIF_P,* -V 10100,11000,CONT_DIF_P,* -V 4700,5800,CONT_DIF_P,* -V 4700,8200,CONT_DIF_P,* -V 4700,11000,CONT_DIF_P,* -V 4700,6600,CONT_DIF_P,* -V 4700,10600,CONT_DIF_P,* -V 4700,9800,CONT_DIF_P,* -V 4700,10200,CONT_DIF_P,* -V 4700,9400,CONT_DIF_P,* -V 4100,6200,CONT_DIF_P,* -V 4100,7000,CONT_DIF_P,* -V 4100,5800,CONT_DIF_P,* -V 4100,9800,CONT_DIF_P,* -V 4100,11000,CONT_DIF_P,* -V 4100,8200,CONT_DIF_P,* -V 4100,11400,CONT_DIF_P,* -V 4100,8600,CONT_DIF_P,* -V 4100,10600,CONT_DIF_P,* -V 4100,9400,CONT_DIF_P,* -V 4100,7800,CONT_DIF_P,* -V 7700,2100,CONT_DIF_N,* -V 7100,700,CONT_DIF_N,* -V 7700,2500,CONT_DIF_N,* -V 7100,3300,CONT_DIF_N,* -V 7100,2800,CONT_DIF_N,* -V 6500,2900,CONT_DIF_N,* -V 8300,1100,CONT_DIF_N,* -V 8300,1500,CONT_DIF_N,* -V 5900,700,CONT_DIF_N,* -V 6500,3300,CONT_DIF_N,* -V 6500,2100,CONT_DIF_N,* -V 6500,2500,CONT_DIF_N,* -V 7700,2900,CONT_DIF_N,* -V 7700,3300,CONT_DIF_N,* -V 7100,1500,CONT_DIF_N,* -V 7100,1100,CONT_DIF_N,* -V 5300,2500,CONT_DIF_N,* -V 7100,1900,CONT_DIF_N,* -V 8300,1900,CONT_DIF_N,* -V 8300,2700,CONT_DIF_N,* -V 8300,3100,CONT_DIF_N,* -V 8300,700,CONT_DIF_N,* -V 5300,3300,CONT_DIF_N,* -V 10700,1100,CONT_DIF_N,* -V 9500,1500,CONT_DIF_N,* -V 5900,1100,CONT_DIF_N,* -V 5900,1500,CONT_DIF_N,* -V 5900,1900,CONT_DIF_N,* -V 5900,2700,CONT_DIF_N,* -V 5900,3100,CONT_DIF_N,* -V 10700,2700,CONT_DIF_N,* -V 10700,3100,CONT_DIF_N,* -V 10700,700,CONT_DIF_N,* -V 5300,2100,CONT_DIF_N,* -V 5300,1700,CONT_DIF_N,* -V 5300,1300,CONT_DIF_N,* -V 5300,900,CONT_DIF_N,* -V 5300,2900,CONT_DIF_N,* -V 8900,2500,CONT_DIF_N,* -V 7700,700,CONT_DIF_N,* -V 8900,1200,CONT_DIF_N,* -V 10100,2900,CONT_DIF_N,* -V 9500,1100,CONT_DIF_N,* -V 9500,700,CONT_DIF_N,* -V 9500,1900,CONT_DIF_N,* -V 10700,1900,CONT_DIF_N,* -V 10100,700,CONT_DIF_N,* -V 8900,700,CONT_DIF_N,* -V 9500,3300,CONT_DIF_N,* -V 10700,1500,CONT_DIF_N,* -V 8900,2900,CONT_DIF_N,* -V 8900,3300,CONT_DIF_N,* -V 8900,2100,CONT_DIF_N,* -V 9500,2800,CONT_DIF_N,* -V 10100,3300,CONT_DIF_N,* -V 10100,2100,CONT_DIF_N,* -V 10100,2500,CONT_DIF_N,* -V 10100,1200,CONT_DIF_N,* -V 4700,1300,CONT_DIF_N,* -V 4700,900,CONT_DIF_N,* -V 4700,2500,CONT_DIF_N,* -V 4700,2100,CONT_DIF_N,* -V 4700,2900,CONT_DIF_N,* -V 4700,3300,CONT_DIF_N,* -V 4700,1700,CONT_DIF_N,* -V 4100,1500,CONT_DIF_N,* -V 4100,1100,CONT_DIF_N,* -V 7700,1200,CONT_DIF_N,* -V 4100,700,CONT_DIF_N,* -V 4100,3100,CONT_DIF_N,* -V 4100,2700,CONT_DIF_N,* -V 4100,1900,CONT_DIF_N,* -V 6500,700,CONT_DIF_N,* -V 6500,1200,CONT_DIF_N,* -V 16100,7500,CONT_VIA,* -V 16100,6700,CONT_VIA,* -V 16100,5500,CONT_BODY_N,* -V 16100,9100,CONT_BODY_N,* -V 16100,8300,CONT_BODY_N,* -V 16100,10800,CONT_BODY_N,* -V 16100,7100,CONT_BODY_N,* -V 16100,11200,CONT_BODY_N,* -V 16100,6300,CONT_BODY_N,* -V 16100,5900,CONT_BODY_N,* -V 16100,12000,CONT_BODY_N,* -V 16100,9500,CONT_BODY_N,* -V 16100,11600,CONT_BODY_N,* -V 16100,7900,CONT_BODY_N,* -V 16100,10400,CONT_BODY_N,* -V 16100,5100,CONT_BODY_N,* -V 13700,1600,CONT_VIA,* -V 12500,1600,CONT_VIA,* -V 11300,1600,CONT_VIA,* -V 11900,9400,CONT_DIF_P,* -V 11900,7000,CONT_DIF_P,* -V 11900,5800,CONT_DIF_P,* -V 11900,6200,CONT_DIF_P,* -V 11900,8600,CONT_DIF_P,* -V 11900,11400,CONT_DIF_P,* -V 11900,8200,CONT_DIF_P,* -V 11900,7800,CONT_DIF_P,* -V 11900,10600,CONT_DIF_P,* -V 11300,9000,CONT_DIF_P,* -V 11300,7800,CONT_DIF_P,* -V 11300,10200,CONT_DIF_P,* -V 11300,7000,CONT_DIF_P,* -V 11300,6600,CONT_DIF_P,* -V 11300,9800,CONT_DIF_P,* -V 11900,9800,CONT_DIF_P,* -V 11300,6200,CONT_DIF_P,* -V 11300,7400,CONT_DIF_P,* -V 11300,11400,CONT_DIF_P,* -V 11300,8600,CONT_DIF_P,* -V 11300,8200,CONT_DIF_P,* -V 11300,5800,CONT_DIF_P,* -V 11300,11000,CONT_DIF_P,* -V 11900,11000,CONT_DIF_P,* -V 13100,9800,CONT_DIF_P,* -V 13100,9400,CONT_DIF_P,* -V 13100,8600,CONT_DIF_P,* -V 13100,6200,CONT_DIF_P,* -V 13100,5800,CONT_DIF_P,* -V 13100,7000,CONT_DIF_P,* -V 12500,10200,CONT_DIF_P,* -V 11300,9400,CONT_DIF_P,* -V 12500,9000,CONT_DIF_P,* -V 13100,10600,CONT_DIF_P,* -V 13100,11000,CONT_DIF_P,* -V 13100,7800,CONT_DIF_P,* -V 13100,8200,CONT_DIF_P,* -V 13100,11400,CONT_DIF_P,* -V 12500,8600,CONT_DIF_P,* -V 11300,10600,CONT_DIF_P,* -V 12500,9400,CONT_DIF_P,* -V 12500,9800,CONT_DIF_P,* -V 12500,10600,CONT_DIF_P,* -V 12500,7800,CONT_DIF_P,* -V 12500,8200,CONT_DIF_P,* -V 13700,10200,CONT_DIF_P,* -V 13700,7800,CONT_DIF_P,* -V 13700,9000,CONT_DIF_P,* -V 13700,8600,CONT_DIF_P,* -V 13700,11400,CONT_DIF_P,* -V 12500,11400,CONT_DIF_P,* -V 13700,6200,CONT_DIF_P,* -V 13700,9400,CONT_DIF_P,* -V 13700,9800,CONT_DIF_P,* -V 13700,6600,CONT_DIF_P,* -V 13700,7000,CONT_DIF_P,* -V 13700,10600,CONT_DIF_P,* -V 13700,11000,CONT_DIF_P,* -V 12500,11000,CONT_DIF_P,* -V 13700,8200,CONT_DIF_P,* -V 13100,10200,CONT_DIF_P,* -V 11900,10200,CONT_DIF_P,* -V 11900,9000,CONT_DIF_P,* -V 13100,9000,CONT_DIF_P,* -V 11900,7400,CONT_DIF_P,* -V 13100,7400,CONT_DIF_P,* -V 13700,7400,CONT_DIF_P,* -V 11900,6600,CONT_DIF_P,* -V 13100,6600,CONT_DIF_P,* -V 13700,5800,CONT_DIF_P,* -V 13700,700,CONT_DIF_N,* -V 13700,1200,CONT_DIF_N,* -V 12500,1200,CONT_DIF_N,* -V 11300,700,CONT_DIF_N,* -V 13700,2100,CONT_DIF_N,* -V 11900,1500,CONT_DIF_N,* -V 13700,3300,CONT_DIF_N,* -V 11900,1100,CONT_DIF_N,* -V 11900,700,CONT_DIF_N,* -V 11900,1900,CONT_DIF_N,* -V 11900,3300,CONT_DIF_N,* -V 11300,2900,CONT_DIF_N,* -V 11300,3300,CONT_DIF_N,* -V 11300,2100,CONT_DIF_N,* -V 11300,2500,CONT_DIF_N,* -V 11300,1200,CONT_DIF_N,* -V 11900,2800,CONT_DIF_N,* -V 13100,1500,CONT_DIF_N,* -V 13700,2900,CONT_DIF_N,* -V 12500,3300,CONT_DIF_N,* -V 12500,2900,CONT_DIF_N,* -V 13100,3300,CONT_DIF_N,* -V 13100,1900,CONT_DIF_N,* -V 13100,700,CONT_DIF_N,* -V 13100,1100,CONT_DIF_N,* -V 13700,2500,CONT_DIF_N,* -V 13100,2800,CONT_DIF_N,* -V 12500,700,CONT_DIF_N,* -V 12500,2500,CONT_DIF_N,* -V 12500,2100,CONT_DIF_N,* -V 13100,2300,CONT_DIF_N,* -V 11900,2300,CONT_DIF_N,* -V 9500,4600,CONT_POLY,* -V 14900,3500,CONT_VIA,* -V 14900,-200,CONT_BODY_P,* -V 14900,5100,CONT_BODY_N,* -V 14300,3300,CONT_DIF_N,* -V 14900,2700,CONT_DIF_N,* -V 14900,3100,CONT_DIF_N,* -V 16100,4000,CONT_BODY_P,* -V 16100,4000,CONT_BODY_P,* -V 16100,2800,CONT_BODY_P,* -V 16100,3200,CONT_BODY_P,* -V 16100,3600,CONT_VIA,* -V 16100,2400,CONT_VIA,* -V 14800,4500,CONT_POLY,* -V 10700,12000,CONT_BODY_N,* -V 15400,-700,CONT_VIA,* -V 11300,-200,CONT_BODY_P,* -V 10800,4000,CONT_POLY,* -V 14900,4000,CONT_BODY_P,* -V 14900,7500,CONT_DIF_P,* -V 15500,7500,CONT_DIF_P,* -V 14300,7500,CONT_DIF_P,* -V 3300,5800,CONT_VIA,* -V 2100,9800,CONT_VIA,* -V 2100,6600,CONT_VIA,* -V 3300,9900,CONT_VIA,* -V 3100,9400,CONT_POLY,* -V 2100,5100,CONT_BODY_N,* -V 2100,11600,CONT_BODY_N,* -V 2100,11200,CONT_BODY_N,* -V 2100,10800,CONT_BODY_N,* -V 2100,10400,CONT_BODY_N,* -V 2100,7000,CONT_BODY_N,* -V 2100,7400,CONT_BODY_N,* -V 2100,7800,CONT_BODY_N,* -V 2100,8200,CONT_BODY_N,* -V 2100,8600,CONT_BODY_N,* -V 2100,9000,CONT_BODY_N,* -V 2100,12000,CONT_BODY_N,* -V 2100,9400,CONT_BODY_N,* -V 2100,5500,CONT_BODY_N,* -V 2100,5900,CONT_BODY_N,* -V 2100,6300,CONT_BODY_N,* -V 2700,5500,CONT_BODY_N,* -V 2700,5900,CONT_BODY_N,* -V 2700,6300,CONT_BODY_N,* -V 3300,10300,CONT_BODY_N,* -V 3300,10700,CONT_BODY_N,* -V 3300,5100,CONT_BODY_N,* -V 2700,5100,CONT_BODY_N,* -V 2700,6900,CONT_DIF_P,* -V 2700,11300,CONT_DIF_P,* -V 3300,12000,CONT_BODY_N,* -V 3300,11300,CONT_BODY_N,* -V 3500,2300,CONT_VIA,* -V 3500,3500,CONT_VIA,* -V 3500,4000,CONT_BODY_P,* -V 3500,300,CONT_BODY_P,* -V 3500,700,CONT_BODY_P,* -V 3500,1100,CONT_BODY_P,* -V 3500,1500,CONT_BODY_P,* -V 3500,1900,CONT_BODY_P,* -V 3500,2700,CONT_BODY_P,* -V 3500,3100,CONT_BODY_P,* -V 3500,-200,CONT_BODY_P,* -V 16400,29200,CONT_VIA,* -V 15800,29200,CONT_VIA,* -V 16400,25900,CONT_VIA,* -V 16100,24300,CONT_VIA,* -V 16400,27900,CONT_VIA,* -V 3700,23200,CONT_VIA,* -V 16400,28300,CONT_BODY_P,* -V 16400,28700,CONT_BODY_P,* -V 16400,24300,CONT_BODY_P,* -V 16400,25500,CONT_BODY_P,* -V 16400,25100,CONT_BODY_P,* -V 16400,24700,CONT_BODY_P,* -V 16400,26300,CONT_BODY_P,* -V 16400,26700,CONT_BODY_P,* -V 16400,27100,CONT_BODY_P,* -V 16400,27500,CONT_BODY_P,* -V 1200,28700,CONT_BODY_P,* -V 1200,24300,CONT_BODY_P,* -V 800,28300,CONT_BODY_P,* -V 800,24300,CONT_BODY_P,* -V 800,25500,CONT_BODY_P,* -V 800,25100,CONT_BODY_P,* -V 800,24700,CONT_BODY_P,* -V 800,28700,CONT_BODY_P,* -V 800,25900,CONT_BODY_P,* -V 800,26300,CONT_BODY_P,* -V 800,26700,CONT_BODY_P,* -V 800,27100,CONT_BODY_P,* -V 800,27500,CONT_BODY_P,* -V 800,27900,CONT_BODY_P,* -V 1400,22500,CONT_BODY_N,* -V 16400,22000,CONT_BODY_N,* -V 16400,22500,CONT_BODY_N,* -V 16400,20400,CONT_BODY_N,* -V 16400,20800,CONT_BODY_N,* -V 16400,20000,CONT_BODY_N,* -V 16400,21200,CONT_BODY_N,* -V 16400,21600,CONT_BODY_N,* -V 800,21200,CONT_BODY_N,* -V 800,20800,CONT_BODY_N,* -V 800,20400,CONT_BODY_N,* -V 800,20000,CONT_BODY_N,* -V 800,22500,CONT_BODY_N,* -V 800,22000,CONT_BODY_N,* -V 800,21600,CONT_BODY_N,* -V 1300,13600,CONT_BODY_N,* -V 16400,13600,CONT_BODY_N,* -V 16400,15600,CONT_BODY_N,* -V 16400,17200,CONT_BODY_N,* -V 16400,16800,CONT_BODY_N,* -V 16400,16000,CONT_BODY_N,* -V 16000,13600,CONT_BODY_N,* -V 16400,19600,CONT_BODY_N,* -V 16400,17600,CONT_BODY_N,* -V 16400,18000,CONT_BODY_N,* -V 16400,16400,CONT_BODY_N,* -V 16400,14000,CONT_BODY_N,* -V 16400,14400,CONT_BODY_N,* -V 16400,14800,CONT_BODY_N,* -V 16400,15200,CONT_BODY_N,* -V 16400,18400,CONT_BODY_N,* -V 16400,18800,CONT_BODY_N,* -V 16400,19200,CONT_BODY_N,* -V 800,18000,CONT_BODY_N,* -V 800,17600,CONT_BODY_N,* -V 800,18400,CONT_BODY_N,* -V 800,19600,CONT_BODY_N,* -V 800,19200,CONT_BODY_N,* -V 800,18800,CONT_BODY_N,* -V 800,14800,CONT_BODY_N,* -V 800,14400,CONT_BODY_N,* -V 800,14000,CONT_BODY_N,* -V 800,13600,CONT_BODY_N,* -V 800,16800,CONT_BODY_N,* -V 800,17200,CONT_BODY_N,* -V 800,16400,CONT_BODY_N,* -V 800,16000,CONT_BODY_N,* -V 800,15600,CONT_BODY_N,* -V 800,15200,CONT_BODY_N,* -V 1400,20300,CONT_DIF_P,* -V 1400,20700,CONT_DIF_P,* -V 1400,21100,CONT_DIF_P,* -V 1400,21500,CONT_DIF_P,* -V 1400,21900,CONT_DIF_P,* -V 1400,17500,CONT_DIF_P,* -V 1400,17900,CONT_DIF_P,* -V 1400,15100,CONT_DIF_P,* -V 1400,14700,CONT_DIF_P,* -V 1400,14300,CONT_DIF_P,* -V 1400,19900,CONT_DIF_P,* -V 1400,19500,CONT_DIF_P,* -V 1400,19100,CONT_DIF_P,* -V 1400,18700,CONT_DIF_P,* -V 1400,18300,CONT_DIF_P,* -V 1400,17100,CONT_DIF_P,* -V 1400,16700,CONT_DIF_P,* -V 1400,16300,CONT_DIF_P,* -V 1400,15900,CONT_DIF_P,* -V 1400,15500,CONT_DIF_P,* -V 1400,27300,CONT_DIF_N,* -V 1400,26100,CONT_DIF_N,* -V 1400,24900,CONT_DIF_N,* -V 1400,25300,CONT_DIF_N,* -V 1400,25700,CONT_DIF_N,* -V 1400,26500,CONT_DIF_N,* -V 1400,26900,CONT_DIF_N,* -V 1400,27700,CONT_DIF_N,* -V 1400,28100,CONT_DIF_N,* -V 16900,23200,CONT_VIA,* -V 16300,23200,CONT_VIA,* -V 16900,1600,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palotw_sp.ap b/alliance/share/cells/padlib/palotw_sp.ap deleted file mode 100644 index fa8d41c8..00000000 --- a/alliance/share/cells/padlib/palotw_sp.ap +++ /dev/null @@ -1,1502 +0,0 @@ -V ALLIANCE : 4 -H palotw_sp,P,26/ 0/100,100 -A 0,-700,17200,35600 -C 0,29600,12000,vsse,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 4600,-700,200,i,1,SOUTH,ALU2 -C 4600,-700,200,i,0,SOUTH,ALU1 -C 15400,-700,200,b,1,SOUTH,ALU2 -C 15400,-700,200,b,0,SOUTH,ALU1 -S 2400,9100,3000,9100,3900,*,RIGHT,PTRANS -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 1900,5100,16300,5100,400,*,RIGHT,NWELL -S 1900,8600,16300,8600,7200,*,RIGHT,NWELL -S 7700,30100,7700,35600,6200,*,UP,ALU1 -S 11000,5500,14600,5500,100,*,RIGHT,POLY -S 15200,3700,15200,5500,100,*,UP,POLY -S 14600,-100,14600,1900,800,*,DOWN,ALU1 -S 14300,0,14300,1900,300,*,DOWN,PTIE -S 14600,0,14600,1900,300,*,DOWN,PTIE -S 14900,-300,14900,1900,300,*,DOWN,PTIE -S 14900,1800,16200,1800,300,*,LEFT,PTIE -S 16100,1700,16100,4100,300,*,UP,PTIE -S 14900,2600,14900,3500,300,*,DOWN,NDIF -S 15400,-700,15400,2300,200,*,DOWN,ALU1 -S 14300,2600,14300,3500,300,*,UP,NDIF -S 14600,2400,14600,3700,100,*,UP,NTRANS -S 15200,2400,15200,3700,100,*,UP,NTRANS -S 15500,2600,15500,3500,300,*,UP,NDIF -S 15200,2200,15200,2400,100,*,DOWN,POLY -S 12500,5800,12500,12900,200,*,UP,ALU1 -S 7400,5100,11500,5100,300,*,RIGHT,ALU1 -S 14900,-300,14900,4000,200,*,UP,ALU1 -S 13900,3700,13900,3900,100,*,DOWN,POLY -S 14000,3700,14000,3900,100,*,DOWN,POLY -S 13900,4700,13900,5300,100,*,DOWN,POLY -S 14000,4700,14000,5300,100,*,DOWN,POLY -S 13900,4500,14600,4500,300,*,RIGHT,POLY -S 14600,3700,14600,4300,100,*,UP,POLY -S 14200,5100,15000,5100,300,*,RIGHT,NTIE -S 11300,5100,13700,5100,300,*,RIGHT,NTIE -S 7400,4000,10100,4000,300,*,RIGHT,PTIE -S 5700,4000,10100,4000,300,*,RIGHT,ALU1 -S 10300,3800,10300,4500,100,*,DOWN,POLY -S 10300,4600,10900,4600,100,*,LEFT,POLY -S 11100,4500,11100,5300,100,*,DOWN,POLY -S 11000,3600,11000,4100,100,*,DOWN,POLY -S 11100,3800,11100,4100,100,*,DOWN,POLY -S 11100,3700,14000,3700,100,*,RIGHT,POLY -S 11100,3600,14000,3600,100,*,RIGHT,POLY -S 11300,4000,13700,4000,300,*,RIGHT,PTIE -S 13700,5700,13700,11500,300,*,UP,PDIF -S 13400,5500,13400,11700,100,*,UP,PTRANS -S 13100,5700,13100,11500,300,*,UP,PDIF -S 12800,5500,12800,11700,100,*,UP,PTRANS -S 12500,5700,12500,11500,300,*,UP,PDIF -S 11900,5700,11900,11500,300,*,UP,PDIF -S 12200,5500,12200,11700,100,*,UP,PTRANS -S 11300,5700,11300,11500,300,*,UP,PDIF -S 11600,5500,11600,11700,100,*,UP,PTRANS -S 13700,600,13700,3400,300,*,UP,NDIF -S 13100,600,13100,3400,200,*,UP,NDIF -S 12500,600,12500,3400,300,*,UP,NDIF -S 11900,600,11900,3400,200,*,UP,NDIF -S 11300,600,11300,3400,300,*,UP,NDIF -S 13400,400,13400,3600,100,*,UP,NTRANS -S 12800,400,12800,3600,100,*,UP,NTRANS -S 12200,400,12200,3600,100,*,UP,NTRANS -S 11600,400,11600,3600,100,*,UP,NTRANS -S 16100,2300,16100,4100,300,*,UP,ALU1 -S 16200,1600,16800,1600,300,*,LEFT,ALU1 -S 16000,23200,16800,23200,300,*,RIGHT,ALU1 -S 100,600,17200,600,1200,ck,RIGHT,ALU2 -S 6500,1600,16600,1600,300,*,RIGHT,ALU2 -S 4700,900,4700,11400,200,*,UP,ALU1 -S 5300,900,5300,11400,200,*,UP,ALU1 -S 5900,5000,5900,12100,200,*,UP,ALU1 -S 5300,4600,7000,4600,200,*,RIGHT,ALU1 -S 9500,5700,9500,12000,200,*,UP,ALU1 -S 7100,5700,7100,12000,200,*,UP,ALU1 -S 10100,600,10100,3300,200,*,UP,ALU1 -S 8900,600,8900,3300,200,*,UP,ALU1 -S 7700,600,7700,3300,200,*,UP,ALU1 -S 10700,5000,10700,12100,200,*,UP,ALU1 -S 4100,5000,4100,12100,200,*,UP,ALU1 -S 6500,5800,6500,12900,200,*,UP,ALU1 -S 7700,5800,7700,12900,200,*,UP,ALU1 -S 8900,5800,8900,12900,200,*,UP,ALU1 -S 10100,5800,10100,12900,200,*,UP,ALU1 -S 8300,5000,8300,12000,200,*,UP,ALU1 -S 6500,600,6500,3300,200,*,UP,ALU1 -S 5900,5100,6800,5100,300,*,RIGHT,ALU1 -S 10700,-300,10700,3200,200,*,UP,ALU1 -S 4100,-300,4100,4100,200,*,UP,ALU1 -S 5900,-300,5900,4100,200,*,UP,ALU1 -S 7100,-300,7100,3200,200,*,UP,ALU1 -S 9500,-300,9500,4100,200,*,UP,ALU1 -S 8300,-300,8300,4100,200,*,UP,ALU1 -S 4600,-700,4600,300,200,*,UP,ALU1 -S 5600,3700,5600,5400,100,*,UP,POLY -S 4900,5300,5600,5300,300,*,RIGHT,POLY -S 6200,3700,8000,3700,100,*,RIGHT,POLY -S 6200,5400,8000,5400,100,*,RIGHT,POLY -S 7100,3700,7100,5400,200,*,UP,POLY -S 4400,3700,4400,5400,100,*,UP,POLY -S 4400,200,4400,400,100,*,UP,POLY -S 5800,4000,6800,4000,300,*,RIGHT,PTIE -S 5800,5100,6800,5100,300,*,RIGHT,NTIE -S 7400,5400,7400,11700,100,*,UP,PTRANS -S 8000,5400,8000,11700,100,*,UP,PTRANS -S 7100,5600,7100,11500,300,*,UP,PDIF -S 8300,5600,8300,11500,300,*,UP,PDIF -S 6500,5600,6500,11500,300,*,UP,PDIF -S 10100,5600,10100,11500,300,*,UP,PDIF -S 7700,5600,7700,11500,300,*,UP,PDIF -S 5300,5600,5300,11500,300,*,UP,PDIF -S 5600,5400,5600,11700,100,*,UP,PTRANS -S 5900,5600,5900,11500,300,*,UP,PDIF -S 6200,5400,6200,11700,100,*,UP,PTRANS -S 6800,5400,6800,11700,100,*,UP,PTRANS -S 9500,5600,9500,11500,300,*,UP,PDIF -S 10700,5600,10700,11500,300,*,UP,PDIF -S 8900,5600,8900,11500,300,*,UP,PDIF -S 8600,5400,8600,11700,100,*,UP,PTRANS -S 9200,5400,9200,11700,100,*,UP,PTRANS -S 9800,5400,9800,11700,100,*,UP,PTRANS -S 10400,5400,10400,11700,100,*,UP,PTRANS -S 4400,5400,4400,11700,100,*,UP,PTRANS -S 4700,5600,4700,11500,300,*,UP,PDIF -S 4100,5600,4100,11500,300,*,UP,PDIF -S 7400,400,7400,3700,100,*,UP,NTRANS -S 8000,400,8000,3700,100,*,UP,NTRANS -S 7100,600,7100,3500,200,*,UP,NDIF -S 8300,600,8300,3500,200,*,UP,NDIF -S 6500,600,6500,3500,300,*,UP,NDIF -S 7700,600,7700,3500,300,*,UP,NDIF -S 5300,600,5300,3500,300,*,UP,NDIF -S 5600,400,5600,3700,100,*,UP,NTRANS -S 5900,600,5900,3500,200,*,UP,NDIF -S 6200,400,6200,3700,100,*,UP,NTRANS -S 6800,400,6800,3700,100,*,UP,NTRANS -S 10400,400,10400,3700,100,*,UP,NTRANS -S 9500,600,9500,3500,200,*,UP,NDIF -S 8900,600,8900,3500,300,*,UP,NDIF -S 8600,400,8600,3700,100,*,UP,NTRANS -S 10100,600,10100,3500,300,*,UP,NDIF -S 9200,400,9200,3700,100,*,UP,NTRANS -S 9800,400,9800,3700,100,*,UP,NTRANS -S 4100,600,4100,3500,200,*,UP,NDIF -S 4400,400,4400,3700,100,*,UP,NTRANS -S 4700,600,4700,3500,300,*,UP,NDIF -S 16100,5000,16100,12100,300,*,UP,ALU1 -S 16100,5000,16100,12100,300,*,UP,NTIE -S 13100,700,13100,3900,200,*,UP,ALU1 -S 11300,600,11300,4600,200,*,UP,ALU1 -S 11900,3900,13700,3900,200,*,RIGHT,ALU1 -S 13700,600,13700,3300,200,*,UP,ALU1 -S 12500,600,12500,3300,200,*,UP,ALU1 -S 11900,700,11900,3900,200,*,UP,ALU1 -S 13700,3900,13700,12900,200,*,UP,ALU1 -S 11300,5800,11300,12900,200,*,UP,ALU1 -S 11900,4600,11900,11400,200,*,UP,ALU1 -S 11300,4600,13200,4600,200,*,RIGHT,ALU1 -S 13100,4600,13100,11400,200,*,UP,ALU1 -S 16700,1500,16700,23300,300,*,UP,ALU1 -S 8600,5400,10400,5400,100,*,RIGHT,POLY -S 8600,3700,10400,3700,100,*,RIGHT,POLY -S 9500,4600,9500,5400,300,*,DOWN,POLY -S 10500,4500,11000,4500,100,*,LEFT,POLY -S 11000,4500,11000,5400,100,*,DOWN,POLY -S 7400,5100,9200,5100,300,*,RIGHT,NTIE -S 9800,5100,10700,5100,300,*,RIGHT,NTIE -S 10700,600,10700,3500,300,*,UP,NDIF -S 14900,5000,14900,12100,200,*,UP,ALU1 -S 11000,5400,14600,5400,100,*,RIGHT,POLY -S 15400,4000,16200,4000,300,*,LEFT,PTIE -S 5000,-200,15000,-200,300,*,RIGHT,ALU1 -S 14700,4500,15500,4500,300,*,LEFT,ALU1 -S 15400,5100,16200,5100,300,*,RIGHT,NTIE -S 9400,4600,10800,4600,200,*,LEFT,ALU1 -S 10400,3700,10400,4500,100,*,DOWN,POLY -S 10800,3900,10800,4600,200,*,UP,ALU1 -S 15200,8100,15200,12100,2000,*,DOWN,ALU1 -S 15200,8100,15200,12000,2000,*,DOWN,NTIE -S 15200,5500,15200,7800,100,*,UP,PTRANS -S 14600,5500,14600,7800,100,*,UP,PTRANS -S 14900,5700,14900,7600,300,*,UP,PDIF -S 15500,5700,15500,7600,300,*,UP,PDIF -S 14300,5700,14300,7600,300,*,UP,PDIF -S 15500,2800,15500,7500,200,*,UP,ALU1 -S 14300,2700,14300,7500,200,*,UP,ALU1 -S 3400,28000,3400,28800,100,*,UP,ALU1 -S 3800,24200,3800,29300,800,*,UP,ALU1 -S 6400,23100,6400,23800,200,*,UP,ALU1 -S 3800,13500,3800,22600,800,*,UP,ALU1 -S 3400,24300,4200,24300,300,*,RIGHT,PTIE -S 3500,24200,3500,28800,300,*,UP,PTIE -S 3400,28700,4200,28700,300,*,RIGHT,PTIE -S 3500,22500,4100,22500,300,*,RIGHT,NTIE -S 3500,13600,3500,22600,300,*,UP,NTIE -S 3500,13600,4100,13600,300,*,RIGHT,NTIE -S 4100,14100,4100,22000,300,*,UP,PDIF -S 4100,24900,4100,28200,300,*,UP,NDIF -S 3700,13400,3700,22700,800,*,UP,NWELL -S 5900,12500,5900,12900,300,*,UP,ALU1 -S 11700,24200,11700,29300,600,*,UP,ALU1 -S 11300,28900,11300,29300,300,*,UP,ALU1 -S 11400,24300,12000,24300,300,*,RIGHT,PTIE -S 11500,28700,12000,28700,300,*,RIGHT,PTIE -S 11900,24200,11900,28800,300,*,UP,PTIE -S 4600,29600,10800,29600,900,*,RIGHT,ALU1 -S 11700,13500,11700,22600,600,*,UP,ALU1 -S 11500,22500,12000,22500,300,*,RIGHT,NTIE -S 11900,13600,11900,22600,300,*,UP,NTIE -S 11500,13600,12000,13600,300,*,RIGHT,NTIE -S 11800,13400,11800,22700,600,*,UP,NWELL -S 6400,13000,13800,13000,200,*,RIGHT,ALU1 -S 6400,13100,13800,13100,200,*,RIGHT,ALU1 -S 6400,23200,16700,23200,300,*,RIGHT,ALU2 -S 3300,5700,3300,9300,300,*,DOWN,ALU1 -S 3100,9200,3100,9400,200,*,DOWN,ALU1 -S 2500,8800,2500,9700,500,*,DOWN,ALU1 -S 2700,9800,2700,10900,1500,*,UP,ALU1 -S 2100,5000,2100,12100,300,*,DOWN,ALU1 -S 2400,5000,2400,8700,900,*,UP,ALU1 -S 3300,9700,3300,12000,300,*,UP,NTIE -S 3300,5000,3300,9100,300,*,UP,NTIE -S 3500,8900,3500,9900,300,*,UP,NTIE -S 2700,5100,2700,6400,1100,*,DOWN,NTIE -S 2000,5100,4000,5100,300,*,RIGHT,NTIE -S 2100,5000,2100,12100,300,*,UP,NTIE -S 2000,12000,16200,12000,300,*,RIGHT,NTIE -S 2700,11300,2700,12600,200,*,UP,ALU1 -S 2700,12600,6000,12600,300,*,RIGHT,ALU1 -S 3200,12000,6100,12000,300,*,RIGHT,ALU1 -S 3300,10900,3300,12100,300,*,DOWN,ALU1 -S 2000,5100,4100,5100,300,*,LEFT,ALU1 -S 4100,600,4100,3500,300,*,UP,NDIF -S 3500,-300,3500,4100,300,*,UP,ALU1 -S 3500,-300,3500,4100,300,*,UP,PTIE -S 3400,-200,15000,-200,300,*,RIGHT,PTIE -S 3400,4000,4200,4000,300,*,RIGHT,PTIE -S 5900,13000,5900,14300,300,*,DOWN,ALU1 -S 6500,13500,6500,22600,300,*,UP,ALU1 -S 4200,13600,5400,13600,300,*,RIGHT,ALU1 -S 5900,13100,5900,13900,200,*,UP,POLY -S 4200,22500,6600,22500,300,*,RIGHT,NTIE -S 5900,23800,6400,23800,300,*,RIGHT,POLY -S 5900,23800,5900,24600,200,*,UP,POLY -S 4400,24600,6200,24600,100,*,RIGHT,POLY -S 6200,24300,6600,24300,300,*,RIGHT,PTIE -S 4200,24300,5600,24300,300,*,RIGHT,PTIE -S 5900,23700,5900,23900,200,*,DOWN,POLY -S 4400,13900,6200,13900,100,*,RIGHT,POLY -S 6200,13600,6600,13600,300,*,RIGHT,NTIE -S 4200,13600,5600,13600,300,*,RIGHT,NTIE -S 5500,13400,5500,22700,2800,*,UP,NWELL -S 6200,13900,6200,22200,100,*,UP,PTRANS -S 5600,13900,5600,22200,100,*,UP,PTRANS -S 5000,13900,5000,22200,100,*,UP,PTRANS -S 5300,13800,5300,22600,300,*,UP,ALU1 -S 4400,13900,4400,22200,100,*,UP,PTRANS -S 4700,14100,4700,22000,200,*,UP,PDIF -S 5300,14100,5300,22000,200,*,UP,PDIF -S 5900,14100,5900,22000,200,*,UP,PDIF -S 6500,14100,6500,22000,300,*,UP,PDIF -S 4200,28700,6600,28700,300,*,RIGHT,PTIE -S 6200,24600,6200,28400,100,*,UP,NTRANS -S 5600,24600,5600,28400,100,*,UP,NTRANS -S 5000,24600,5000,28400,100,*,UP,NTRANS -S 4400,24600,4400,28400,100,*,UP,NTRANS -S 4700,24800,4700,28200,300,*,UP,NDIF -S 5300,24800,5300,28200,300,*,UP,NDIF -S 5900,24800,5900,28200,300,*,UP,NDIF -S 6500,24800,6500,28200,300,*,UP,NDIF -S 6500,24200,6500,28800,300,*,UP,ALU1 -S 5300,23700,5300,28800,300,*,UP,ALU1 -S 5900,14200,5900,29100,300,*,UP,ALU1 -S 4700,14200,4700,29100,300,*,UP,ALU1 -S 5900,13100,6500,13100,200,*,RIGHT,POLY -S 6400,13500,6400,13700,200,*,DOWN,ALU1 -S 7100,14200,7100,29100,300,*,UP,ALU1 -S 8300,14200,8300,29100,300,*,UP,ALU1 -S 7700,23700,7700,28800,300,*,UP,ALU1 -S 8900,24200,8900,28800,300,*,UP,ALU1 -S 8900,24800,8900,28200,300,*,UP,NDIF -S 8300,24800,8300,28200,300,*,UP,NDIF -S 7700,24800,7700,28200,300,*,UP,NDIF -S 7100,24800,7100,28200,300,*,UP,NDIF -S 6800,24600,6800,28400,100,*,UP,NTRANS -S 7400,24600,7400,28400,100,*,UP,NTRANS -S 8000,24600,8000,28400,100,*,UP,NTRANS -S 8600,24600,8600,28400,100,*,UP,NTRANS -S 6600,28700,9000,28700,300,*,RIGHT,PTIE -S 8900,14100,8900,22000,300,*,UP,PDIF -S 8300,14100,8300,22000,200,*,UP,PDIF -S 7700,14100,7700,22000,200,*,UP,PDIF -S 7100,14100,7100,22000,200,*,UP,PDIF -S 6800,13900,6800,22200,100,*,UP,PTRANS -S 7700,13800,7700,22600,300,*,UP,ALU1 -S 7400,13900,7400,22200,100,*,UP,PTRANS -S 8000,13900,8000,22200,100,*,UP,PTRANS -S 8600,13900,8600,22200,100,*,UP,PTRANS -S 7900,13400,7900,22700,2800,*,UP,NWELL -S 8900,13800,8900,22600,300,*,UP,ALU1 -S 6600,13600,8000,13600,300,*,RIGHT,NTIE -S 8600,13600,9000,13600,300,*,RIGHT,NTIE -S 8300,13300,8300,13900,200,*,UP,POLY -S 6800,13900,8600,13900,100,*,RIGHT,POLY -S 6600,13600,8000,13600,300,*,RIGHT,ALU1 -S 8600,13600,9000,13600,300,*,RIGHT,ALU1 -S 8300,23700,8300,23900,200,*,DOWN,POLY -S 6600,24300,8000,24300,300,*,RIGHT,PTIE -S 8600,24300,9000,24300,300,*,RIGHT,PTIE -S 6800,24600,8600,24600,100,*,RIGHT,POLY -S 8300,23800,8300,24600,200,*,UP,POLY -S 8300,23800,8800,23800,300,*,RIGHT,POLY -S 8800,23200,8800,23800,200,*,UP,ALU1 -S 6600,22500,9000,22500,300,*,RIGHT,NTIE -S 9500,14200,9500,29100,300,*,UP,ALU1 -S 10700,14200,10700,29100,300,*,UP,ALU1 -S 10100,23700,10100,28800,300,*,UP,ALU1 -S 11300,24200,11300,28800,300,*,UP,ALU1 -S 11300,24800,11300,28200,300,*,UP,NDIF -S 10700,24800,10700,28200,300,*,UP,NDIF -S 10100,24800,10100,28200,300,*,UP,NDIF -S 9500,24800,9500,28200,300,*,UP,NDIF -S 9200,24600,9200,28400,100,*,UP,NTRANS -S 9800,24600,9800,28400,100,*,UP,NTRANS -S 10400,24600,10400,28400,100,*,UP,NTRANS -S 11000,24600,11000,28400,100,*,UP,NTRANS -S 9000,28700,11400,28700,300,*,RIGHT,PTIE -S 11300,14100,11300,22000,300,*,UP,PDIF -S 10700,14100,10700,22000,200,*,UP,PDIF -S 10100,14100,10100,22000,200,*,UP,PDIF -S 9500,14100,9500,22000,200,*,UP,PDIF -S 9200,13900,9200,22200,100,*,UP,PTRANS -S 10100,13800,10100,22600,300,*,UP,ALU1 -S 9800,13900,9800,22200,100,*,UP,PTRANS -S 10400,13900,10400,22200,100,*,UP,PTRANS -S 11000,13900,11000,22200,100,*,UP,PTRANS -S 10300,13400,10300,22700,2800,*,UP,NWELL -S 11300,13800,11300,22600,300,*,UP,ALU1 -S 9000,13600,10400,13600,300,*,RIGHT,NTIE -S 11000,13600,11400,13600,300,*,RIGHT,NTIE -S 10700,13300,10700,13900,200,*,UP,POLY -S 9200,13900,11000,13900,100,*,RIGHT,POLY -S 9000,13600,10400,13600,300,*,RIGHT,ALU1 -S 11000,13600,11400,13600,300,*,RIGHT,ALU1 -S 10700,23700,10700,23900,200,*,DOWN,POLY -S 9000,24300,10400,24300,300,*,RIGHT,PTIE -S 11000,24300,11400,24300,300,*,RIGHT,PTIE -S 9200,24600,11000,24600,100,*,RIGHT,POLY -S 10700,23800,10700,24600,200,*,UP,POLY -S 10700,23800,11200,23800,300,*,RIGHT,POLY -S 11200,23200,11200,23800,200,*,UP,ALU1 -S 9000,22500,11400,22500,300,*,RIGHT,NTIE -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -V 15500,7000,CONT_DIF_P -V 14900,6200,CONT_DIF_P -V 14900,5800,CONT_DIF_P -V 14900,6600,CONT_DIF_P -V 14900,7000,CONT_DIF_P -V 14300,7000,CONT_DIF_P -V 14300,6600,CONT_DIF_P -V 14300,6200,CONT_DIF_P -V 14300,5800,CONT_DIF_P -V 15500,6600,CONT_DIF_P -V 15500,5800,CONT_DIF_P -V 15500,6200,CONT_DIF_P -V 14500,12000,CONT_BODY_N -V 14500,11200,CONT_BODY_N -V 14500,10800,CONT_BODY_N -V 14500,8300,CONT_BODY_N -V 14500,10400,CONT_BODY_N -V 14500,11600,CONT_BODY_N -V 14500,9100,CONT_BODY_N -V 14500,9500,CONT_BODY_N -V 14500,10000,CONT_VIA -V 14500,8700,CONT_VIA -V 14900,9100,CONT_BODY_N -V 14900,11600,CONT_BODY_N -V 14900,10400,CONT_BODY_N -V 14900,8300,CONT_BODY_N -V 14900,10800,CONT_BODY_N -V 14900,11200,CONT_BODY_N -V 14900,12000,CONT_BODY_N -V 14900,9500,CONT_BODY_N -V 14900,8700,CONT_VIA -V 14900,10000,CONT_VIA -V 15300,11200,CONT_BODY_N -V 15300,10800,CONT_BODY_N -V 15300,8300,CONT_BODY_N -V 15300,10400,CONT_BODY_N -V 15300,11600,CONT_BODY_N -V 15300,9100,CONT_BODY_N -V 15300,9500,CONT_BODY_N -V 15300,12000,CONT_BODY_N -V 15300,10000,CONT_VIA -V 15300,8700,CONT_VIA -V 15700,11600,CONT_BODY_N -V 15700,10400,CONT_BODY_N -V 15700,8300,CONT_BODY_N -V 15700,10800,CONT_BODY_N -V 15700,11200,CONT_BODY_N -V 15700,12000,CONT_BODY_N -V 15700,9500,CONT_BODY_N -V 15700,9100,CONT_BODY_N -V 15700,8700,CONT_VIA -V 15700,10000,CONT_VIA -V 14900,200,CONT_BODY_P -V 14400,200,CONT_BODY_P -V 14900,600,CONT_BODY_P -V 14400,600,CONT_BODY_P -V 14900,1000,CONT_BODY_P -V 14400,1000,CONT_BODY_P -V 14900,1400,CONT_BODY_P -V 14400,1400,CONT_BODY_P -V 14400,1800,CONT_BODY_P -V 14900,1800,CONT_BODY_P -V 14300,2700,CONT_DIF_N -V 15500,2800,CONT_DIF_N -V 15500,3400,CONT_DIF_N -V 15400,2300,CONT_POLY -V 12500,6600,CONT_DIF_P -V 12500,7000,CONT_DIF_P -V 12500,6200,CONT_DIF_P -V 12500,7400,CONT_DIF_P -V 12500,5800,CONT_DIF_P -V 11400,5100,CONT_BODY_N -V 14200,3800,CONT_POLY -V 9100,4000,CONT_BODY_P -V 9600,4000,CONT_BODY_P -V 10000,4000,CONT_BODY_P -V 16300,1600,CONT_VIA -V 16100,23200,CONT_VIA -V 16700,23200,CONT_VIA -V 7100,10200,CONT_VIA -V 7100,9000,CONT_VIA -V 8900,1600,CONT_VIA -V 10100,1600,CONT_VIA -V 8300,3500,CONT_VIA -V 5900,7400,CONT_VIA -V 5900,6600,CONT_VIA -V 8300,7400,CONT_VIA -V 8300,9000,CONT_VIA -V 8300,10200,CONT_VIA -V 8300,6600,CONT_VIA -V 8300,2300,CONT_VIA -V 7100,6600,CONT_VIA -V 10700,6600,CONT_VIA -V 10700,2300,CONT_VIA -V 7100,7400,CONT_VIA -V 7100,2300,CONT_VIA -V 5900,2300,CONT_VIA -V 5900,3500,CONT_VIA -V 5900,10200,CONT_VIA -V 5900,9000,CONT_VIA -V 7700,1600,CONT_VIA -V 9500,9000,CONT_VIA -V 9500,7400,CONT_VIA -V 9500,2300,CONT_VIA -V 10700,7400,CONT_VIA -V 10700,9000,CONT_VIA -V 10700,10200,CONT_VIA -V 4100,2300,CONT_VIA -V 4100,6600,CONT_VIA -V 4100,7400,CONT_VIA -V 4100,9000,CONT_VIA -V 4100,10200,CONT_VIA -V 4100,3500,CONT_VIA -V 9500,6600,CONT_VIA -V 9500,10200,CONT_VIA -V 6500,1600,CONT_VIA -V 4600,-700,CONT_VIA -V 4800,5300,CONT_POLY -V 4600,300,CONT_POLY -V 7100,4600,CONT_POLY -V 5900,4000,CONT_BODY_P -V 8300,4000,CONT_BODY_P -V 4100,4000,CONT_BODY_P -V 7500,4000,CONT_BODY_P -V 8700,4000,CONT_BODY_P -V 7900,4000,CONT_BODY_P -V 6700,4000,CONT_BODY_P -V 6300,4000,CONT_BODY_P -V 5900,-200,CONT_BODY_P -V 7100,-200,CONT_BODY_P -V 12100,-200,CONT_BODY_P -V 11700,-200,CONT_BODY_P -V 8300,-200,CONT_BODY_P -V 10700,-200,CONT_BODY_P -V 9500,-200,CONT_BODY_P -V 4100,-200,CONT_BODY_P -V 9900,-200,CONT_BODY_P -V 10300,-200,CONT_BODY_P -V 13700,-200,CONT_BODY_P -V 13300,-200,CONT_BODY_P -V 14100,-200,CONT_BODY_P -V 14500,-200,CONT_BODY_P -V 12500,-200,CONT_BODY_P -V 12900,-200,CONT_BODY_P -V 5100,-200,CONT_BODY_P -V 5500,-200,CONT_BODY_P -V 6300,-200,CONT_BODY_P -V 6700,-200,CONT_BODY_P -V 7500,-200,CONT_BODY_P -V 7900,-200,CONT_BODY_P -V 9100,-200,CONT_BODY_P -V 8700,-200,CONT_BODY_P -V 6000,12000,CONT_BODY_N -V 5900,5100,CONT_BODY_N -V 8300,5100,CONT_BODY_N -V 6700,5100,CONT_BODY_N -V 6300,5100,CONT_BODY_N -V 7100,12000,CONT_BODY_N -V 10700,5100,CONT_BODY_N -V 9100,5100,CONT_BODY_N -V 8700,5100,CONT_BODY_N -V 4100,5100,CONT_BODY_N -V 4500,12000,CONT_BODY_N -V 8300,12000,CONT_BODY_N -V 9500,12000,CONT_BODY_N -V 5500,12000,CONT_BODY_N -V 5000,12000,CONT_BODY_N -V 4100,12000,CONT_BODY_N -V 7900,5100,CONT_BODY_N -V 7500,5100,CONT_BODY_N -V 9900,5100,CONT_BODY_N -V 10300,5100,CONT_BODY_N -V 7700,11400,CONT_DIF_P -V 7700,8600,CONT_DIF_P -V 7700,8200,CONT_DIF_P -V 7700,5800,CONT_DIF_P -V 7700,11000,CONT_DIF_P -V 7700,10600,CONT_DIF_P -V 7700,9000,CONT_DIF_P -V 7700,10200,CONT_DIF_P -V 7700,7000,CONT_DIF_P -V 7700,6600,CONT_DIF_P -V 7700,9800,CONT_DIF_P -V 7700,9400,CONT_DIF_P -V 7700,6200,CONT_DIF_P -V 6500,6200,CONT_DIF_P -V 7700,7400,CONT_DIF_P -V 6500,11400,CONT_DIF_P -V 6500,8600,CONT_DIF_P -V 6500,8200,CONT_DIF_P -V 6500,5800,CONT_DIF_P -V 6500,11000,CONT_DIF_P -V 6500,10600,CONT_DIF_P -V 8300,7800,CONT_DIF_P -V 7700,7800,CONT_DIF_P -V 6500,7800,CONT_DIF_P -V 6500,10200,CONT_DIF_P -V 6500,7000,CONT_DIF_P -V 6500,6600,CONT_DIF_P -V 6500,9800,CONT_DIF_P -V 6500,9400,CONT_DIF_P -V 8300,11400,CONT_DIF_P -V 6500,7400,CONT_DIF_P -V 8300,6200,CONT_DIF_P -V 8300,5800,CONT_DIF_P -V 8300,7000,CONT_DIF_P -V 8300,9800,CONT_DIF_P -V 8300,10600,CONT_DIF_P -V 8300,11000,CONT_DIF_P -V 7100,8600,CONT_DIF_P -V 6500,9000,CONT_DIF_P -V 7100,8200,CONT_DIF_P -V 7100,7800,CONT_DIF_P -V 7100,11000,CONT_DIF_P -V 7100,10600,CONT_DIF_P -V 8300,9400,CONT_DIF_P -V 8300,8200,CONT_DIF_P -V 5900,5800,CONT_DIF_P -V 8300,8600,CONT_DIF_P -V 5900,6200,CONT_DIF_P -V 7100,9400,CONT_DIF_P -V 7100,9800,CONT_DIF_P -V 7100,7000,CONT_DIF_P -V 7100,5800,CONT_DIF_P -V 7100,6200,CONT_DIF_P -V 5900,10600,CONT_DIF_P -V 7100,11400,CONT_DIF_P -V 5900,11400,CONT_DIF_P -V 5900,8200,CONT_DIF_P -V 5900,7800,CONT_DIF_P -V 5900,11000,CONT_DIF_P -V 5900,9800,CONT_DIF_P -V 5900,9400,CONT_DIF_P -V 5300,11000,CONT_DIF_P -V 5900,7000,CONT_DIF_P -V 5300,10200,CONT_DIF_P -V 5300,7800,CONT_DIF_P -V 5300,7000,CONT_DIF_P -V 5300,6600,CONT_DIF_P -V 5300,9800,CONT_DIF_P -V 5300,9400,CONT_DIF_P -V 5300,10600,CONT_DIF_P -V 5900,8600,CONT_DIF_P -V 5300,7400,CONT_DIF_P -V 5300,11400,CONT_DIF_P -V 5300,8600,CONT_DIF_P -V 5300,8200,CONT_DIF_P -V 5300,5800,CONT_DIF_P -V 9500,11000,CONT_DIF_P -V 9500,9400,CONT_DIF_P -V 5300,9000,CONT_DIF_P -V 10700,7000,CONT_DIF_P -V 9500,7000,CONT_DIF_P -V 9500,5800,CONT_DIF_P -V 9500,6200,CONT_DIF_P -V 9500,8600,CONT_DIF_P -V 9500,11400,CONT_DIF_P -V 9500,8200,CONT_DIF_P -V 5300,6200,CONT_DIF_P -V 8900,7000,CONT_DIF_P -V 9500,10600,CONT_DIF_P -V 10700,9400,CONT_DIF_P -V 10700,8200,CONT_DIF_P -V 10700,11400,CONT_DIF_P -V 10700,8600,CONT_DIF_P -V 10700,6200,CONT_DIF_P -V 9500,9800,CONT_DIF_P -V 8900,8200,CONT_DIF_P -V 10700,9800,CONT_DIF_P -V 10700,10600,CONT_DIF_P -V 10700,11000,CONT_DIF_P -V 10700,7800,CONT_DIF_P -V 8900,9000,CONT_DIF_P -V 8900,7800,CONT_DIF_P -V 9500,7800,CONT_DIF_P -V 10100,6600,CONT_DIF_P -V 8900,6600,CONT_DIF_P -V 8900,9800,CONT_DIF_P -V 8900,9400,CONT_DIF_P -V 8900,6200,CONT_DIF_P -V 8900,7400,CONT_DIF_P -V 8900,11400,CONT_DIF_P -V 10700,5800,CONT_DIF_P -V 10100,5800,CONT_DIF_P -V 8900,5800,CONT_DIF_P -V 8900,11000,CONT_DIF_P -V 8900,10600,CONT_DIF_P -V 10100,9000,CONT_DIF_P -V 10100,7800,CONT_DIF_P -V 10100,10200,CONT_DIF_P -V 8900,10200,CONT_DIF_P -V 10100,10600,CONT_DIF_P -V 10100,9800,CONT_DIF_P -V 10100,9400,CONT_DIF_P -V 10100,6200,CONT_DIF_P -V 10100,7400,CONT_DIF_P -V 10100,11400,CONT_DIF_P -V 10100,8600,CONT_DIF_P -V 8900,8600,CONT_DIF_P -V 10100,7000,CONT_DIF_P -V 10100,8200,CONT_DIF_P -V 4700,6200,CONT_DIF_P -V 4700,7400,CONT_DIF_P -V 4700,11400,CONT_DIF_P -V 4700,8600,CONT_DIF_P -V 4700,9000,CONT_DIF_P -V 4700,7800,CONT_DIF_P -V 4700,7000,CONT_DIF_P -V 10100,11000,CONT_DIF_P -V 4700,5800,CONT_DIF_P -V 4700,8200,CONT_DIF_P -V 4700,11000,CONT_DIF_P -V 4700,6600,CONT_DIF_P -V 4700,10600,CONT_DIF_P -V 4700,9800,CONT_DIF_P -V 4700,10200,CONT_DIF_P -V 4700,9400,CONT_DIF_P -V 4100,6200,CONT_DIF_P -V 4100,7000,CONT_DIF_P -V 4100,5800,CONT_DIF_P -V 4100,9800,CONT_DIF_P -V 4100,11000,CONT_DIF_P -V 4100,8200,CONT_DIF_P -V 4100,11400,CONT_DIF_P -V 4100,8600,CONT_DIF_P -V 4100,10600,CONT_DIF_P -V 4100,9400,CONT_DIF_P -V 4100,7800,CONT_DIF_P -V 7700,2100,CONT_DIF_N -V 7100,700,CONT_DIF_N -V 7700,2500,CONT_DIF_N -V 7100,3300,CONT_DIF_N -V 7100,2800,CONT_DIF_N -V 6500,2900,CONT_DIF_N -V 8300,1100,CONT_DIF_N -V 8300,1500,CONT_DIF_N -V 5900,700,CONT_DIF_N -V 6500,3300,CONT_DIF_N -V 6500,2100,CONT_DIF_N -V 6500,2500,CONT_DIF_N -V 7700,2900,CONT_DIF_N -V 7700,3300,CONT_DIF_N -V 7100,1500,CONT_DIF_N -V 7100,1100,CONT_DIF_N -V 5300,2500,CONT_DIF_N -V 7100,1900,CONT_DIF_N -V 8300,1900,CONT_DIF_N -V 8300,2700,CONT_DIF_N -V 8300,3100,CONT_DIF_N -V 8300,700,CONT_DIF_N -V 5300,3300,CONT_DIF_N -V 10700,1100,CONT_DIF_N -V 9500,1500,CONT_DIF_N -V 5900,1100,CONT_DIF_N -V 5900,1500,CONT_DIF_N -V 5900,1900,CONT_DIF_N -V 5900,2700,CONT_DIF_N -V 5900,3100,CONT_DIF_N -V 10700,2700,CONT_DIF_N -V 10700,3100,CONT_DIF_N -V 10700,700,CONT_DIF_N -V 5300,2100,CONT_DIF_N -V 5300,1700,CONT_DIF_N -V 5300,1300,CONT_DIF_N -V 5300,900,CONT_DIF_N -V 5300,2900,CONT_DIF_N -V 8900,2500,CONT_DIF_N -V 7700,700,CONT_DIF_N -V 8900,1200,CONT_DIF_N -V 10100,2900,CONT_DIF_N -V 9500,1100,CONT_DIF_N -V 9500,700,CONT_DIF_N -V 9500,1900,CONT_DIF_N -V 10700,1900,CONT_DIF_N -V 10100,700,CONT_DIF_N -V 8900,700,CONT_DIF_N -V 9500,3300,CONT_DIF_N -V 10700,1500,CONT_DIF_N -V 8900,2900,CONT_DIF_N -V 8900,3300,CONT_DIF_N -V 8900,2100,CONT_DIF_N -V 9500,2800,CONT_DIF_N -V 10100,3300,CONT_DIF_N -V 10100,2100,CONT_DIF_N -V 10100,2500,CONT_DIF_N -V 10100,1200,CONT_DIF_N -V 4700,1300,CONT_DIF_N -V 4700,900,CONT_DIF_N -V 4700,2500,CONT_DIF_N -V 4700,2100,CONT_DIF_N -V 4700,2900,CONT_DIF_N -V 4700,3300,CONT_DIF_N -V 4700,1700,CONT_DIF_N -V 4100,1500,CONT_DIF_N -V 4100,1100,CONT_DIF_N -V 7700,1200,CONT_DIF_N -V 4100,700,CONT_DIF_N -V 4100,3100,CONT_DIF_N -V 4100,2700,CONT_DIF_N -V 4100,1900,CONT_DIF_N -V 6500,700,CONT_DIF_N -V 6500,1200,CONT_DIF_N -V 16100,7500,CONT_VIA -V 16100,8700,CONT_VIA -V 16100,6700,CONT_VIA -V 16100,10000,CONT_VIA -V 16100,5500,CONT_BODY_N -V 16100,9100,CONT_BODY_N -V 16100,8300,CONT_BODY_N -V 16100,10800,CONT_BODY_N -V 16100,7100,CONT_BODY_N -V 16100,11200,CONT_BODY_N -V 16100,6300,CONT_BODY_N -V 16100,5900,CONT_BODY_N -V 16100,12000,CONT_BODY_N -V 16100,9500,CONT_BODY_N -V 16100,11600,CONT_BODY_N -V 16100,7900,CONT_BODY_N -V 16100,10400,CONT_BODY_N -V 16100,5100,CONT_BODY_N -V 13700,1600,CONT_VIA -V 12500,1600,CONT_VIA -V 11300,1600,CONT_VIA -V 11900,9400,CONT_DIF_P -V 11900,7000,CONT_DIF_P -V 11900,5800,CONT_DIF_P -V 11900,6200,CONT_DIF_P -V 11900,8600,CONT_DIF_P -V 11900,11400,CONT_DIF_P -V 11900,8200,CONT_DIF_P -V 11900,7800,CONT_DIF_P -V 11900,10600,CONT_DIF_P -V 11300,9000,CONT_DIF_P -V 11300,7800,CONT_DIF_P -V 11300,10200,CONT_DIF_P -V 11300,7000,CONT_DIF_P -V 11300,6600,CONT_DIF_P -V 11300,9800,CONT_DIF_P -V 11900,9800,CONT_DIF_P -V 11300,6200,CONT_DIF_P -V 11300,7400,CONT_DIF_P -V 11300,11400,CONT_DIF_P -V 11300,8600,CONT_DIF_P -V 11300,8200,CONT_DIF_P -V 11300,5800,CONT_DIF_P -V 11300,11000,CONT_DIF_P -V 11900,11000,CONT_DIF_P -V 13100,9800,CONT_DIF_P -V 13100,9400,CONT_DIF_P -V 13100,8600,CONT_DIF_P -V 13100,6200,CONT_DIF_P -V 13100,5800,CONT_DIF_P -V 13100,7000,CONT_DIF_P -V 12500,10200,CONT_DIF_P -V 11300,9400,CONT_DIF_P -V 12500,9000,CONT_DIF_P -V 13100,10600,CONT_DIF_P -V 13100,11000,CONT_DIF_P -V 13100,7800,CONT_DIF_P -V 13100,8200,CONT_DIF_P -V 13100,11400,CONT_DIF_P -V 12500,8600,CONT_DIF_P -V 11300,10600,CONT_DIF_P -V 12500,9400,CONT_DIF_P -V 12500,9800,CONT_DIF_P -V 12500,10600,CONT_DIF_P -V 12500,7800,CONT_DIF_P -V 12500,8200,CONT_DIF_P -V 13700,10200,CONT_DIF_P -V 13700,7800,CONT_DIF_P -V 13700,9000,CONT_DIF_P -V 13700,8600,CONT_DIF_P -V 13700,11400,CONT_DIF_P -V 12500,11400,CONT_DIF_P -V 13700,6200,CONT_DIF_P -V 13700,9400,CONT_DIF_P -V 13700,9800,CONT_DIF_P -V 13700,6600,CONT_DIF_P -V 13700,7000,CONT_DIF_P -V 13700,10600,CONT_DIF_P -V 13700,11000,CONT_DIF_P -V 12500,11000,CONT_DIF_P -V 13700,8200,CONT_DIF_P -V 13100,10200,CONT_DIF_P -V 11900,10200,CONT_DIF_P -V 11900,9000,CONT_DIF_P -V 13100,9000,CONT_DIF_P -V 11900,7400,CONT_DIF_P -V 13100,7400,CONT_DIF_P -V 13700,7400,CONT_DIF_P -V 11900,6600,CONT_DIF_P -V 13100,6600,CONT_DIF_P -V 13700,5800,CONT_DIF_P -V 13700,700,CONT_DIF_N -V 13700,1200,CONT_DIF_N -V 12500,1200,CONT_DIF_N -V 11300,700,CONT_DIF_N -V 13700,2100,CONT_DIF_N -V 11900,1500,CONT_DIF_N -V 13700,3300,CONT_DIF_N -V 11900,1100,CONT_DIF_N -V 11900,700,CONT_DIF_N -V 11900,1900,CONT_DIF_N -V 11900,3300,CONT_DIF_N -V 11300,2900,CONT_DIF_N -V 11300,3300,CONT_DIF_N -V 11300,2100,CONT_DIF_N -V 11300,2500,CONT_DIF_N -V 11300,1200,CONT_DIF_N -V 11900,2800,CONT_DIF_N -V 13100,1500,CONT_DIF_N -V 13700,2900,CONT_DIF_N -V 12500,3300,CONT_DIF_N -V 12500,2900,CONT_DIF_N -V 13100,3300,CONT_DIF_N -V 13100,1900,CONT_DIF_N -V 13100,700,CONT_DIF_N -V 13100,1100,CONT_DIF_N -V 13700,2500,CONT_DIF_N -V 13100,2800,CONT_DIF_N -V 12500,700,CONT_DIF_N -V 12500,2500,CONT_DIF_N -V 12500,2100,CONT_DIF_N -V 13100,2300,CONT_DIF_N -V 11900,2300,CONT_DIF_N -V 16700,1600,CONT_VIA -V 9500,4600,CONT_POLY -V 14900,3500,CONT_VIA -V 14900,-200,CONT_BODY_P -V 14900,5100,CONT_BODY_N -V 14300,3300,CONT_DIF_N -V 14900,2700,CONT_DIF_N -V 14900,3100,CONT_DIF_N -V 16100,4000,CONT_BODY_P -V 16100,4000,CONT_BODY_P -V 16100,2800,CONT_BODY_P -V 16100,3200,CONT_BODY_P -V 16100,3600,CONT_VIA -V 16100,2400,CONT_VIA -V 14800,4500,CONT_POLY -V 10700,12000,CONT_BODY_N -V 15400,-700,CONT_VIA -V 11300,-200,CONT_BODY_P -V 10800,4000,CONT_POLY -V 14900,4000,CONT_BODY_P -V 14900,7500,CONT_DIF_P -V 15500,7500,CONT_DIF_P -V 14300,7500,CONT_DIF_P -V 3800,27500,CONT_VIA -V 3800,27900,CONT_VIA -V 3800,28300,CONT_VIA -V 3800,26300,CONT_VIA -V 3800,25500,CONT_VIA -V 3800,25100,CONT_VIA -V 3800,24700,CONT_VIA -V 3800,25900,CONT_VIA -V 3800,20400,CONT_VIA -V 3800,20800,CONT_VIA -V 3800,22500,CONT_VIA -V 3800,21200,CONT_VIA -V 3800,21600,CONT_VIA -V 3800,22000,CONT_VIA -V 3800,26700,CONT_VIA -V 3800,27100,CONT_VIA -V 4000,29200,CONT_VIA -V 3500,29200,CONT_VIA -V 6400,23200,CONT_VIA -V 3800,20000,CONT_VIA -V 3800,18400,CONT_VIA -V 3800,18800,CONT_VIA -V 3800,17200,CONT_VIA -V 3800,17600,CONT_VIA -V 3800,16800,CONT_VIA -V 3800,14400,CONT_VIA -V 3800,14800,CONT_VIA -V 3800,15200,CONT_VIA -V 3800,15600,CONT_VIA -V 3800,18000,CONT_VIA -V 3800,19200,CONT_VIA -V 3800,19600,CONT_VIA -V 3800,14000,CONT_VIA -V 3800,16400,CONT_VIA -V 3800,16000,CONT_VIA -V 3500,27900,CONT_BODY_P -V 3500,28300,CONT_BODY_P -V 3900,28700,CONT_BODY_P -V 3500,24300,CONT_BODY_P -V 3900,24300,CONT_BODY_P -V 3500,25500,CONT_BODY_P -V 3500,25100,CONT_BODY_P -V 3500,24700,CONT_BODY_P -V 3500,28700,CONT_BODY_P -V 3500,25900,CONT_BODY_P -V 3500,26300,CONT_BODY_P -V 3500,26700,CONT_BODY_P -V 3500,27100,CONT_BODY_P -V 3500,27500,CONT_BODY_P -V 3500,22500,CONT_BODY_N -V 4100,22500,CONT_BODY_N -V 3500,22000,CONT_BODY_N -V 3500,21600,CONT_BODY_N -V 3500,21200,CONT_BODY_N -V 3500,20800,CONT_BODY_N -V 3500,20400,CONT_BODY_N -V 3500,19200,CONT_BODY_N -V 3500,18800,CONT_BODY_N -V 3500,17200,CONT_BODY_N -V 3500,16400,CONT_BODY_N -V 3500,16000,CONT_BODY_N -V 3500,18000,CONT_BODY_N -V 3500,17600,CONT_BODY_N -V 3500,20000,CONT_BODY_N -V 3500,18400,CONT_BODY_N -V 3500,19600,CONT_BODY_N -V 3500,15600,CONT_BODY_N -V 3500,15200,CONT_BODY_N -V 3500,14800,CONT_BODY_N -V 3500,14400,CONT_BODY_N -V 3500,14000,CONT_BODY_N -V 4000,13600,CONT_BODY_N -V 3500,13600,CONT_BODY_N -V 3500,16800,CONT_BODY_N -V 4100,20300,CONT_DIF_P -V 4100,20700,CONT_DIF_P -V 4100,21100,CONT_DIF_P -V 4100,21500,CONT_DIF_P -V 4100,21900,CONT_DIF_P -V 4100,14300,CONT_DIF_P -V 4100,19900,CONT_DIF_P -V 4100,19500,CONT_DIF_P -V 4100,19100,CONT_DIF_P -V 4100,18700,CONT_DIF_P -V 4100,18300,CONT_DIF_P -V 4100,17500,CONT_DIF_P -V 4100,17900,CONT_DIF_P -V 4100,17100,CONT_DIF_P -V 4100,16700,CONT_DIF_P -V 4100,16300,CONT_DIF_P -V 4100,15900,CONT_DIF_P -V 4100,15500,CONT_DIF_P -V 4100,15100,CONT_DIF_P -V 4100,14700,CONT_DIF_P -V 4100,27300,CONT_DIF_N -V 4100,26100,CONT_DIF_N -V 4100,24900,CONT_DIF_N -V 4100,25300,CONT_DIF_N -V 4100,25700,CONT_DIF_N -V 4100,26500,CONT_DIF_N -V 4100,26900,CONT_DIF_N -V 4100,27700,CONT_DIF_N -V 4100,28100,CONT_DIF_N -V 11900,29200,CONT_VIA -V 11300,29200,CONT_VIA -V 11900,25900,CONT_VIA -V 11600,24300,CONT_VIA -V 11900,27900,CONT_VIA -V 11900,28300,CONT_BODY_P -V 11900,28700,CONT_BODY_P -V 11900,24300,CONT_BODY_P -V 11900,25500,CONT_BODY_P -V 11900,25100,CONT_BODY_P -V 11900,24700,CONT_BODY_P -V 11900,26300,CONT_BODY_P -V 11900,26700,CONT_BODY_P -V 11900,27100,CONT_BODY_P -V 11900,27500,CONT_BODY_P -V 11600,22500,CONT_VIA -V 11600,20700,CONT_VIA -V 11600,20300,CONT_VIA -V 11600,21900,CONT_VIA -V 11600,21500,CONT_VIA -V 11600,13900,CONT_VIA -V 11600,16700,CONT_VIA -V 11600,14700,CONT_VIA -V 11600,19500,CONT_VIA -V 11600,17900,CONT_VIA -V 11600,17100,CONT_VIA -V 11600,18300,CONT_VIA -V 11600,15500,CONT_VIA -V 11600,15900,CONT_VIA -V 11600,14300,CONT_VIA -V 11600,19100,CONT_VIA -V 11900,22000,CONT_BODY_N -V 11900,22500,CONT_BODY_N -V 11900,20400,CONT_BODY_N -V 11900,20800,CONT_BODY_N -V 11900,21200,CONT_BODY_N -V 11900,21600,CONT_BODY_N -V 11900,14800,CONT_BODY_N -V 11900,15200,CONT_BODY_N -V 11900,13600,CONT_BODY_N -V 11900,15600,CONT_BODY_N -V 11900,17200,CONT_BODY_N -V 11900,16800,CONT_BODY_N -V 11900,16000,CONT_BODY_N -V 11500,13600,CONT_BODY_N -V 11900,19200,CONT_BODY_N -V 11900,19600,CONT_BODY_N -V 11900,20000,CONT_BODY_N -V 11900,17600,CONT_BODY_N -V 11900,18000,CONT_BODY_N -V 11900,16400,CONT_BODY_N -V 11900,14000,CONT_BODY_N -V 11900,14400,CONT_BODY_N -V 11900,18400,CONT_BODY_N -V 11900,18800,CONT_BODY_N -V 3300,5800,CONT_VIA -V 3300,9900,CONT_VIA -V 2100,9800,CONT_VIA -V 2100,6600,CONT_VIA -V 3100,9400,CONT_POLY -V 3300,5100,CONT_BODY_N -V 2700,5100,CONT_BODY_N -V 2700,5500,CONT_BODY_N -V 2700,5900,CONT_BODY_N -V 2700,6300,CONT_BODY_N -V 3300,10300,CONT_BODY_N -V 3300,10700,CONT_BODY_N -V 2100,11600,CONT_BODY_N -V 2100,11200,CONT_BODY_N -V 2100,10800,CONT_BODY_N -V 2100,10400,CONT_BODY_N -V 2100,5100,CONT_BODY_N -V 2100,6300,CONT_BODY_N -V 2100,7000,CONT_BODY_N -V 2100,7400,CONT_BODY_N -V 2100,7800,CONT_BODY_N -V 2100,8200,CONT_BODY_N -V 2100,8600,CONT_BODY_N -V 2100,9000,CONT_BODY_N -V 2100,12000,CONT_BODY_N -V 2100,9400,CONT_BODY_N -V 2100,5500,CONT_BODY_N -V 2100,5900,CONT_BODY_N -V 2700,6900,CONT_DIF_P -V 2700,11300,CONT_DIF_P -V 3600,12000,CONT_BODY_N -V 3300,11500,CONT_BODY_N -V 3500,2300,CONT_VIA -V 3500,3500,CONT_VIA -V 3500,700,CONT_BODY_P -V 3500,1100,CONT_BODY_P -V 3500,1500,CONT_BODY_P -V 3500,1900,CONT_BODY_P -V 3500,2700,CONT_BODY_P -V 3500,3100,CONT_BODY_P -V 3500,4000,CONT_BODY_P -V 3500,300,CONT_BODY_P -V 3500,-200,CONT_BODY_P -V 4400,13600,CONT_BODY_N -V 5300,13600,CONT_VIA -V 4700,21900,CONT_DIF_P -V 5300,21900,CONT_DIF_P -V 5900,21900,CONT_DIF_P -V 6500,21900,CONT_DIF_P -V 5300,22500,CONT_BODY_N -V 6500,22500,CONT_BODY_N -V 5300,23800,CONT_VIA -V 6400,23800,CONT_POLY -V 6500,24300,CONT_BODY_P -V 5300,24300,CONT_BODY_P -V 6500,21500,CONT_DIF_P -V 5900,21500,CONT_DIF_P -V 5300,21500,CONT_DIF_P -V 4700,21500,CONT_DIF_P -V 5300,21100,CONT_VIA -V 6500,21100,CONT_VIA -V 5900,21100,CONT_DIF_P -V 4700,21100,CONT_DIF_P -V 4700,20700,CONT_DIF_P -V 5900,20700,CONT_DIF_P -V 6500,20700,CONT_DIF_P -V 5300,20700,CONT_DIF_P -V 6500,20300,CONT_DIF_P -V 5300,20300,CONT_DIF_P -V 5900,20300,CONT_DIF_P -V 4700,20300,CONT_DIF_P -V 6500,19900,CONT_VIA -V 5300,19900,CONT_VIA -V 5900,19900,CONT_DIF_P -V 4700,19900,CONT_DIF_P -V 6500,16300,CONT_VIA -V 6500,17500,CONT_VIA -V 6500,18700,CONT_VIA -V 5300,16300,CONT_VIA -V 5300,18700,CONT_VIA -V 5300,17500,CONT_VIA -V 6500,15100,CONT_VIA -V 5300,15100,CONT_VIA -V 5900,16700,CONT_DIF_P -V 6500,16700,CONT_DIF_P -V 6500,17100,CONT_DIF_P -V 6500,15900,CONT_DIF_P -V 5900,15900,CONT_DIF_P -V 5900,16300,CONT_DIF_P -V 6500,18300,CONT_DIF_P -V 6500,17900,CONT_DIF_P -V 5900,17900,CONT_DIF_P -V 5900,17100,CONT_DIF_P -V 5900,17500,CONT_DIF_P -V 5900,19500,CONT_DIF_P -V 6500,19100,CONT_DIF_P -V 5900,19100,CONT_DIF_P -V 5900,18700,CONT_DIF_P -V 5900,18300,CONT_DIF_P -V 6500,19500,CONT_DIF_P -V 6500,15500,CONT_DIF_P -V 5900,15500,CONT_DIF_P -V 5300,17100,CONT_DIF_P -V 5300,16700,CONT_DIF_P -V 4700,16700,CONT_DIF_P -V 4700,17100,CONT_DIF_P -V 4700,17500,CONT_DIF_P -V 5300,15900,CONT_DIF_P -V 4700,15900,CONT_DIF_P -V 4700,16300,CONT_DIF_P -V 5300,19500,CONT_DIF_P -V 5300,19100,CONT_DIF_P -V 4700,19100,CONT_DIF_P -V 4700,18700,CONT_DIF_P -V 5300,18300,CONT_DIF_P -V 4700,18300,CONT_DIF_P -V 5300,17900,CONT_DIF_P -V 4700,17900,CONT_DIF_P -V 4700,19500,CONT_DIF_P -V 4700,15500,CONT_DIF_P -V 5300,15500,CONT_DIF_P -V 5900,15100,CONT_DIF_P -V 6500,14700,CONT_DIF_P -V 5900,14700,CONT_DIF_P -V 6500,14300,CONT_DIF_P -V 5900,14300,CONT_DIF_P -V 4700,14300,CONT_DIF_P -V 4700,15100,CONT_DIF_P -V 5300,14700,CONT_DIF_P -V 4700,14700,CONT_DIF_P -V 5300,14300,CONT_DIF_P -V 5900,27400,CONT_DIF_N -V 5900,27000,CONT_DIF_N -V 5900,26600,CONT_DIF_N -V 5900,27800,CONT_DIF_N -V 5900,25000,CONT_DIF_N -V 5900,25400,CONT_DIF_N -V 5900,26200,CONT_DIF_N -V 5900,25800,CONT_DIF_N -V 4700,27000,CONT_DIF_N -V 4700,26600,CONT_DIF_N -V 4700,26200,CONT_DIF_N -V 4700,25800,CONT_DIF_N -V 4700,25400,CONT_DIF_N -V 4700,27800,CONT_DIF_N -V 4700,27400,CONT_DIF_N -V 4700,25000,CONT_DIF_N -V 4900,13600,CONT_BODY_N -V 5300,28700,CONT_BODY_P -V 6500,28700,CONT_BODY_P -V 5300,26100,CONT_VIA -V 5300,27700,CONT_VIA -V 5300,25700,CONT_DIF_N -V 5300,28100,CONT_DIF_N -V 5300,26500,CONT_DIF_N -V 5300,27300,CONT_DIF_N -V 5300,26900,CONT_DIF_N -V 5300,25300,CONT_DIF_N -V 5300,24900,CONT_VIA -V 6500,28100,CONT_VIA -V 6500,24900,CONT_VIA -V 6500,26500,CONT_VIA -V 6500,25300,CONT_DIF_N -V 6500,26900,CONT_DIF_N -V 6500,27300,CONT_DIF_N -V 6500,25700,CONT_DIF_N -V 6500,26100,CONT_DIF_N -V 6500,27700,CONT_DIF_N -V 6500,13100,CONT_POLY -V 6400,13600,CONT_BODY_N -V 8900,27700,CONT_DIF_N -V 8900,26100,CONT_DIF_N -V 8900,25700,CONT_DIF_N -V 8900,27300,CONT_DIF_N -V 8900,26900,CONT_DIF_N -V 8900,25300,CONT_DIF_N -V 8900,26500,CONT_VIA -V 8900,24900,CONT_VIA -V 8900,28100,CONT_VIA -V 7700,24900,CONT_VIA -V 7700,25300,CONT_DIF_N -V 7700,26900,CONT_DIF_N -V 7700,27300,CONT_DIF_N -V 7700,26500,CONT_DIF_N -V 7700,28100,CONT_DIF_N -V 7700,25700,CONT_DIF_N -V 7700,27700,CONT_VIA -V 7700,26100,CONT_VIA -V 8900,28700,CONT_BODY_P -V 7700,28700,CONT_BODY_P -V 6800,13600,CONT_BODY_N -V 7900,13600,CONT_BODY_N -V 7300,13600,CONT_BODY_N -V 8700,13600,CONT_BODY_N -V 8300,13100,CONT_POLY -V 7600,13600,CONT_VIA -V 7100,25000,CONT_DIF_N -V 7100,27400,CONT_DIF_N -V 7100,27800,CONT_DIF_N -V 7100,25400,CONT_DIF_N -V 7100,25800,CONT_DIF_N -V 7100,26200,CONT_DIF_N -V 7100,26600,CONT_DIF_N -V 7100,27000,CONT_DIF_N -V 8300,25800,CONT_DIF_N -V 8300,26200,CONT_DIF_N -V 8300,25400,CONT_DIF_N -V 8300,25000,CONT_DIF_N -V 8300,27800,CONT_DIF_N -V 8300,26600,CONT_DIF_N -V 8300,27000,CONT_DIF_N -V 8300,27400,CONT_DIF_N -V 7700,14300,CONT_DIF_P -V 7100,14700,CONT_DIF_P -V 7700,14700,CONT_DIF_P -V 7100,15100,CONT_DIF_P -V 7100,14300,CONT_DIF_P -V 8300,14300,CONT_DIF_P -V 8900,14300,CONT_DIF_P -V 8300,14700,CONT_DIF_P -V 8900,14700,CONT_DIF_P -V 8300,15100,CONT_DIF_P -V 7700,15500,CONT_DIF_P -V 7100,15500,CONT_DIF_P -V 7100,19500,CONT_DIF_P -V 7100,17900,CONT_DIF_P -V 7700,17900,CONT_DIF_P -V 7100,18300,CONT_DIF_P -V 7700,18300,CONT_DIF_P -V 7100,18700,CONT_DIF_P -V 7100,19100,CONT_DIF_P -V 7700,19100,CONT_DIF_P -V 7700,19500,CONT_DIF_P -V 7100,16300,CONT_DIF_P -V 7100,15900,CONT_DIF_P -V 7700,15900,CONT_DIF_P -V 7100,17500,CONT_DIF_P -V 7100,17100,CONT_DIF_P -V 7100,16700,CONT_DIF_P -V 7700,16700,CONT_DIF_P -V 7700,17100,CONT_DIF_P -V 8300,15500,CONT_DIF_P -V 8900,15500,CONT_DIF_P -V 8900,19500,CONT_DIF_P -V 8300,18300,CONT_DIF_P -V 8300,18700,CONT_DIF_P -V 8300,19100,CONT_DIF_P -V 8900,19100,CONT_DIF_P -V 8300,19500,CONT_DIF_P -V 8300,17500,CONT_DIF_P -V 8300,17100,CONT_DIF_P -V 8300,17900,CONT_DIF_P -V 8900,17900,CONT_DIF_P -V 8900,18300,CONT_DIF_P -V 8300,16300,CONT_DIF_P -V 8300,15900,CONT_DIF_P -V 8900,15900,CONT_DIF_P -V 8900,17100,CONT_DIF_P -V 8900,16700,CONT_DIF_P -V 8300,16700,CONT_DIF_P -V 7700,15100,CONT_VIA -V 8900,15100,CONT_VIA -V 7700,17500,CONT_VIA -V 7700,18700,CONT_VIA -V 7700,16300,CONT_VIA -V 8900,18700,CONT_VIA -V 8900,17500,CONT_VIA -V 8900,16300,CONT_VIA -V 7100,19900,CONT_DIF_P -V 8300,19900,CONT_DIF_P -V 7700,19900,CONT_VIA -V 8900,19900,CONT_VIA -V 7100,20300,CONT_DIF_P -V 8300,20300,CONT_DIF_P -V 7700,20300,CONT_DIF_P -V 8900,20300,CONT_DIF_P -V 7700,20700,CONT_DIF_P -V 8900,20700,CONT_DIF_P -V 8300,20700,CONT_DIF_P -V 7100,20700,CONT_DIF_P -V 7100,21100,CONT_DIF_P -V 8300,21100,CONT_DIF_P -V 8900,21100,CONT_VIA -V 7700,21100,CONT_VIA -V 7100,21500,CONT_DIF_P -V 7700,21500,CONT_DIF_P -V 8300,21500,CONT_DIF_P -V 8900,21500,CONT_DIF_P -V 7700,24300,CONT_BODY_P -V 8900,24300,CONT_BODY_P -V 8800,23800,CONT_POLY -V 7700,23800,CONT_VIA -V 8800,23200,CONT_VIA -V 8900,22500,CONT_BODY_N -V 7700,22500,CONT_BODY_N -V 8900,21900,CONT_DIF_P -V 8300,21900,CONT_DIF_P -V 7700,21900,CONT_DIF_P -V 7100,21900,CONT_DIF_P -V 11300,27700,CONT_DIF_N -V 11300,26100,CONT_DIF_N -V 11300,25700,CONT_DIF_N -V 11300,27300,CONT_DIF_N -V 11300,26900,CONT_DIF_N -V 11300,25300,CONT_DIF_N -V 11300,26500,CONT_VIA -V 11300,24900,CONT_VIA -V 11300,28100,CONT_VIA -V 10100,24900,CONT_VIA -V 10100,25300,CONT_DIF_N -V 10100,26900,CONT_DIF_N -V 10100,27300,CONT_DIF_N -V 10100,26500,CONT_DIF_N -V 10100,28100,CONT_DIF_N -V 10100,25700,CONT_DIF_N -V 10100,27700,CONT_VIA -V 10100,26100,CONT_VIA -V 11300,28700,CONT_BODY_P -V 10100,28700,CONT_BODY_P -V 9200,13600,CONT_BODY_N -V 10300,13600,CONT_BODY_N -V 9700,13600,CONT_BODY_N -V 11100,13600,CONT_BODY_N -V 10700,13100,CONT_POLY -V 10000,13600,CONT_VIA -V 9500,25000,CONT_DIF_N -V 9500,27400,CONT_DIF_N -V 9500,27800,CONT_DIF_N -V 9500,25400,CONT_DIF_N -V 9500,25800,CONT_DIF_N -V 9500,26200,CONT_DIF_N -V 9500,26600,CONT_DIF_N -V 9500,27000,CONT_DIF_N -V 10700,25800,CONT_DIF_N -V 10700,26200,CONT_DIF_N -V 10700,25400,CONT_DIF_N -V 10700,25000,CONT_DIF_N -V 10700,27800,CONT_DIF_N -V 10700,26600,CONT_DIF_N -V 10700,27000,CONT_DIF_N -V 10700,27400,CONT_DIF_N -V 10100,14300,CONT_DIF_P -V 9500,14700,CONT_DIF_P -V 10100,14700,CONT_DIF_P -V 9500,15100,CONT_DIF_P -V 9500,14300,CONT_DIF_P -V 10700,14300,CONT_DIF_P -V 11300,14300,CONT_DIF_P -V 10700,14700,CONT_DIF_P -V 11300,14700,CONT_DIF_P -V 10700,15100,CONT_DIF_P -V 10100,15500,CONT_DIF_P -V 9500,15500,CONT_DIF_P -V 9500,19500,CONT_DIF_P -V 9500,17900,CONT_DIF_P -V 10100,17900,CONT_DIF_P -V 9500,18300,CONT_DIF_P -V 10100,18300,CONT_DIF_P -V 9500,18700,CONT_DIF_P -V 9500,19100,CONT_DIF_P -V 10100,19100,CONT_DIF_P -V 10100,19500,CONT_DIF_P -V 9500,16300,CONT_DIF_P -V 9500,15900,CONT_DIF_P -V 10100,15900,CONT_DIF_P -V 9500,17500,CONT_DIF_P -V 9500,17100,CONT_DIF_P -V 9500,16700,CONT_DIF_P -V 10100,16700,CONT_DIF_P -V 10100,17100,CONT_DIF_P -V 10700,15500,CONT_DIF_P -V 11300,15500,CONT_DIF_P -V 11300,19500,CONT_DIF_P -V 10700,18300,CONT_DIF_P -V 10700,18700,CONT_DIF_P -V 10700,19100,CONT_DIF_P -V 11300,19100,CONT_DIF_P -V 10700,19500,CONT_DIF_P -V 10700,17500,CONT_DIF_P -V 10700,17100,CONT_DIF_P -V 10700,17900,CONT_DIF_P -V 11300,17900,CONT_DIF_P -V 11300,18300,CONT_DIF_P -V 10700,16300,CONT_DIF_P -V 10700,15900,CONT_DIF_P -V 11300,15900,CONT_DIF_P -V 11300,17100,CONT_DIF_P -V 11300,16700,CONT_DIF_P -V 10700,16700,CONT_DIF_P -V 10100,15100,CONT_VIA -V 11300,15100,CONT_VIA -V 10100,17500,CONT_VIA -V 10100,18700,CONT_VIA -V 10100,16300,CONT_VIA -V 11300,18700,CONT_VIA -V 11300,17500,CONT_VIA -V 11300,16300,CONT_VIA -V 9500,19900,CONT_DIF_P -V 10700,19900,CONT_DIF_P -V 10100,19900,CONT_VIA -V 11300,19900,CONT_VIA -V 9500,20300,CONT_DIF_P -V 10700,20300,CONT_DIF_P -V 10100,20300,CONT_DIF_P -V 11300,20300,CONT_DIF_P -V 10100,20700,CONT_DIF_P -V 11300,20700,CONT_DIF_P -V 10700,20700,CONT_DIF_P -V 9500,20700,CONT_DIF_P -V 9500,21100,CONT_DIF_P -V 10700,21100,CONT_DIF_P -V 11300,21100,CONT_VIA -V 10100,21100,CONT_VIA -V 9500,21500,CONT_DIF_P -V 10100,21500,CONT_DIF_P -V 10700,21500,CONT_DIF_P -V 11300,21500,CONT_DIF_P -V 10100,24300,CONT_BODY_P -V 11300,24300,CONT_BODY_P -V 11200,23800,CONT_POLY -V 10100,23800,CONT_VIA -V 11200,23200,CONT_VIA -V 11300,22500,CONT_BODY_N -V 10100,22500,CONT_BODY_N -V 11300,21900,CONT_DIF_P -V 10700,21900,CONT_DIF_P -V 10100,21900,CONT_DIF_P -V 9500,21900,CONT_DIF_P -EOF diff --git a/alliance/share/cells/padlib/palow_sp.ap b/alliance/share/cells/padlib/palow_sp.ap deleted file mode 100644 index 01f349c9..00000000 --- a/alliance/share/cells/padlib/palow_sp.ap +++ /dev/null @@ -1,1064 +0,0 @@ -V ALLIANCE : 3 -H palow_sp,P,11/ 9/95 -A 0,-7,172,356 -C 0,6,12,ck,0,WEST,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 75,-7,2,i,1,SOUTH,ALU2 -C 75,-7,2,i,0,SOUTH,ALU1 -C 172,296,120,vsse,1,EAST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -S 0,6,172,6,12,ck,RIGHT,ALU2 -S 0,40,172,40,40,vssi,RIGHT,ALU2 -S 0,84,172,84,40,vddi,RIGHT,ALU2 -S 0,168,172,168,120,vdde,RIGHT,ALU2 -S 0,296,172,296,120,vsse,RIGHT,ALU2 -S 126,225,132,225,3,*,RIGHT,NTIE -S 126,136,132,136,3,*,RIGHT,NTIE -S 134,16,144,16,3,*,RIGHT,ALU1 -S 125,289,125,293,3,*,UP,ALU1 -S 129,242,129,293,6,*,UP,ALU1 -S 129,135,129,226,6,*,UP,ALU1 -S 131,242,131,288,3,*,UP,PTIE -S 127,287,132,287,3,*,RIGHT,PTIE -S 126,243,132,243,3,*,RIGHT,PTIE -S 131,135,131,226,3,*,UP,NTIE -S 130,134,130,227,6,*,UP,NWELL -S 50,242,50,293,8,*,UP,ALU1 -S 46,280,46,288,1,*,UP,ALU1 -S 50,135,50,226,8,*,UP,ALU1 -S 46,287,54,287,3,*,RIGHT,PTIE -S 47,242,47,288,3,*,UP,PTIE -S 46,243,54,243,3,*,RIGHT,PTIE -S 47,225,53,225,3,*,RIGHT,NTIE -S 47,136,53,136,3,*,RIGHT,NTIE -S 47,136,47,226,3,*,UP,NTIE -S 53,141,53,220,3,*,UP,PDIF -S 53,249,53,282,3,*,UP,NDIF -S 49,134,49,227,8,*,UP,NWELL -S 143,16,143,233,3,*,UP,ALU1 -S 137,232,144,232,3,*,RIGHT,ALU1 -S 76,232,143,232,3,*,RIGHT,ALU2 -S 112,50,112,120,2,*,UP,ALU1 -S 88,51,97,51,3,*,RIGHT,ALU1 -S 118,50,118,121,3,*,UP,ALU1 -S 86,40,119,40,3,*,RIGHT,ALU1 -S 103,51,119,51,3,*,RIGHT,ALU1 -S 70,50,70,121,2,*,UP,ALU1 -S 106,58,106,129,2,*,UP,ALU1 -S 94,58,94,129,2,*,UP,ALU1 -S 94,6,94,33,2,*,UP,ALU1 -S 63,120,90,120,3,*,RIGHT,ALU1 -S 100,57,100,120,2,*,UP,ALU1 -S 82,46,99,46,2,*,RIGHT,ALU1 -S 88,50,88,121,2,*,UP,ALU1 -S 82,9,82,114,2,*,UP,ALU1 -S 76,9,76,114,2,*,UP,ALU1 -S 106,6,106,33,2,*,UP,ALU1 -S 66,50,66,121,7,*,UP,ALU1 -S 63,51,71,51,3,*,RIGHT,ALU1 -S 66,-3,66,41,7,*,UP,ALU1 -S 100,-3,100,32,2,*,UP,ALU1 -S 88,-3,88,41,2,*,UP,ALU1 -S 70,-3,70,41,2,*,UP,ALU1 -S 75,-7,75,3,2,*,UP,ALU1 -S 112,-3,112,41,2,*,UP,ALU1 -S 118,-3,118,41,3,*,UP,ALU1 -S 79,-2,119,-2,3,*,RIGHT,ALU1 -S 100,37,100,54,2,*,UP,POLY -S 91,54,109,54,1,*,RIGHT,POLY -S 91,37,109,37,1,*,RIGHT,POLY -S 78,53,85,53,3,*,RIGHT,POLY -S 85,37,85,54,1,*,UP,POLY -S 73,37,73,54,1,*,UP,POLY -S 73,2,73,4,1,*,UP,POLY -S 63,40,71,40,3,*,RIGHT,PTIE -S 87,40,97,40,3,*,RIGHT,PTIE -S 103,40,119,40,3,*,RIGHT,PTIE -S 64,-3,64,41,3,*,UP,PTIE -S 118,-3,118,41,3,*,UP,PTIE -S 63,-2,119,-2,3,*,RIGHT,PTIE -S 63,51,71,51,3,*,RIGHT,NTIE -S 64,50,64,121,3,*,UP,NTIE -S 87,51,97,51,3,*,RIGHT,NTIE -S 118,50,118,121,3,*,UP,NTIE -S 103,51,119,51,3,*,RIGHT,NTIE -S 63,120,118,120,3,*,RIGHT,NTIE -S 82,56,82,115,3,*,UP,PDIF -S 106,56,106,115,3,*,UP,PDIF -S 97,54,97,117,1,*,UP,PTRANS -S 76,56,76,115,3,*,UP,PDIF -S 73,54,73,117,1,*,UP,PTRANS -S 70,56,70,115,3,*,UP,PDIF -S 103,54,103,117,1,*,UP,PTRANS -S 91,54,91,117,1,*,UP,PTRANS -S 88,56,88,115,3,*,UP,PDIF -S 85,54,85,117,1,*,UP,PTRANS -S 94,56,94,115,3,*,UP,PDIF -S 112,56,112,115,3,*,UP,PDIF -S 100,56,100,115,3,*,UP,PDIF -S 109,54,109,117,1,*,UP,PTRANS -S 85,4,85,37,1,*,UP,NTRANS -S 82,6,82,35,3,*,UP,NDIF -S 76,6,76,35,3,*,UP,NDIF -S 73,4,73,37,1,*,UP,NTRANS -S 70,6,70,35,2,*,UP,NDIF -S 112,6,112,35,3,*,UP,NDIF -S 103,4,103,37,1,*,UP,NTRANS -S 97,4,97,37,1,*,UP,NTRANS -S 91,4,91,37,1,*,UP,NTRANS -S 88,6,88,35,2,*,UP,NDIF -S 70,6,70,35,3,*,UP,NDIF -S 106,6,106,35,3,*,UP,NDIF -S 94,6,94,35,3,*,UP,NDIF -S 112,6,112,35,2,*,UP,NDIF -S 100,6,100,35,2,*,UP,NDIF -S 109,4,109,37,1,*,UP,NTRANS -S 62,86,120,86,72,*,RIGHT,NWELL -S 62,51,120,51,4,*,RIGHT,NWELL -S 66,16,143,16,3,*,RIGHT,ALU2 -S 70,130,144,130,2,*,RIGHT,ALU1 -S 70,131,144,131,2,*,RIGHT,ALU1 -S 58,296,120,296,9,*,RIGHT,ALU1 -S 59,142,59,291,3,*,UP,ALU1 -S 71,142,71,291,3,*,UP,ALU1 -S 65,237,65,288,3,*,UP,ALU1 -S 77,242,77,288,3,*,UP,ALU1 -S 77,248,77,282,3,*,UP,NDIF -S 71,248,71,282,3,*,UP,NDIF -S 65,248,65,282,3,*,UP,NDIF -S 59,248,59,282,3,*,UP,NDIF -S 56,246,56,284,1,*,UP,NTRANS -S 62,246,62,284,1,*,UP,NTRANS -S 68,246,68,284,1,*,UP,NTRANS -S 74,246,74,284,1,*,UP,NTRANS -S 54,287,78,287,3,*,RIGHT,PTIE -S 77,141,77,220,3,*,UP,PDIF -S 71,141,71,220,2,*,UP,PDIF -S 65,141,65,220,2,*,UP,PDIF -S 59,141,59,220,2,*,UP,PDIF -S 56,139,56,222,1,*,UP,PTRANS -S 65,138,65,226,3,*,UP,ALU1 -S 62,139,62,222,1,*,UP,PTRANS -S 68,139,68,222,1,*,UP,PTRANS -S 74,139,74,222,1,*,UP,PTRANS -S 67,134,67,227,28,*,UP,NWELL -S 77,138,77,226,3,*,UP,ALU1 -S 54,136,68,136,3,*,RIGHT,NTIE -S 74,136,78,136,3,*,RIGHT,NTIE -S 71,133,71,139,2,*,UP,POLY -S 56,139,74,139,1,*,RIGHT,POLY -S 54,136,68,136,3,*,RIGHT,ALU1 -S 74,136,78,136,3,*,RIGHT,ALU1 -S 71,237,71,239,2,*,UP,POLY -S 54,243,68,243,3,*,RIGHT,PTIE -S 74,243,78,243,3,*,RIGHT,PTIE -S 56,246,74,246,1,*,RIGHT,POLY -S 71,238,71,246,2,*,UP,POLY -S 71,238,76,238,3,*,RIGHT,POLY -S 76,232,76,238,2,*,UP,ALU1 -S 54,225,78,225,3,*,RIGHT,NTIE -S 107,142,107,291,3,*,UP,ALU1 -S 119,142,119,291,3,*,UP,ALU1 -S 113,237,113,288,3,*,UP,ALU1 -S 125,242,125,288,3,*,UP,ALU1 -S 125,248,125,282,3,*,UP,NDIF -S 119,248,119,282,3,*,UP,NDIF -S 113,248,113,282,3,*,UP,NDIF -S 107,248,107,282,3,*,UP,NDIF -S 104,246,104,284,1,*,UP,NTRANS -S 110,246,110,284,1,*,UP,NTRANS -S 116,246,116,284,1,*,UP,NTRANS -S 122,246,122,284,1,*,UP,NTRANS -S 102,287,126,287,3,*,RIGHT,PTIE -S 125,141,125,220,3,*,UP,PDIF -S 119,141,119,220,2,*,UP,PDIF -S 113,141,113,220,2,*,UP,PDIF -S 107,141,107,220,2,*,UP,PDIF -S 104,139,104,222,1,*,UP,PTRANS -S 113,138,113,226,3,*,UP,ALU1 -S 110,139,110,222,1,*,UP,PTRANS -S 116,139,116,222,1,*,UP,PTRANS -S 122,139,122,222,1,*,UP,PTRANS -S 115,134,115,227,28,*,UP,NWELL -S 125,138,125,226,3,*,UP,ALU1 -S 102,136,116,136,3,*,RIGHT,NTIE -S 122,136,126,136,3,*,RIGHT,NTIE -S 119,133,119,139,2,*,UP,POLY -S 104,139,122,139,1,*,RIGHT,POLY -S 102,136,116,136,3,*,RIGHT,ALU1 -S 122,136,126,136,3,*,RIGHT,ALU1 -S 119,237,119,239,2,*,UP,POLY -S 102,243,116,243,3,*,RIGHT,PTIE -S 122,243,126,243,3,*,RIGHT,PTIE -S 104,246,122,246,1,*,RIGHT,POLY -S 119,238,119,246,2,*,UP,POLY -S 119,238,124,238,3,*,RIGHT,POLY -S 124,232,124,238,2,*,UP,ALU1 -S 102,225,126,225,3,*,RIGHT,NTIE -S 83,142,83,291,3,*,UP,ALU1 -S 95,142,95,291,3,*,UP,ALU1 -S 89,237,89,288,3,*,UP,ALU1 -S 101,242,101,288,3,*,UP,ALU1 -S 101,248,101,282,3,*,UP,NDIF -S 95,248,95,282,3,*,UP,NDIF -S 89,248,89,282,3,*,UP,NDIF -S 83,248,83,282,3,*,UP,NDIF -S 80,246,80,284,1,*,UP,NTRANS -S 86,246,86,284,1,*,UP,NTRANS -S 92,246,92,284,1,*,UP,NTRANS -S 98,246,98,284,1,*,UP,NTRANS -S 78,287,102,287,3,*,RIGHT,PTIE -S 101,141,101,220,3,*,UP,PDIF -S 95,141,95,220,2,*,UP,PDIF -S 89,141,89,220,2,*,UP,PDIF -S 83,141,83,220,2,*,UP,PDIF -S 80,139,80,222,1,*,UP,PTRANS -S 89,138,89,226,3,*,UP,ALU1 -S 86,139,86,222,1,*,UP,PTRANS -S 92,139,92,222,1,*,UP,PTRANS -S 98,139,98,222,1,*,UP,PTRANS -S 91,134,91,227,28,*,UP,NWELL -S 101,138,101,226,3,*,UP,ALU1 -S 78,136,92,136,3,*,RIGHT,NTIE -S 98,136,102,136,3,*,RIGHT,NTIE -S 95,133,95,139,2,*,UP,POLY -S 80,139,98,139,1,*,RIGHT,POLY -S 78,136,92,136,3,*,RIGHT,ALU1 -S 98,136,102,136,3,*,RIGHT,ALU1 -S 95,237,95,239,2,*,UP,POLY -S 78,243,92,243,3,*,RIGHT,PTIE -S 98,243,102,243,3,*,RIGHT,PTIE -S 80,246,98,246,1,*,RIGHT,POLY -S 95,238,95,246,2,*,UP,POLY -S 95,238,100,238,3,*,RIGHT,POLY -S 100,232,100,238,2,*,UP,ALU1 -S 78,225,102,225,3,*,RIGHT,NTIE -S 89,301,89,356,62,*,UP,ALU1 -V 135,16,CONT_VIA -V 139,16,CONT_VIA -V 125,292,CONT_VIA -V 131,292,CONT_VIA -V 128,225,CONT_VIA -V 131,279,CONT_VIA -V 128,243,CONT_VIA -V 131,259,CONT_VIA -V 128,219,CONT_VIA -V 128,203,CONT_VIA -V 128,207,CONT_VIA -V 128,215,CONT_VIA -V 128,195,CONT_VIA -V 128,191,CONT_VIA -V 128,147,CONT_VIA -V 128,167,CONT_VIA -V 128,139,CONT_VIA -V 128,143,CONT_VIA -V 128,159,CONT_VIA -V 128,155,CONT_VIA -V 128,183,CONT_VIA -V 128,171,CONT_VIA -V 128,179,CONT_VIA -V 131,247,CONT_BODY_P -V 131,251,CONT_BODY_P -V 131,255,CONT_BODY_P -V 131,243,CONT_BODY_P -V 131,287,CONT_BODY_P -V 131,283,CONT_BODY_P -V 131,275,CONT_BODY_P -V 131,271,CONT_BODY_P -V 131,267,CONT_BODY_P -V 131,263,CONT_BODY_P -V 131,216,CONT_BODY_N -V 131,212,CONT_BODY_N -V 131,208,CONT_BODY_N -V 131,204,CONT_BODY_N -V 131,225,CONT_BODY_N -V 131,200,CONT_BODY_N -V 131,220,CONT_BODY_N -V 131,184,CONT_BODY_N -V 131,180,CONT_BODY_N -V 131,176,CONT_BODY_N -V 131,196,CONT_BODY_N -V 131,192,CONT_BODY_N -V 131,188,CONT_BODY_N -V 127,136,CONT_BODY_N -V 131,136,CONT_BODY_N -V 131,156,CONT_BODY_N -V 131,152,CONT_BODY_N -V 131,148,CONT_BODY_N -V 131,144,CONT_BODY_N -V 131,140,CONT_BODY_N -V 131,164,CONT_BODY_N -V 131,160,CONT_BODY_N -V 131,168,CONT_BODY_N -V 131,172,CONT_BODY_N -V 50,208,CONT_VIA -V 50,204,CONT_VIA -V 50,200,CONT_VIA -V 52,292,CONT_VIA -V 50,279,CONT_VIA -V 50,275,CONT_VIA -V 50,271,CONT_VIA -V 50,267,CONT_VIA -V 50,220,CONT_VIA -V 50,216,CONT_VIA -V 50,212,CONT_VIA -V 50,225,CONT_VIA -V 50,259,CONT_VIA -V 50,247,CONT_VIA -V 50,251,CONT_VIA -V 50,255,CONT_VIA -V 50,263,CONT_VIA -V 50,283,CONT_VIA -V 47,292,CONT_VIA -V 50,156,CONT_VIA -V 50,152,CONT_VIA -V 50,148,CONT_VIA -V 50,144,CONT_VIA -V 50,168,CONT_VIA -V 50,160,CONT_VIA -V 50,164,CONT_VIA -V 50,140,CONT_VIA -V 50,176,CONT_VIA -V 50,172,CONT_VIA -V 50,188,CONT_VIA -V 50,184,CONT_VIA -V 50,196,CONT_VIA -V 50,192,CONT_VIA -V 50,180,CONT_VIA -V 51,287,CONT_BODY_P -V 51,243,CONT_BODY_P -V 47,271,CONT_BODY_P -V 47,267,CONT_BODY_P -V 47,263,CONT_BODY_P -V 47,259,CONT_BODY_P -V 47,287,CONT_BODY_P -V 47,247,CONT_BODY_P -V 47,251,CONT_BODY_P -V 47,255,CONT_BODY_P -V 47,243,CONT_BODY_P -V 47,283,CONT_BODY_P -V 47,279,CONT_BODY_P -V 47,275,CONT_BODY_P -V 53,225,CONT_BODY_N -V 47,225,CONT_BODY_N -V 47,200,CONT_BODY_N -V 47,204,CONT_BODY_N -V 47,208,CONT_BODY_N -V 47,212,CONT_BODY_N -V 47,216,CONT_BODY_N -V 47,220,CONT_BODY_N -V 52,136,CONT_BODY_N -V 47,168,CONT_BODY_N -V 47,136,CONT_BODY_N -V 47,140,CONT_BODY_N -V 47,144,CONT_BODY_N -V 47,148,CONT_BODY_N -V 47,152,CONT_BODY_N -V 47,156,CONT_BODY_N -V 47,192,CONT_BODY_N -V 47,196,CONT_BODY_N -V 47,184,CONT_BODY_N -V 47,176,CONT_BODY_N -V 47,180,CONT_BODY_N -V 47,160,CONT_BODY_N -V 47,164,CONT_BODY_N -V 47,172,CONT_BODY_N -V 47,188,CONT_BODY_N -V 53,219,CONT_DIF_P -V 53,215,CONT_DIF_P -V 53,211,CONT_DIF_P -V 53,207,CONT_DIF_P -V 53,203,CONT_DIF_P -V 53,199,CONT_DIF_P -V 53,163,CONT_DIF_P -V 53,167,CONT_DIF_P -V 53,171,CONT_DIF_P -V 53,187,CONT_DIF_P -V 53,191,CONT_DIF_P -V 53,195,CONT_DIF_P -V 53,143,CONT_DIF_P -V 53,147,CONT_DIF_P -V 53,151,CONT_DIF_P -V 53,155,CONT_DIF_P -V 53,159,CONT_DIF_P -V 53,179,CONT_DIF_P -V 53,175,CONT_DIF_P -V 53,183,CONT_DIF_P -V 53,257,CONT_DIF_N -V 53,253,CONT_DIF_N -V 53,249,CONT_DIF_N -V 53,261,CONT_DIF_N -V 53,273,CONT_DIF_N -V 53,281,CONT_DIF_N -V 53,277,CONT_DIF_N -V 53,269,CONT_DIF_N -V 53,265,CONT_DIF_N -V 138,232,CONT_VIA -V 143,232,CONT_VIA -V 118,36,CONT_VIA -V 118,24,CONT_VIA -V 118,100,CONT_VIA -V 118,75,CONT_VIA -V 118,87,CONT_VIA -V 118,67,CONT_VIA -V 94,16,CONT_VIA -V 106,16,CONT_VIA -V 70,35,CONT_VIA -V 70,102,CONT_VIA -V 70,90,CONT_VIA -V 70,74,CONT_VIA -V 70,66,CONT_VIA -V 70,23,CONT_VIA -V 88,66,CONT_VIA -V 88,74,CONT_VIA -V 88,90,CONT_VIA -V 88,102,CONT_VIA -V 88,35,CONT_VIA -V 88,23,CONT_VIA -V 100,23,CONT_VIA -V 100,74,CONT_VIA -V 100,90,CONT_VIA -V 100,102,CONT_VIA -V 100,66,CONT_VIA -V 112,23,CONT_VIA -V 112,66,CONT_VIA -V 112,102,CONT_VIA -V 112,90,CONT_VIA -V 112,74,CONT_VIA -V 112,35,CONT_VIA -V 64,66,CONT_VIA -V 64,35,CONT_VIA -V 64,23,CONT_VIA -V 75,-7,CONT_VIA -V 75,3,CONT_POLY -V 77,53,CONT_POLY -V 100,46,CONT_POLY -V 118,28,CONT_BODY_P -V 118,32,CONT_BODY_P -V 118,8,CONT_BODY_P -V 118,3,CONT_BODY_P -V 118,40,CONT_BODY_P -V 118,12,CONT_BODY_P -V 118,16,CONT_BODY_P -V 118,20,CONT_BODY_P -V 92,40,CONT_BODY_P -V 96,40,CONT_BODY_P -V 108,40,CONT_BODY_P -V 112,40,CONT_BODY_P -V 88,40,CONT_BODY_P -V 104,40,CONT_BODY_P -V 70,40,CONT_BODY_P -V 64,40,CONT_BODY_P -V 64,31,CONT_BODY_P -V 64,27,CONT_BODY_P -V 64,19,CONT_BODY_P -V 64,15,CONT_BODY_P -V 64,11,CONT_BODY_P -V 64,7,CONT_BODY_P -V 64,3,CONT_BODY_P -V 96,-2,CONT_BODY_P -V 92,-2,CONT_BODY_P -V 84,-2,CONT_BODY_P -V 80,-2,CONT_BODY_P -V 118,-2,CONT_BODY_P -V 64,-2,CONT_BODY_P -V 100,-2,CONT_BODY_P -V 88,-2,CONT_BODY_P -V 70,-2,CONT_BODY_P -V 112,-2,CONT_BODY_P -V 108,-2,CONT_BODY_P -V 104,-2,CONT_BODY_P -V 118,91,CONT_BODY_N -V 118,83,CONT_BODY_N -V 118,108,CONT_BODY_N -V 118,116,CONT_BODY_N -V 118,79,CONT_BODY_N -V 118,71,CONT_BODY_N -V 118,51,CONT_BODY_N -V 118,112,CONT_BODY_N -V 118,63,CONT_BODY_N -V 118,59,CONT_BODY_N -V 118,120,CONT_BODY_N -V 118,95,CONT_BODY_N -V 118,104,CONT_BODY_N -V 118,55,CONT_BODY_N -V 70,51,CONT_BODY_N -V 74,120,CONT_BODY_N -V 70,120,CONT_BODY_N -V 79,120,CONT_BODY_N -V 84,120,CONT_BODY_N -V 112,120,CONT_BODY_N -V 104,51,CONT_BODY_N -V 108,51,CONT_BODY_N -V 100,120,CONT_BODY_N -V 92,51,CONT_BODY_N -V 96,51,CONT_BODY_N -V 112,51,CONT_BODY_N -V 88,51,CONT_BODY_N -V 89,120,CONT_BODY_N -V 64,86,CONT_BODY_N -V 64,78,CONT_BODY_N -V 64,74,CONT_BODY_N -V 64,70,CONT_BODY_N -V 64,63,CONT_BODY_N -V 64,59,CONT_BODY_N -V 64,55,CONT_BODY_N -V 64,104,CONT_BODY_N -V 64,94,CONT_BODY_N -V 64,98,CONT_BODY_N -V 64,51,CONT_BODY_N -V 64,108,CONT_BODY_N -V 64,112,CONT_BODY_N -V 64,116,CONT_BODY_N -V 64,120,CONT_BODY_N -V 64,90,CONT_BODY_N -V 64,82,CONT_BODY_N -V 70,114,CONT_DIF_P -V 70,82,CONT_DIF_P -V 70,78,CONT_DIF_P -V 70,110,CONT_DIF_P -V 70,98,CONT_DIF_P -V 70,58,CONT_DIF_P -V 70,70,CONT_DIF_P -V 70,62,CONT_DIF_P -V 70,94,CONT_DIF_P -V 70,106,CONT_DIF_P -V 70,86,CONT_DIF_P -V 76,98,CONT_DIF_P -V 76,106,CONT_DIF_P -V 76,66,CONT_DIF_P -V 76,110,CONT_DIF_P -V 76,82,CONT_DIF_P -V 76,58,CONT_DIF_P -V 76,102,CONT_DIF_P -V 76,94,CONT_DIF_P -V 82,62,CONT_DIF_P -V 76,70,CONT_DIF_P -V 76,78,CONT_DIF_P -V 76,90,CONT_DIF_P -V 76,86,CONT_DIF_P -V 76,114,CONT_DIF_P -V 76,74,CONT_DIF_P -V 76,62,CONT_DIF_P -V 82,78,CONT_DIF_P -V 82,102,CONT_DIF_P -V 82,90,CONT_DIF_P -V 82,58,CONT_DIF_P -V 82,82,CONT_DIF_P -V 82,86,CONT_DIF_P -V 82,114,CONT_DIF_P -V 82,74,CONT_DIF_P -V 88,82,CONT_DIF_P -V 88,114,CONT_DIF_P -V 88,86,CONT_DIF_P -V 82,106,CONT_DIF_P -V 82,94,CONT_DIF_P -V 82,98,CONT_DIF_P -V 82,66,CONT_DIF_P -V 82,70,CONT_DIF_P -V 100,94,CONT_DIF_P -V 88,62,CONT_DIF_P -V 88,70,CONT_DIF_P -V 82,110,CONT_DIF_P -V 88,94,CONT_DIF_P -V 88,98,CONT_DIF_P -V 88,110,CONT_DIF_P -V 88,78,CONT_DIF_P -V 100,78,CONT_DIF_P -V 100,82,CONT_DIF_P -V 100,114,CONT_DIF_P -V 88,106,CONT_DIF_P -V 100,62,CONT_DIF_P -V 100,58,CONT_DIF_P -V 100,70,CONT_DIF_P -V 100,98,CONT_DIF_P -V 112,58,CONT_DIF_P -V 112,62,CONT_DIF_P -V 112,86,CONT_DIF_P -V 88,58,CONT_DIF_P -V 112,82,CONT_DIF_P -V 112,94,CONT_DIF_P -V 100,106,CONT_DIF_P -V 100,110,CONT_DIF_P -V 94,102,CONT_DIF_P -V 94,78,CONT_DIF_P -V 94,90,CONT_DIF_P -V 100,86,CONT_DIF_P -V 112,110,CONT_DIF_P -V 112,106,CONT_DIF_P -V 112,98,CONT_DIF_P -V 112,70,CONT_DIF_P -V 94,86,CONT_DIF_P -V 94,114,CONT_DIF_P -V 94,74,CONT_DIF_P -V 112,114,CONT_DIF_P -V 94,94,CONT_DIF_P -V 94,98,CONT_DIF_P -V 94,66,CONT_DIF_P -V 94,70,CONT_DIF_P -V 106,70,CONT_DIF_P -V 106,102,CONT_DIF_P -V 106,78,CONT_DIF_P -V 112,78,CONT_DIF_P -V 94,106,CONT_DIF_P -V 94,110,CONT_DIF_P -V 94,58,CONT_DIF_P -V 94,82,CONT_DIF_P -V 106,86,CONT_DIF_P -V 106,114,CONT_DIF_P -V 106,74,CONT_DIF_P -V 94,62,CONT_DIF_P -V 106,62,CONT_DIF_P -V 106,94,CONT_DIF_P -V 106,98,CONT_DIF_P -V 106,66,CONT_DIF_P -V 106,90,CONT_DIF_P -V 106,106,CONT_DIF_P -V 106,110,CONT_DIF_P -V 106,58,CONT_DIF_P -V 106,82,CONT_DIF_P -V 94,12,CONT_DIF_N -V 94,7,CONT_DIF_N -V 76,29,CONT_DIF_N -V 70,11,CONT_DIF_N -V 70,15,CONT_DIF_N -V 70,19,CONT_DIF_N -V 70,27,CONT_DIF_N -V 70,31,CONT_DIF_N -V 70,7,CONT_DIF_N -V 106,12,CONT_DIF_N -V 82,21,CONT_DIF_N -V 106,7,CONT_DIF_N -V 76,21,CONT_DIF_N -V 76,25,CONT_DIF_N -V 76,9,CONT_DIF_N -V 76,13,CONT_DIF_N -V 76,17,CONT_DIF_N -V 76,33,CONT_DIF_N -V 88,19,CONT_DIF_N -V 88,15,CONT_DIF_N -V 88,11,CONT_DIF_N -V 82,33,CONT_DIF_N -V 82,29,CONT_DIF_N -V 82,9,CONT_DIF_N -V 82,13,CONT_DIF_N -V 82,17,CONT_DIF_N -V 112,27,CONT_DIF_N -V 112,19,CONT_DIF_N -V 100,19,CONT_DIF_N -V 82,25,CONT_DIF_N -V 100,11,CONT_DIF_N -V 100,15,CONT_DIF_N -V 88,31,CONT_DIF_N -V 88,27,CONT_DIF_N -V 94,25,CONT_DIF_N -V 94,21,CONT_DIF_N -V 94,33,CONT_DIF_N -V 88,7,CONT_DIF_N -V 112,15,CONT_DIF_N -V 112,11,CONT_DIF_N -V 112,7,CONT_DIF_N -V 112,31,CONT_DIF_N -V 106,21,CONT_DIF_N -V 94,29,CONT_DIF_N -V 100,28,CONT_DIF_N -V 100,33,CONT_DIF_N -V 106,25,CONT_DIF_N -V 100,7,CONT_DIF_N -V 106,33,CONT_DIF_N -V 106,29,CONT_DIF_N -V 143,16,CONT_VIA -V 77,277,CONT_DIF_N -V 77,261,CONT_DIF_N -V 77,257,CONT_DIF_N -V 77,273,CONT_DIF_N -V 77,269,CONT_DIF_N -V 77,253,CONT_DIF_N -V 77,265,CONT_VIA -V 77,249,CONT_VIA -V 77,281,CONT_VIA -V 65,249,CONT_VIA -V 65,253,CONT_DIF_N -V 65,269,CONT_DIF_N -V 65,273,CONT_DIF_N -V 65,265,CONT_DIF_N -V 65,281,CONT_DIF_N -V 65,257,CONT_DIF_N -V 65,277,CONT_VIA -V 65,261,CONT_VIA -V 77,287,CONT_BODY_P -V 65,287,CONT_BODY_P -V 56,136,CONT_BODY_N -V 67,136,CONT_BODY_N -V 61,136,CONT_BODY_N -V 75,136,CONT_BODY_N -V 71,131,CONT_POLY -V 64,136,CONT_VIA -V 59,250,CONT_DIF_N -V 59,274,CONT_DIF_N -V 59,278,CONT_DIF_N -V 59,254,CONT_DIF_N -V 59,258,CONT_DIF_N -V 59,262,CONT_DIF_N -V 59,266,CONT_DIF_N -V 59,270,CONT_DIF_N -V 71,258,CONT_DIF_N -V 71,262,CONT_DIF_N -V 71,254,CONT_DIF_N -V 71,250,CONT_DIF_N -V 71,278,CONT_DIF_N -V 71,266,CONT_DIF_N -V 71,270,CONT_DIF_N -V 71,274,CONT_DIF_N -V 65,143,CONT_DIF_P -V 59,147,CONT_DIF_P -V 65,147,CONT_DIF_P -V 59,151,CONT_DIF_P -V 59,143,CONT_DIF_P -V 71,143,CONT_DIF_P -V 77,143,CONT_DIF_P -V 71,147,CONT_DIF_P -V 77,147,CONT_DIF_P -V 71,151,CONT_DIF_P -V 65,155,CONT_DIF_P -V 59,155,CONT_DIF_P -V 59,195,CONT_DIF_P -V 59,179,CONT_DIF_P -V 65,179,CONT_DIF_P -V 59,183,CONT_DIF_P -V 65,183,CONT_DIF_P -V 59,187,CONT_DIF_P -V 59,191,CONT_DIF_P -V 65,191,CONT_DIF_P -V 65,195,CONT_DIF_P -V 59,163,CONT_DIF_P -V 59,159,CONT_DIF_P -V 65,159,CONT_DIF_P -V 59,175,CONT_DIF_P -V 59,171,CONT_DIF_P -V 59,167,CONT_DIF_P -V 65,167,CONT_DIF_P -V 65,171,CONT_DIF_P -V 71,155,CONT_DIF_P -V 77,155,CONT_DIF_P -V 77,195,CONT_DIF_P -V 71,183,CONT_DIF_P -V 71,187,CONT_DIF_P -V 71,191,CONT_DIF_P -V 77,191,CONT_DIF_P -V 71,195,CONT_DIF_P -V 71,175,CONT_DIF_P -V 71,171,CONT_DIF_P -V 71,179,CONT_DIF_P -V 77,179,CONT_DIF_P -V 77,183,CONT_DIF_P -V 71,163,CONT_DIF_P -V 71,159,CONT_DIF_P -V 77,159,CONT_DIF_P -V 77,171,CONT_DIF_P -V 77,167,CONT_DIF_P -V 71,167,CONT_DIF_P -V 65,151,CONT_VIA -V 77,151,CONT_VIA -V 65,175,CONT_VIA -V 65,187,CONT_VIA -V 65,163,CONT_VIA -V 77,187,CONT_VIA -V 77,175,CONT_VIA -V 77,163,CONT_VIA -V 59,199,CONT_DIF_P -V 71,199,CONT_DIF_P -V 65,199,CONT_VIA -V 77,199,CONT_VIA -V 59,203,CONT_DIF_P -V 71,203,CONT_DIF_P -V 65,203,CONT_DIF_P -V 77,203,CONT_DIF_P -V 65,207,CONT_DIF_P -V 77,207,CONT_DIF_P -V 71,207,CONT_DIF_P -V 59,207,CONT_DIF_P -V 59,211,CONT_DIF_P -V 71,211,CONT_DIF_P -V 77,211,CONT_VIA -V 65,211,CONT_VIA -V 59,215,CONT_DIF_P -V 65,215,CONT_DIF_P -V 71,215,CONT_DIF_P -V 77,215,CONT_DIF_P -V 65,243,CONT_BODY_P -V 77,243,CONT_BODY_P -V 76,238,CONT_POLY -V 65,238,CONT_VIA -V 76,232,CONT_VIA -V 77,225,CONT_BODY_N -V 65,225,CONT_BODY_N -V 77,219,CONT_DIF_P -V 71,219,CONT_DIF_P -V 65,219,CONT_DIF_P -V 59,219,CONT_DIF_P -V 125,277,CONT_DIF_N -V 125,261,CONT_DIF_N -V 125,257,CONT_DIF_N -V 125,273,CONT_DIF_N -V 125,269,CONT_DIF_N -V 125,253,CONT_DIF_N -V 125,265,CONT_VIA -V 125,249,CONT_VIA -V 125,281,CONT_VIA -V 113,249,CONT_VIA -V 113,253,CONT_DIF_N -V 113,269,CONT_DIF_N -V 113,273,CONT_DIF_N -V 113,265,CONT_DIF_N -V 113,281,CONT_DIF_N -V 113,257,CONT_DIF_N -V 113,277,CONT_VIA -V 113,261,CONT_VIA -V 125,287,CONT_BODY_P -V 113,287,CONT_BODY_P -V 104,136,CONT_BODY_N -V 115,136,CONT_BODY_N -V 109,136,CONT_BODY_N -V 123,136,CONT_BODY_N -V 119,131,CONT_POLY -V 112,136,CONT_VIA -V 107,250,CONT_DIF_N -V 107,274,CONT_DIF_N -V 107,278,CONT_DIF_N -V 107,254,CONT_DIF_N -V 107,258,CONT_DIF_N -V 107,262,CONT_DIF_N -V 107,266,CONT_DIF_N -V 107,270,CONT_DIF_N -V 119,258,CONT_DIF_N -V 119,262,CONT_DIF_N -V 119,254,CONT_DIF_N -V 119,250,CONT_DIF_N -V 119,278,CONT_DIF_N -V 119,266,CONT_DIF_N -V 119,270,CONT_DIF_N -V 119,274,CONT_DIF_N -V 113,143,CONT_DIF_P -V 107,147,CONT_DIF_P -V 113,147,CONT_DIF_P -V 107,151,CONT_DIF_P -V 107,143,CONT_DIF_P -V 119,143,CONT_DIF_P -V 125,143,CONT_DIF_P -V 119,147,CONT_DIF_P -V 125,147,CONT_DIF_P -V 119,151,CONT_DIF_P -V 113,155,CONT_DIF_P -V 107,155,CONT_DIF_P -V 107,195,CONT_DIF_P -V 107,179,CONT_DIF_P -V 113,179,CONT_DIF_P -V 107,183,CONT_DIF_P -V 113,183,CONT_DIF_P -V 107,187,CONT_DIF_P -V 107,191,CONT_DIF_P -V 113,191,CONT_DIF_P -V 113,195,CONT_DIF_P -V 107,163,CONT_DIF_P -V 107,159,CONT_DIF_P -V 113,159,CONT_DIF_P -V 107,175,CONT_DIF_P -V 107,171,CONT_DIF_P -V 107,167,CONT_DIF_P -V 113,167,CONT_DIF_P -V 113,171,CONT_DIF_P -V 119,155,CONT_DIF_P -V 125,155,CONT_DIF_P -V 125,195,CONT_DIF_P -V 119,183,CONT_DIF_P -V 119,187,CONT_DIF_P -V 119,191,CONT_DIF_P -V 125,191,CONT_DIF_P -V 119,195,CONT_DIF_P -V 119,175,CONT_DIF_P -V 119,171,CONT_DIF_P -V 119,179,CONT_DIF_P -V 125,179,CONT_DIF_P -V 125,183,CONT_DIF_P -V 119,163,CONT_DIF_P -V 119,159,CONT_DIF_P -V 125,159,CONT_DIF_P -V 125,171,CONT_DIF_P -V 125,167,CONT_DIF_P -V 119,167,CONT_DIF_P -V 113,151,CONT_VIA -V 125,151,CONT_VIA -V 113,175,CONT_VIA -V 113,187,CONT_VIA -V 113,163,CONT_VIA -V 125,187,CONT_VIA -V 125,175,CONT_VIA -V 125,163,CONT_VIA -V 107,199,CONT_DIF_P -V 119,199,CONT_DIF_P -V 113,199,CONT_VIA -V 125,199,CONT_VIA -V 107,203,CONT_DIF_P -V 119,203,CONT_DIF_P -V 113,203,CONT_DIF_P -V 125,203,CONT_DIF_P -V 113,207,CONT_DIF_P -V 125,207,CONT_DIF_P -V 119,207,CONT_DIF_P -V 107,207,CONT_DIF_P -V 107,211,CONT_DIF_P -V 119,211,CONT_DIF_P -V 125,211,CONT_VIA -V 113,211,CONT_VIA -V 107,215,CONT_DIF_P -V 113,215,CONT_DIF_P -V 119,215,CONT_DIF_P -V 125,215,CONT_DIF_P -V 113,243,CONT_BODY_P -V 125,243,CONT_BODY_P -V 124,238,CONT_POLY -V 113,238,CONT_VIA -V 124,232,CONT_VIA -V 125,225,CONT_BODY_N -V 113,225,CONT_BODY_N -V 125,219,CONT_DIF_P -V 119,219,CONT_DIF_P -V 113,219,CONT_DIF_P -V 107,219,CONT_DIF_P -V 101,277,CONT_DIF_N -V 101,261,CONT_DIF_N -V 101,257,CONT_DIF_N -V 101,273,CONT_DIF_N -V 101,269,CONT_DIF_N -V 101,253,CONT_DIF_N -V 101,265,CONT_VIA -V 101,249,CONT_VIA -V 101,281,CONT_VIA -V 89,249,CONT_VIA -V 89,253,CONT_DIF_N -V 89,269,CONT_DIF_N -V 89,273,CONT_DIF_N -V 89,265,CONT_DIF_N -V 89,281,CONT_DIF_N -V 89,257,CONT_DIF_N -V 89,277,CONT_VIA -V 89,261,CONT_VIA -V 101,287,CONT_BODY_P -V 89,287,CONT_BODY_P -V 80,136,CONT_BODY_N -V 91,136,CONT_BODY_N -V 85,136,CONT_BODY_N -V 99,136,CONT_BODY_N -V 95,131,CONT_POLY -V 88,136,CONT_VIA -V 83,250,CONT_DIF_N -V 83,274,CONT_DIF_N -V 83,278,CONT_DIF_N -V 83,254,CONT_DIF_N -V 83,258,CONT_DIF_N -V 83,262,CONT_DIF_N -V 83,266,CONT_DIF_N -V 83,270,CONT_DIF_N -V 95,258,CONT_DIF_N -V 95,262,CONT_DIF_N -V 95,254,CONT_DIF_N -V 95,250,CONT_DIF_N -V 95,278,CONT_DIF_N -V 95,266,CONT_DIF_N -V 95,270,CONT_DIF_N -V 95,274,CONT_DIF_N -V 89,143,CONT_DIF_P -V 83,147,CONT_DIF_P -V 89,147,CONT_DIF_P -V 83,151,CONT_DIF_P -V 83,143,CONT_DIF_P -V 95,143,CONT_DIF_P -V 101,143,CONT_DIF_P -V 95,147,CONT_DIF_P -V 101,147,CONT_DIF_P -V 95,151,CONT_DIF_P -V 89,155,CONT_DIF_P -V 83,155,CONT_DIF_P -V 83,195,CONT_DIF_P -V 83,179,CONT_DIF_P -V 89,179,CONT_DIF_P -V 83,183,CONT_DIF_P -V 89,183,CONT_DIF_P -V 83,187,CONT_DIF_P -V 83,191,CONT_DIF_P -V 89,191,CONT_DIF_P -V 89,195,CONT_DIF_P -V 83,163,CONT_DIF_P -V 83,159,CONT_DIF_P -V 89,159,CONT_DIF_P -V 83,175,CONT_DIF_P -V 83,171,CONT_DIF_P -V 83,167,CONT_DIF_P -V 89,167,CONT_DIF_P -V 89,171,CONT_DIF_P -V 95,155,CONT_DIF_P -V 101,155,CONT_DIF_P -V 101,195,CONT_DIF_P -V 95,183,CONT_DIF_P -V 95,187,CONT_DIF_P -V 95,191,CONT_DIF_P -V 101,191,CONT_DIF_P -V 95,195,CONT_DIF_P -V 95,175,CONT_DIF_P -V 95,171,CONT_DIF_P -V 95,179,CONT_DIF_P -V 101,179,CONT_DIF_P -V 101,183,CONT_DIF_P -V 95,163,CONT_DIF_P -V 95,159,CONT_DIF_P -V 101,159,CONT_DIF_P -V 101,171,CONT_DIF_P -V 101,167,CONT_DIF_P -V 95,167,CONT_DIF_P -V 89,151,CONT_VIA -V 101,151,CONT_VIA -V 89,175,CONT_VIA -V 89,187,CONT_VIA -V 89,163,CONT_VIA -V 101,187,CONT_VIA -V 101,175,CONT_VIA -V 101,163,CONT_VIA -V 83,199,CONT_DIF_P -V 95,199,CONT_DIF_P -V 89,199,CONT_VIA -V 101,199,CONT_VIA -V 83,203,CONT_DIF_P -V 95,203,CONT_DIF_P -V 89,203,CONT_DIF_P -V 101,203,CONT_DIF_P -V 89,207,CONT_DIF_P -V 101,207,CONT_DIF_P -V 95,207,CONT_DIF_P -V 83,207,CONT_DIF_P -V 83,211,CONT_DIF_P -V 95,211,CONT_DIF_P -V 101,211,CONT_VIA -V 89,211,CONT_VIA -V 83,215,CONT_DIF_P -V 89,215,CONT_DIF_P -V 95,215,CONT_DIF_P -V 101,215,CONT_DIF_P -V 89,243,CONT_BODY_P -V 101,243,CONT_BODY_P -V 100,238,CONT_POLY -V 89,238,CONT_VIA -V 100,232,CONT_VIA -V 101,225,CONT_BODY_N -V 89,225,CONT_BODY_N -V 101,219,CONT_DIF_P -V 95,219,CONT_DIF_P -V 89,219,CONT_DIF_P -V 83,219,CONT_DIF_P -EOF diff --git a/alliance/share/cells/padlib/palvdde_sp.ap b/alliance/share/cells/padlib/palvdde_sp.ap deleted file mode 100644 index f1e2af8c..00000000 --- a/alliance/share/cells/padlib/palvdde_sp.ap +++ /dev/null @@ -1,140 +0,0 @@ -V ALLIANCE : 3 -H palvdde_sp,P,11/ 9/95 -A 0,-7,172,356 -C 172,168,120,vdde,1,EAST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 172,296,120,vsse,1,EAST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -S 0,40,172,40,40,vssi,RIGHT,ALU2 -S 0,84,172,84,40,vddi,RIGHT,ALU2 -S 0,168,172,168,120,vdde,RIGHT,ALU2 -S 0,6,172,6,12,ck,RIGHT,ALU2 -S 0,296,172,296,120,vsse,RIGHT,ALU2 -S 86,108,86,356,100,*,UP,ALU1 -V 42,110,CONT_VIA -V 62,110,CONT_VIA -V 82,110,CONT_VIA -V 102,110,CONT_VIA -V 122,110,CONT_VIA -V 132,115,CONT_VIA -V 132,125,CONT_VIA -V 132,145,CONT_VIA -V 132,175,CONT_VIA -V 132,185,CONT_VIA -V 132,195,CONT_VIA -V 122,150,CONT_VIA -V 122,180,CONT_VIA -V 122,190,CONT_VIA -V 122,120,CONT_VIA -V 132,135,CONT_VIA -V 112,155,CONT_VIA -V 112,145,CONT_VIA -V 132,155,CONT_VIA -V 132,165,CONT_VIA -V 112,125,CONT_VIA -V 112,115,CONT_VIA -V 122,130,CONT_VIA -V 122,140,CONT_VIA -V 92,115,CONT_VIA -V 112,135,CONT_VIA -V 122,160,CONT_VIA -V 122,170,CONT_VIA -V 112,195,CONT_VIA -V 112,185,CONT_VIA -V 112,175,CONT_VIA -V 112,165,CONT_VIA -V 92,195,CONT_VIA -V 92,185,CONT_VIA -V 92,175,CONT_VIA -V 102,180,CONT_VIA -V 102,190,CONT_VIA -V 102,120,CONT_VIA -V 92,125,CONT_VIA -V 82,190,CONT_VIA -V 82,180,CONT_VIA -V 102,130,CONT_VIA -V 102,140,CONT_VIA -V 102,150,CONT_VIA -V 102,160,CONT_VIA -V 102,170,CONT_VIA -V 82,130,CONT_VIA -V 72,115,CONT_VIA -V 72,125,CONT_VIA -V 92,165,CONT_VIA -V 92,155,CONT_VIA -V 92,145,CONT_VIA -V 92,135,CONT_VIA -V 82,120,CONT_VIA -V 72,165,CONT_VIA -V 72,175,CONT_VIA -V 72,185,CONT_VIA -V 72,195,CONT_VIA -V 82,170,CONT_VIA -V 82,160,CONT_VIA -V 82,150,CONT_VIA -V 82,140,CONT_VIA -V 52,125,CONT_VIA -V 62,120,CONT_VIA -V 62,190,CONT_VIA -V 62,180,CONT_VIA -V 72,135,CONT_VIA -V 72,145,CONT_VIA -V 72,155,CONT_VIA -V 52,185,CONT_VIA -V 52,195,CONT_VIA -V 62,170,CONT_VIA -V 62,160,CONT_VIA -V 62,150,CONT_VIA -V 62,140,CONT_VIA -V 62,130,CONT_VIA -V 52,115,CONT_VIA -V 42,190,CONT_VIA -V 42,120,CONT_VIA -V 52,135,CONT_VIA -V 52,145,CONT_VIA -V 52,155,CONT_VIA -V 52,165,CONT_VIA -V 52,175,CONT_VIA -V 42,130,CONT_VIA -V 42,140,CONT_VIA -V 42,150,CONT_VIA -V 42,160,CONT_VIA -V 42,170,CONT_VIA -V 42,180,CONT_VIA -V 122,200,CONT_VIA -V 132,205,CONT_VIA -V 132,215,CONT_VIA -V 132,225,CONT_VIA -V 112,225,CONT_VIA -V 112,215,CONT_VIA -V 92,205,CONT_VIA -V 82,200,CONT_VIA -V 102,200,CONT_VIA -V 112,205,CONT_VIA -V 122,210,CONT_VIA -V 122,220,CONT_VIA -V 102,220,CONT_VIA -V 82,220,CONT_VIA -V 82,210,CONT_VIA -V 72,205,CONT_VIA -V 72,215,CONT_VIA -V 72,225,CONT_VIA -V 92,225,CONT_VIA -V 92,215,CONT_VIA -V 62,220,CONT_VIA -V 62,210,CONT_VIA -V 52,205,CONT_VIA -V 52,215,CONT_VIA -V 52,225,CONT_VIA -V 62,200,CONT_VIA -V 102,210,CONT_VIA -V 42,200,CONT_VIA -V 42,210,CONT_VIA -V 42,220,CONT_VIA -EOF diff --git a/alliance/share/cells/padlib/palvddeck_sp.ap b/alliance/share/cells/padlib/palvddeck_sp.ap deleted file mode 100644 index 354c10e5..00000000 --- a/alliance/share/cells/padlib/palvddeck_sp.ap +++ /dev/null @@ -1,290 +0,0 @@ -V ALLIANCE : 6 -H palvddeck_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 0,29600,12000,vsse,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 6700,-700,200,cko,1,SOUTH,ALU2 -C 6700,-700,200,cko,0,SOUTH,ALU1 -C 7900,-700,200,cko,3,SOUTH,ALU2 -C 7900,-700,200,cko,2,SOUTH,ALU1 -C 9100,-700,200,cko,5,SOUTH,ALU2 -C 9100,-700,200,cko,4,SOUTH,ALU1 -S 8600,10900,8600,35600,10000,*,UP,ALU1 -S 8500,2100,8500,4900,200,*,UP,ALU1 -S 7300,2200,7300,4500,200,*,UP,ALU1 -S 4300,2100,6100,2100,300,*,RIGHT,ALU1 -S 4300,2000,4300,5100,200,*,UP,ALU1 -S 6100,10400,9700,10400,200,*,RIGHT,ALU1 -S 6700,6600,9100,6600,200,*,RIGHT,ALU1 -S 6200,6100,7200,6100,200,*,RIGHT,ALU1 -S 6200,6100,6200,6900,200,*,UP,ALU1 -S 4300,6100,4300,10400,300,*,UP,ALU1 -S 6200,5000,8500,5000,200,*,RIGHT,ALU1 -S 3800,100,3800,5600,200,*,UP,ALU1 -S 3800,5600,5200,5600,200,*,RIGHT,ALU1 -S 6200,4400,6200,5000,200,*,UP,ALU1 -S 9700,6000,9700,10400,200,*,UP,ALU1 -S 4200,6100,5000,6100,200,*,RIGHT,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 5700,4900,5700,6200,200,*,UP,ALU1 -S 5500,2800,5500,5100,200,*,UP,ALU1 -S 4100,8500,9900,8500,5200,*,RIGHT,NWELL -S 5800,5600,7600,5600,200,*,RIGHT,ALU1 -S 6100,6800,6100,10400,200,*,UP,ALU1 -S 7300,7100,7300,10400,200,*,UP,ALU1 -S 8500,7100,8500,10400,200,*,UP,ALU1 -S 6000,10400,9800,10400,300,*,RIGHT,NTIE -S 6100,10300,6100,11100,300,*,UP,NTIE -S 9700,6100,9700,10500,300,*,UP,NTIE -S 7900,6700,7900,9600,200,*,UP,ALU1 -S 6700,6700,6700,9600,200,*,UP,ALU1 -S 9100,6600,9100,9900,300,*,UP,PDIF -S 8500,6600,8500,9900,200,*,UP,PDIF -S 7900,6600,7900,9900,200,*,UP,PDIF -S 7300,6600,7300,9900,200,*,UP,PDIF -S 6100,6600,6100,9900,300,*,UP,PDIF -S 6700,6600,6700,9900,200,*,UP,PDIF -S 6400,6400,6400,10100,100,*,UP,PTRANS -S 7000,6400,7000,10100,100,*,UP,PTRANS -S 7600,6400,7600,10100,100,*,UP,PTRANS -S 8200,6400,8200,10100,100,*,UP,PTRANS -S 8800,6400,8800,10100,100,*,UP,PTRANS -S 4200,6100,5000,6100,300,*,RIGHT,NTIE -S 4300,6000,4300,11000,300,*,UP,NTIE -S 4900,6600,4900,10400,300,*,UP,PDIF -S 4900,6800,4900,10400,200,*,UP,ALU1 -S 6100,2000,6100,4500,200,*,UP,ALU1 -S 9700,2000,9700,5100,300,*,UP,PTIE -S 9700,2000,9700,5100,300,*,UP,ALU1 -S 4200,5000,5000,5000,300,*,RIGHT,PTIE -S 4200,2100,9800,2100,300,*,RIGHT,PTIE -S 9700,2000,9700,5100,300,*,UP,PTIE -S 4300,2000,4300,5100,300,*,UP,PTIE -S 8500,2600,8500,4500,200,*,UP,NDIF -S 7300,2600,7300,4400,200,*,UP,NDIF -S 4900,2600,4900,4400,300,*,UP,NDIF -S 6100,2600,6100,4400,300,*,UP,NDIF -S 7900,2600,7900,4400,300,*,UP,NDIF -S 5500,2600,5500,4500,300,*,UP,NDIF -S 9100,2600,9100,4500,300,*,UP,NDIF -S 5500,6600,5500,10500,300,*,UP,PDIF -S 6700,2600,6700,4500,200,*,UP,NDIF -S 4900,2000,4900,5100,200,*,UP,ALU1 -S 7600,2400,7600,4700,100,*,UP,NTRANS -S 8200,2400,8200,4700,100,*,UP,NTRANS -S 8800,2400,8800,4700,100,*,UP,NTRANS -S 5200,2400,5200,4700,100,*,UP,NTRANS -S 6400,2400,6400,4700,100,*,UP,NTRANS -S 7000,2400,7000,4700,100,*,UP,NTRANS -S 5200,6400,5200,10700,100,*,UP,PTRANS -S 5400,6100,7200,6100,300,*,RIGHT,NTIE -S 8000,6100,9800,6100,300,*,RIGHT,NTIE -S 8000,5000,9800,5000,300,*,RIGHT,PTIE -S 5400,5000,7200,5000,300,*,RIGHT,PTIE -S 6400,6400,8800,6400,100,*,RIGHT,POLY -S 5200,4700,5200,6400,100,*,UP,POLY -S 6400,4700,8800,4700,100,*,RIGHT,POLY -S 7600,4700,7600,6400,500,*,UP,POLY -S 5500,6100,5500,10400,200,*,UP,ALU1 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 6700,-700,6700,4400,200,*,UP,ALU1 -S 7900,-700,7900,4400,200,*,UP,ALU1 -S 9100,-700,9100,9600,200,*,UP,ALU1 -S 6700,1600,9100,1600,200,*,RIGHT,ALU1 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -B 8600,16800,10000,12000,CONT_VIA,* -B 3800,5600,200,200,CONT_TURN1,* -V 4300,10300,CONT_BODY_N,* -V 4300,9700,CONT_VIA,* -V 4300,9300,CONT_BODY_N,* -V 4300,8900,CONT_BODY_N,* -V 4300,8500,CONT_VIA,* -V 4300,8100,CONT_BODY_N,* -V 4300,7700,CONT_BODY_N,* -V 5200,5600,CONT_POLY,* -V 4300,7300,CONT_BODY_N,* -V 4300,6900,CONT_VIA,* -V 4300,6500,CONT_BODY_N,* -V 4300,6100,CONT_BODY_N,* -V 4900,6100,CONT_BODY_N,* -V 6700,6100,CONT_BODY_N,* -V 6200,6100,CONT_BODY_N,* -V 7100,6100,CONT_BODY_N,* -V 7600,5600,CONT_POLY,* -V 9700,9600,CONT_VIA,* -V 9700,7000,CONT_VIA,* -V 9700,6500,CONT_BODY_N,* -V 9700,6100,CONT_BODY_N,* -V 9700,7600,CONT_BODY_N,* -V 9700,8000,CONT_BODY_N,* -V 9700,8400,CONT_BODY_N,* -V 9700,8800,CONT_BODY_N,* -V 9700,9200,CONT_BODY_N,* -V 9700,10000,CONT_BODY_N,* -V 9700,10400,CONT_BODY_N,* -V 9300,10400,CONT_BODY_N,* -V 8900,10400,CONT_BODY_N,* -V 8500,10400,CONT_BODY_N,* -V 8100,10400,CONT_BODY_N,* -V 7700,10400,CONT_BODY_N,* -V 7300,10400,CONT_BODY_N,* -V 6900,10400,CONT_BODY_N,* -V 6500,10400,CONT_BODY_N,* -V 6100,10400,CONT_BODY_N,* -V 8500,7100,CONT_DIF_P,* -V 8500,9600,CONT_DIF_P,* -V 8500,9200,CONT_DIF_P,* -V 8500,8800,CONT_DIF_P,* -V 8500,8000,CONT_DIF_P,* -V 8500,7600,CONT_DIF_P,* -V 8500,10000,CONT_VIA,* -V 8500,8400,CONT_VIA,* -V 7300,7100,CONT_DIF_P,* -V 7300,7600,CONT_DIF_P,* -V 7300,8000,CONT_DIF_P,* -V 7300,8800,CONT_DIF_P,* -V 7300,9200,CONT_DIF_P,* -V 7300,9600,CONT_DIF_P,* -V 7300,8400,CONT_VIA,* -V 7300,10000,CONT_VIA,* -V 4900,6800,CONT_DIF_P,* -V 4900,10400,CONT_DIF_P,* -V 4900,9600,CONT_DIF_P,* -V 4900,9200,CONT_DIF_P,* -V 4900,8800,CONT_DIF_P,* -V 4900,8000,CONT_DIF_P,* -V 4900,7600,CONT_DIF_P,* -V 4900,7200,CONT_VIA,* -V 4900,10000,CONT_VIA,* -V 4900,8400,CONT_VIA,* -V 6100,7200,CONT_VIA,* -V 6100,8400,CONT_VIA,* -V 6100,10000,CONT_VIA,* -V 6100,6800,CONT_DIF_P,* -V 6100,7600,CONT_DIF_P,* -V 6100,8000,CONT_DIF_P,* -V 6100,8800,CONT_DIF_P,* -V 6100,9200,CONT_DIF_P,* -V 6100,9600,CONT_DIF_P,* -V 6200,5000,CONT_BODY_P,* -V 6600,5000,CONT_VIA,* -V 8100,5000,CONT_BODY_P,* -V 7100,5000,CONT_BODY_P,* -V 9700,2500,CONT_BODY_P,* -V 9700,3300,CONT_BODY_P,* -V 9700,3700,CONT_BODY_P,* -V 9700,4100,CONT_BODY_P,* -V 9700,5000,CONT_BODY_P,* -V 9700,2100,CONT_BODY_P,* -V 9700,4500,CONT_VIA,* -V 9700,2900,CONT_VIA,* -V 4300,5000,CONT_BODY_P,* -V 4300,4500,CONT_VIA,* -V 4300,4100,CONT_BODY_P,* -V 4300,3700,CONT_BODY_P,* -V 4300,3300,CONT_BODY_P,* -V 4300,2900,CONT_VIA,* -V 4300,2500,CONT_BODY_P,* -V 4300,2100,CONT_BODY_P,* -V 5300,2100,CONT_BODY_P,* -V 5700,2100,CONT_BODY_P,* -V 4900,5000,CONT_BODY_P,* -V 8500,5000,CONT_BODY_P,* -V 4900,2100,CONT_BODY_P,* -V 6100,2100,CONT_BODY_P,* -V 7300,2100,CONT_BODY_P,* -V 8500,2100,CONT_BODY_P,* -V 8500,2400,CONT_VIA,* -V 7300,2400,CONT_VIA,* -V 6100,2400,CONT_VIA,* -V 4900,2400,CONT_VIA,* -V 8500,2800,CONT_DIF_N,* -V 7300,2800,CONT_DIF_N,* -V 6100,2800,CONT_DIF_N,* -V 4900,2800,CONT_DIF_N,* -V 4900,3200,CONT_DIF_N,* -V 6100,3200,CONT_DIF_N,* -V 7300,3200,CONT_DIF_N,* -V 8500,3200,CONT_DIF_N,* -V 8500,3600,CONT_DIF_N,* -V 7300,3600,CONT_DIF_N,* -V 6100,3600,CONT_DIF_N,* -V 4900,3600,CONT_DIF_N,* -V 4900,4400,CONT_DIF_N,* -V 4900,4000,CONT_VIA,* -V 8500,4000,CONT_VIA,* -V 7300,4000,CONT_VIA,* -V 6100,4000,CONT_VIA,* -V 8500,4400,CONT_DIF_N,* -V 6100,4400,CONT_DIF_N,* -V 7300,4400,CONT_DIF_N,* -V 9100,3600,CONT_DIF_N,* -V 9100,4000,CONT_DIF_N,* -V 9100,4400,CONT_DIF_N,* -V 9100,2800,CONT_DIF_N,* -V 7900,3600,CONT_DIF_N,* -V 7900,3200,CONT_DIF_N,* -V 7900,4400,CONT_DIF_N,* -V 7900,4000,CONT_DIF_N,* -V 6700,4000,CONT_DIF_N,* -V 6700,4400,CONT_DIF_N,* -V 6700,2800,CONT_DIF_N,* -V 6700,3200,CONT_DIF_N,* -V 6700,3600,CONT_DIF_N,* -V 9100,3200,CONT_DIF_N,* -V 7900,2800,CONT_DIF_N,* -V 5500,4000,CONT_DIF_N,* -V 5500,4400,CONT_DIF_N,* -V 5500,2800,CONT_DIF_N,* -V 5500,3200,CONT_DIF_N,* -V 5500,3600,CONT_DIF_N,* -V 9100,9200,CONT_DIF_P,* -V 9100,9600,CONT_DIF_P,* -V 9100,6800,CONT_DIF_P,* -V 9100,7200,CONT_DIF_P,* -V 9100,7600,CONT_DIF_P,* -V 9100,8000,CONT_DIF_P,* -V 7900,8800,CONT_DIF_P,* -V 7900,8400,CONT_DIF_P,* -V 9100,8400,CONT_DIF_P,* -V 9100,8800,CONT_DIF_P,* -V 7900,7200,CONT_DIF_P,* -V 7900,6800,CONT_DIF_P,* -V 7900,9600,CONT_DIF_P,* -V 7900,9200,CONT_DIF_P,* -V 6700,6800,CONT_DIF_P,* -V 6700,7200,CONT_DIF_P,* -V 6700,7600,CONT_DIF_P,* -V 6700,8000,CONT_DIF_P,* -V 6700,8400,CONT_DIF_P,* -V 6700,8800,CONT_DIF_P,* -V 7900,8000,CONT_DIF_P,* -V 7900,7600,CONT_DIF_P,* -V 6700,9200,CONT_DIF_P,* -V 6700,9600,CONT_DIF_P,* -V 5500,10000,CONT_DIF_P,* -V 5500,10400,CONT_DIF_P,* -V 5500,6800,CONT_DIF_P,* -V 5500,7200,CONT_DIF_P,* -V 5500,7600,CONT_DIF_P,* -V 5500,8000,CONT_DIF_P,* -V 5500,8400,CONT_DIF_P,* -V 5500,8800,CONT_DIF_P,* -V 5500,9200,CONT_DIF_P,* -V 5500,9600,CONT_DIF_P,* -V 3800,200,CONT_VIA,* -V 3800,1000,CONT_VIA,* -V 6700,-700,CONT_VIA,* -V 7900,-700,CONT_VIA,* -V 9100,-700,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palvddi_sp.ap b/alliance/share/cells/padlib/palvddi_sp.ap deleted file mode 100644 index c488a147..00000000 --- a/alliance/share/cells/padlib/palvddi_sp.ap +++ /dev/null @@ -1,44 +0,0 @@ -V ALLIANCE : 6 -H palvddi_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 8600,-700,10000,vddi,0,SOUTH,ALU1 -C 8600,-700,10000,vddi,2,SOUTH,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,8400,4000,vddi,4,EAST,ALU2 -C 0,8400,4000,vddi,3,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,8400,17100,8400,4000,vddi,RIGHT,ALU2 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 8600,-700,8600,35600,10000,*,UP,ALU1 -V 5700,-400,CONT_VIA,* -V 5200,-400,CONT_VIA,* -V 4700,-400,CONT_VIA,* -V 4200,-400,CONT_VIA,* -V 3700,-400,CONT_VIA,* -V 9700,-400,CONT_VIA,* -V 10200,-400,CONT_VIA,* -V 7700,-400,CONT_VIA,* -V 8200,-400,CONT_VIA,* -V 8700,-400,CONT_VIA,* -V 9200,-400,CONT_VIA,* -V 6700,-400,CONT_VIA,* -V 7200,-400,CONT_VIA,* -V 6200,-400,CONT_VIA,* -V 10700,-400,CONT_VIA,* -V 11200,-400,CONT_VIA,* -V 11700,-400,CONT_VIA,* -V 12200,-400,CONT_VIA,* -V 13200,-400,CONT_VIA,* -V 12700,-400,CONT_VIA,* -B 8600,-500,10000,400,CONT_TURN2,* -B 8600,8400,10000,4000,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palvddick_sp.ap b/alliance/share/cells/padlib/palvddick_sp.ap deleted file mode 100644 index dba9f897..00000000 --- a/alliance/share/cells/padlib/palvddick_sp.ap +++ /dev/null @@ -1,411 +0,0 @@ -V ALLIANCE : 6 -H palvddick_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 8600,-700,10000,vddi,0,SOUTH,ALU1 -C 17200,600,1200,ck,1,EAST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 17200,8400,4000,vddi,4,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 0,8400,4000,vddi,3,WEST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 8600,-700,10000,vddi,1,SOUTH,ALU2 -C 15500,-700,200,cko,3,SOUTH,ALU2 -C 15500,-700,200,cko,2,SOUTH,ALU1 -C 1700,-700,200,cko,1,SOUTH,ALU2 -C 1700,-700,200,cko,0,SOUTH,ALU1 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 15500,-700,15500,1500,200,*,UP,ALU1 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 1700,-700,1700,1600,200,*,DOWN,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 8600,-700,8600,35600,10000,*,UP,ALU1 -S 15200,5200,15800,5200,100,*,RIGHT,POLY -S 14900,7100,15500,7100,100,*,RIGHT,POLY -S 13600,5700,14100,5700,300,*,RIGHT,PTIE -S 14300,5200,14300,7100,100,*,DOWN,POLY -S 14300,5200,14600,5200,100,*,RIGHT,POLY -S 14200,2100,16800,2100,300,*,LEFT,PTIE -S 14300,2100,14300,3400,300,*,UP,PTIE -S 13300,6800,14100,6800,300,*,RIGHT,NTIE -S 14400,300,14400,3800,200,*,DOWN,ALU1 -S 13600,3300,14300,3300,300,*,LEFT,PTIE -S 14300,4400,14300,6300,200,*,DOWN,ALU1 -S 14600,3700,14600,3900,100,*,DOWN,POLY -S 13200,12700,16600,12700,400,*,RIGHT,NWELL -S 13200,9700,16600,9700,6200,*,RIGHT,NWELL -S 14300,7100,14300,9400,100,*,UP,PTRANS -S 14900,7100,14900,12400,100,*,UP,PTRANS -S 15500,7100,15500,12400,100,*,UP,PTRANS -S 13400,6700,13400,9800,300,*,UP,NTIE -S 13300,9700,14100,9700,300,*,RIGHT,NTIE -S 15200,7300,15200,12200,200,*,DOWN,PDIF -S 15800,7300,15800,12200,300,*,DOWN,PDIF -S 14600,7300,14600,12200,300,*,DOWN,PDIF -S 14000,7300,14000,9200,300,*,DOWN,PDIF -S 14000,9600,14000,12800,300,*,UP,NTIE -S 14000,12700,16500,12700,300,*,RIGHT,NTIE -S 16400,6700,16400,12800,300,*,UP,NTIE -S 14000,6300,14000,9100,200,*,DOWN,ALU1 -S 15200,6300,15200,11900,200,*,DOWN,ALU1 -S 16700,2100,16700,5800,300,*,DOWN,PTIE -S 15800,2400,15800,5200,100,*,DOWN,NTRANS -S 14600,3900,14600,5200,100,*,DOWN,NTRANS -S 15200,2400,15200,5200,100,*,DOWN,NTRANS -S 16100,2600,16100,5000,300,*,DOWN,NDIF -S 14300,4100,14300,5000,300,*,DOWN,NDIF -S 14900,2600,14900,5000,300,*,DOWN,NDIF -S 15500,2600,15500,5000,300,*,DOWN,NDIF -S 13700,3400,13700,5800,300,*,UP,PTIE -S 14900,2100,14900,5800,200,*,DOWN,ALU1 -S 15500,1500,15500,6300,200,*,DOWN,ALU1 -S 15400,5200,15400,7100,200,*,UP,POLY -S 14700,6300,15300,6300,300,*,LEFT,POLY -S 15700,5700,16700,5700,300,*,RIGHT,PTIE -S 14500,5700,15100,5700,300,*,RIGHT,PTIE -S 15700,6800,16400,6800,300,*,RIGHT,NTIE -S 14500,6800,15100,6800,300,*,RIGHT,NTIE -S 1400,5200,2000,5200,100,*,RIGHT,POLY -S 1700,7100,2300,7100,100,*,RIGHT,POLY -S 3100,5700,3600,5700,300,*,RIGHT,PTIE -S 2900,5200,2900,7100,100,*,UP,POLY -S 2600,5200,2900,5200,100,*,RIGHT,POLY -S 400,2100,3000,2100,300,*,LEFT,PTIE -S 2900,2100,2900,3400,300,*,DOWN,PTIE -S 3100,6800,3900,6800,300,*,RIGHT,NTIE -S 2800,300,2800,3800,200,*,UP,ALU1 -S 2900,3300,3600,3300,300,*,LEFT,PTIE -S 2900,4400,2900,6300,200,*,UP,ALU1 -S 2600,3700,2600,3900,100,*,UP,POLY -S 600,12700,4000,12700,400,*,RIGHT,NWELL -S 600,9700,4000,9700,6200,*,RIGHT,NWELL -S 2900,7100,2900,9400,100,*,DOWN,PTRANS -S 2300,7100,2300,12400,100,*,DOWN,PTRANS -S 1700,7100,1700,12400,100,*,DOWN,PTRANS -S 3800,6700,3800,9800,300,*,DOWN,NTIE -S 3100,9700,3900,9700,300,*,RIGHT,NTIE -S 2000,7300,2000,12200,200,*,UP,PDIF -S 1400,7300,1400,12200,300,*,UP,PDIF -S 2600,7300,2600,12200,300,*,UP,PDIF -S 3200,7300,3200,9200,300,*,UP,PDIF -S 3200,9600,3200,12800,300,*,DOWN,NTIE -S 700,12700,3200,12700,300,*,RIGHT,NTIE -S 800,6700,800,12800,300,*,DOWN,NTIE -S 3200,6300,3200,9100,200,*,UP,ALU1 -S 2000,6300,2000,11900,200,*,UP,ALU1 -S 500,2100,500,5800,300,*,UP,PTIE -S 1400,2400,1400,5200,100,*,UP,NTRANS -S 2600,3900,2600,5200,100,*,UP,NTRANS -S 2000,2400,2000,5200,100,*,UP,NTRANS -S 1100,2600,1100,5000,300,*,UP,NDIF -S 2900,4100,2900,5000,300,*,UP,NDIF -S 2300,2600,2300,5000,300,*,UP,NDIF -S 1700,2600,1700,5000,300,*,UP,NDIF -S 3500,3400,3500,5800,300,*,DOWN,PTIE -S 2300,2100,2300,5800,200,*,UP,ALU1 -S 1700,1500,1700,6300,200,*,UP,ALU1 -S 1800,5200,1800,7100,200,*,DOWN,POLY -S 1900,6300,2500,6300,300,*,LEFT,POLY -S 500,5700,1500,5700,300,*,RIGHT,PTIE -S 2100,5700,2700,5700,300,*,RIGHT,PTIE -S 800,6800,1500,6800,300,*,RIGHT,NTIE -S 2100,6800,2700,6800,300,*,RIGHT,NTIE -S 1700,1600,15700,1600,200,*,RIGHT,ALU2 -S 3200,9600,3200,12800,200,*,UP,ALU1 -S 14000,9600,14000,12800,200,*,DOWN,ALU1 -S 14000,12600,16500,12600,500,*,LEFT,ALU1 -S 700,12600,3200,12600,500,*,LEFT,ALU1 -S 2500,6300,3200,6300,200,*,RIGHT,ALU1 -S 14000,6300,14700,6300,200,*,RIGHT,ALU1 -S 15200,6300,15500,6300,200,*,RIGHT,ALU1 -S 1700,6300,2000,6300,200,*,RIGHT,ALU1 -S 2600,6800,2600,12800,200,*,UP,ALU1 -S 800,2100,800,5800,900,*,UP,ALU1 -S 400,2100,1200,2100,200,*,LEFT,ALU1 -S 14600,6800,14600,12800,200,*,DOWN,ALU1 -S 15800,6800,15800,12800,200,*,DOWN,ALU1 -S 16200,6800,16200,12800,700,*,UP,ALU1 -S 15800,6800,16500,6800,200,*,LEFT,ALU1 -S 1000,6800,1000,12800,700,*,DOWN,ALU1 -S 1400,6800,1400,12800,200,*,UP,ALU1 -S 700,6800,1400,6800,200,*,LEFT,ALU1 -S 16400,2100,16400,5800,900,*,DOWN,ALU1 -S 16000,2100,16800,2100,200,*,RIGHT,ALU1 -S 1500,1600,2100,1600,200,*,LEFT,ALU1 -S 15100,1600,15700,1600,200,*,LEFT,ALU1 -V 5700,-400,CONT_VIA,* -V 5200,-400,CONT_VIA,* -V 4700,-400,CONT_VIA,* -V 4200,-400,CONT_VIA,* -V 3700,-400,CONT_VIA,* -V 9700,-400,CONT_VIA,* -V 10200,-400,CONT_VIA,* -V 7700,-400,CONT_VIA,* -V 8200,-400,CONT_VIA,* -V 8700,-400,CONT_VIA,* -V 9200,-400,CONT_VIA,* -V 6700,-400,CONT_VIA,* -V 7200,-400,CONT_VIA,* -V 6200,-400,CONT_VIA,* -V 10700,-400,CONT_VIA,* -V 11200,-400,CONT_VIA,* -V 11700,-400,CONT_VIA,* -V 12200,-400,CONT_VIA,* -V 13200,-400,CONT_VIA,* -V 12700,-400,CONT_VIA,* -B 8600,-500,10000,400,CONT_TURN2,* -V 1500,1600,CONT_VIA,* -V 15700,1600,CONT_VIA,* -V 15500,-700,CONT_VIA,* -V 1700,-700,CONT_VIA,* -V 16400,9900,CONT_VIA,* -V 16400,10300,CONT_BODY_N,* -V 14700,6300,CONT_POLY,* -V 16700,5700,CONT_BODY_P,* -V 16700,5300,CONT_VIA,* -V 16700,4900,CONT_BODY_P,* -V 16700,4500,CONT_BODY_P,* -V 16700,4100,CONT_BODY_P,* -V 16700,3700,CONT_VIA,* -V 16700,3300,CONT_BODY_P,* -V 16700,2900,CONT_BODY_P,* -V 16700,2500,CONT_BODY_P,* -V 16700,2100,CONT_BODY_P,* -V 14900,2100,CONT_BODY_P,* -V 16100,2100,CONT_BODY_P,* -V 14900,2500,CONT_VIA,* -V 16100,2500,CONT_VIA,* -V 16100,5300,CONT_VIA,* -V 14900,5300,CONT_VIA,* -V 14900,5700,CONT_BODY_P,* -V 16100,5700,CONT_BODY_P,* -V 16400,9100,CONT_BODY_N,* -V 16400,9500,CONT_BODY_N,* -V 14000,12300,CONT_BODY_N,* -V 14000,11900,CONT_BODY_N,* -V 14000,11500,CONT_BODY_N,* -V 14000,11100,CONT_BODY_N,* -V 14000,10700,CONT_BODY_N,* -V 16400,10700,CONT_BODY_N,* -V 16400,11100,CONT_BODY_N,* -V 16400,11500,CONT_BODY_N,* -V 16400,11900,CONT_BODY_N,* -V 16400,12300,CONT_BODY_N,* -V 16400,12700,CONT_BODY_N,* -V 16000,12700,CONT_BODY_N,* -V 15600,12700,CONT_BODY_N,* -V 15200,12700,CONT_BODY_N,* -V 14800,12700,CONT_BODY_N,* -V 14400,12700,CONT_BODY_N,* -V 14000,12700,CONT_BODY_N,* -V 14000,9700,CONT_BODY_N,* -V 16400,8300,CONT_BODY_N,* -V 16400,7900,CONT_BODY_N,* -V 16400,7500,CONT_BODY_N,* -V 16400,7100,CONT_VIA,* -V 16400,8700,CONT_VIA,* -V 14300,4400,CONT_DIF_N,* -V 14400,3800,CONT_POLY,* -V 16400,6800,CONT_BODY_N,* -V 14000,8300,CONT_DIF_P,* -V 14000,8700,CONT_DIF_P,* -V 14000,9100,CONT_DIF_P,* -V 14000,7500,CONT_DIF_P,* -V 14000,7900,CONT_DIF_P,* -V 14600,7100,CONT_VIA,* -V 14600,8700,CONT_VIA,* -V 14600,6800,CONT_BODY_N,* -V 14600,7900,CONT_DIF_P,* -V 14600,8300,CONT_DIF_P,* -V 14600,9100,CONT_DIF_P,* -V 14600,9500,CONT_DIF_P,* -V 14600,9900,CONT_DIF_P,* -V 14600,7500,CONT_DIF_P,* -V 15200,11900,CONT_DIF_P,* -V 15200,7500,CONT_DIF_P,* -V 15200,11500,CONT_DIF_P,* -V 15200,9500,CONT_DIF_P,* -V 15200,9100,CONT_DIF_P,* -V 15200,8700,CONT_DIF_P,* -V 15200,8300,CONT_DIF_P,* -V 15200,7900,CONT_DIF_P,* -V 15200,11100,CONT_DIF_P,* -V 15200,10700,CONT_DIF_P,* -V 15200,10300,CONT_DIF_P,* -V 15200,9900,CONT_DIF_P,* -V 15800,8700,CONT_VIA,* -V 15800,7100,CONT_VIA,* -V 15800,6800,CONT_BODY_N,* -V 15800,7500,CONT_DIF_P,* -V 15800,7900,CONT_DIF_P,* -V 15800,8300,CONT_DIF_P,* -V 15800,9100,CONT_DIF_P,* -V 15800,9500,CONT_DIF_P,* -V 15800,9900,CONT_DIF_P,* -V 16100,2900,CONT_DIF_N,* -V 16100,3300,CONT_DIF_N,* -V 16100,3700,CONT_DIF_N,* -V 16100,4100,CONT_DIF_N,* -V 16100,4500,CONT_DIF_N,* -V 16100,4900,CONT_DIF_N,* -V 14900,3200,CONT_DIF_N,* -V 14900,2800,CONT_DIF_N,* -V 15500,4800,CONT_DIF_N,* -V 15500,4400,CONT_DIF_N,* -V 15500,4000,CONT_DIF_N,* -V 15500,3600,CONT_DIF_N,* -V 15500,3200,CONT_DIF_N,* -V 15500,2800,CONT_DIF_N,* -V 14300,4900,CONT_DIF_N,* -V 14900,4800,CONT_DIF_N,* -V 14900,4400,CONT_DIF_N,* -V 14900,4000,CONT_DIF_N,* -V 14900,3600,CONT_DIF_N,* -V 14400,200,CONT_VIA,* -V 14400,1000,CONT_VIA,* -V 14000,10200,CONT_VIA,* -V 14600,10200,CONT_VIA,* -V 15800,10200,CONT_VIA,* -V 14600,11700,CONT_DIF_P,* -V 14600,10500,CONT_DIF_P,* -V 14600,10900,CONT_DIF_P,* -V 14600,11300,CONT_DIF_P,* -V 15800,10500,CONT_DIF_P,* -V 15800,10900,CONT_DIF_P,* -V 15800,11300,CONT_DIF_P,* -V 15800,11700,CONT_DIF_P,* -V 15800,12100,CONT_DIF_P,* -V 14600,12100,CONT_DIF_P,* -V 800,9900,CONT_VIA,* -V 800,10300,CONT_BODY_N,* -V 2500,6300,CONT_POLY,* -V 500,5700,CONT_BODY_P,* -V 500,5300,CONT_VIA,* -V 500,4900,CONT_BODY_P,* -V 500,4500,CONT_BODY_P,* -V 500,4100,CONT_BODY_P,* -V 500,3700,CONT_VIA,* -V 500,3300,CONT_BODY_P,* -V 500,2900,CONT_BODY_P,* -V 500,2500,CONT_BODY_P,* -V 500,2100,CONT_BODY_P,* -V 2300,2100,CONT_BODY_P,* -V 1100,2100,CONT_BODY_P,* -V 2300,2500,CONT_VIA,* -V 1100,2500,CONT_VIA,* -V 1100,5300,CONT_VIA,* -V 2300,5300,CONT_VIA,* -V 2300,5700,CONT_BODY_P,* -V 1100,5700,CONT_BODY_P,* -V 800,9100,CONT_BODY_N,* -V 800,9500,CONT_BODY_N,* -V 3200,12300,CONT_BODY_N,* -V 3200,11900,CONT_BODY_N,* -V 3200,11500,CONT_BODY_N,* -V 3200,11100,CONT_BODY_N,* -V 3200,10700,CONT_BODY_N,* -V 800,10700,CONT_BODY_N,* -V 800,11100,CONT_BODY_N,* -V 800,11500,CONT_BODY_N,* -V 800,11900,CONT_BODY_N,* -V 800,12300,CONT_BODY_N,* -V 800,12700,CONT_BODY_N,* -V 1200,12700,CONT_BODY_N,* -V 1600,12700,CONT_BODY_N,* -V 2000,12700,CONT_BODY_N,* -V 2400,12700,CONT_BODY_N,* -V 2800,12700,CONT_BODY_N,* -V 3200,12700,CONT_BODY_N,* -V 3200,9700,CONT_BODY_N,* -V 800,8300,CONT_BODY_N,* -V 800,7900,CONT_BODY_N,* -V 800,7500,CONT_BODY_N,* -V 800,7100,CONT_VIA,* -V 800,8700,CONT_VIA,* -V 2900,4400,CONT_DIF_N,* -V 2800,3800,CONT_POLY,* -V 800,6800,CONT_BODY_N,* -V 3200,8300,CONT_DIF_P,* -V 3200,8700,CONT_DIF_P,* -V 3200,9100,CONT_DIF_P,* -V 3200,7500,CONT_DIF_P,* -V 3200,7900,CONT_DIF_P,* -V 2600,7100,CONT_VIA,* -V 2600,8700,CONT_VIA,* -V 2600,6800,CONT_BODY_N,* -V 2600,7900,CONT_DIF_P,* -V 2600,8300,CONT_DIF_P,* -V 2600,9100,CONT_DIF_P,* -V 2600,9500,CONT_DIF_P,* -V 2600,9900,CONT_DIF_P,* -V 2600,7500,CONT_DIF_P,* -V 2000,11900,CONT_DIF_P,* -V 2000,7500,CONT_DIF_P,* -V 2000,11500,CONT_DIF_P,* -V 2000,9500,CONT_DIF_P,* -V 2000,9100,CONT_DIF_P,* -V 2000,8700,CONT_DIF_P,* -V 2000,8300,CONT_DIF_P,* -V 2000,7900,CONT_DIF_P,* -V 2000,11100,CONT_DIF_P,* -V 2000,10700,CONT_DIF_P,* -V 2000,10300,CONT_DIF_P,* -V 2000,9900,CONT_DIF_P,* -V 1400,8700,CONT_VIA,* -V 1400,7100,CONT_VIA,* -V 1400,6800,CONT_BODY_N,* -V 1400,7500,CONT_DIF_P,* -V 1400,7900,CONT_DIF_P,* -V 1400,8300,CONT_DIF_P,* -V 1400,9100,CONT_DIF_P,* -V 1400,9500,CONT_DIF_P,* -V 1400,9900,CONT_DIF_P,* -V 1100,2900,CONT_DIF_N,* -V 1100,3300,CONT_DIF_N,* -V 1100,3700,CONT_DIF_N,* -V 1100,4100,CONT_DIF_N,* -V 1100,4500,CONT_DIF_N,* -V 1100,4900,CONT_DIF_N,* -V 2300,3200,CONT_DIF_N,* -V 2300,2800,CONT_DIF_N,* -V 1700,4800,CONT_DIF_N,* -V 1700,4400,CONT_DIF_N,* -V 1700,4000,CONT_DIF_N,* -V 1700,3600,CONT_DIF_N,* -V 1700,3200,CONT_DIF_N,* -V 1700,2800,CONT_DIF_N,* -V 2900,4900,CONT_DIF_N,* -V 2300,4800,CONT_DIF_N,* -V 2300,4400,CONT_DIF_N,* -V 2300,4000,CONT_DIF_N,* -V 2300,3600,CONT_DIF_N,* -V 2800,200,CONT_VIA,* -V 2800,1000,CONT_VIA,* -V 3200,10200,CONT_VIA,* -V 2600,10200,CONT_VIA,* -V 1400,10200,CONT_VIA,* -V 2600,11700,CONT_DIF_P,* -V 2600,10500,CONT_DIF_P,* -V 2600,10900,CONT_DIF_P,* -V 2600,11300,CONT_DIF_P,* -V 1400,10500,CONT_DIF_P,* -V 1400,10900,CONT_DIF_P,* -V 1400,11300,CONT_DIF_P,* -V 1400,11700,CONT_DIF_P,* -V 1400,12100,CONT_DIF_P,* -V 2600,12100,CONT_DIF_P,* -B 8600,8400,10000,4000,CONT_VIA,* -B 3200,6300,200,200,CONT_TURN1,* -B 2000,6300,200,200,CONT_TURN1,* -B 1700,6300,200,200,CONT_TURN1,* -B 15500,6300,200,200,CONT_TURN1,* -B 15200,6300,200,200,CONT_TURN1,* -B 14000,6300,200,200,CONT_TURN1,* -V 2100,1600,CONT_VIA,* -V 15100,1600,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palvsse_sp.ap b/alliance/share/cells/padlib/palvsse_sp.ap deleted file mode 100644 index dbf5496e..00000000 --- a/alliance/share/cells/padlib/palvsse_sp.ap +++ /dev/null @@ -1,21 +0,0 @@ -V ALLIANCE : 6 -H palvsse_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 0,29600,12000,vsse,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -S 8600,23600,8600,35600,10000,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -B 8600,29600,10000,12000,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palvsseck_sp.ap b/alliance/share/cells/padlib/palvsseck_sp.ap deleted file mode 100644 index 2b805b4f..00000000 --- a/alliance/share/cells/padlib/palvsseck_sp.ap +++ /dev/null @@ -1,290 +0,0 @@ -V ALLIANCE : 6 -H palvsseck_sp,P,13/10/2000,100 -A 0,-700,17200,35600 -C 9100,-700,200,cko,4,SOUTH,ALU1 -C 9100,-700,200,cko,5,SOUTH,ALU2 -C 7900,-700,200,cko,2,SOUTH,ALU1 -C 7900,-700,200,cko,3,SOUTH,ALU2 -C 6700,-700,200,cko,0,SOUTH,ALU1 -C 6700,-700,200,cko,1,SOUTH,ALU2 -C 17200,16800,12000,vdde,1,EAST,ALU2 -C 0,16800,12000,vdde,0,WEST,ALU2 -C 17200,8400,4000,vddi,1,EAST,ALU2 -C 0,8400,4000,vddi,0,WEST,ALU2 -C 17200,4000,4000,vssi,1,EAST,ALU2 -C 0,4000,4000,vssi,0,WEST,ALU2 -C 17200,600,1200,ck,1,EAST,ALU2 -C 0,600,1200,ck,0,WEST,ALU2 -C 17200,29600,12000,vsse,1,EAST,ALU2 -C 0,29600,12000,vsse,0,WEST,ALU2 -S 8600,23700,8600,35600,10000,*,UP,ALU1 -S 0,8400,17200,8400,4000,vddi,RIGHT,ALU2 -S 0,4000,17200,4000,4000,vssi,RIGHT,ALU2 -S 0,16800,17200,16800,12000,vdde,RIGHT,ALU2 -S 6700,1600,9100,1600,200,*,RIGHT,ALU1 -S 9100,-700,9100,9600,200,*,UP,ALU1 -S 7900,-700,7900,4400,200,*,UP,ALU1 -S 6700,-700,6700,4400,200,*,UP,ALU1 -S 0,600,17200,600,1200,ck,RIGHT,ALU2 -S 5500,6100,5500,10400,200,*,UP,ALU1 -S 7600,4700,7600,6400,500,*,UP,POLY -S 6400,4700,8800,4700,100,*,RIGHT,POLY -S 5200,4700,5200,6400,100,*,UP,POLY -S 6400,6400,8800,6400,100,*,RIGHT,POLY -S 5400,5000,7200,5000,300,*,RIGHT,PTIE -S 8000,5000,9800,5000,300,*,RIGHT,PTIE -S 8000,6100,9800,6100,300,*,RIGHT,NTIE -S 5400,6100,7200,6100,300,*,RIGHT,NTIE -S 5200,6400,5200,10700,100,*,UP,PTRANS -S 7000,2400,7000,4700,100,*,UP,NTRANS -S 6400,2400,6400,4700,100,*,UP,NTRANS -S 5200,2400,5200,4700,100,*,UP,NTRANS -S 8800,2400,8800,4700,100,*,UP,NTRANS -S 8200,2400,8200,4700,100,*,UP,NTRANS -S 7600,2400,7600,4700,100,*,UP,NTRANS -S 4900,2000,4900,5100,200,*,UP,ALU1 -S 6700,2600,6700,4500,200,*,UP,NDIF -S 5500,6600,5500,10500,300,*,UP,PDIF -S 9100,2600,9100,4500,300,*,UP,NDIF -S 5500,2600,5500,4500,300,*,UP,NDIF -S 7900,2600,7900,4400,300,*,UP,NDIF -S 6100,2600,6100,4400,300,*,UP,NDIF -S 4900,2600,4900,4400,300,*,UP,NDIF -S 7300,2600,7300,4400,200,*,UP,NDIF -S 8500,2600,8500,4500,200,*,UP,NDIF -S 4300,2000,4300,5100,300,*,UP,PTIE -S 9700,2000,9700,5100,300,*,UP,PTIE -S 4200,2100,9800,2100,300,*,RIGHT,PTIE -S 4200,5000,5000,5000,300,*,RIGHT,PTIE -S 9700,2000,9700,5100,300,*,UP,ALU1 -S 9700,2000,9700,5100,300,*,UP,PTIE -S 6100,2000,6100,4500,200,*,UP,ALU1 -S 4900,6800,4900,10400,200,*,UP,ALU1 -S 4900,6600,4900,10400,300,*,UP,PDIF -S 4300,6000,4300,11000,300,*,UP,NTIE -S 4200,6100,5000,6100,300,*,RIGHT,NTIE -S 8800,6400,8800,10100,100,*,UP,PTRANS -S 8200,6400,8200,10100,100,*,UP,PTRANS -S 7600,6400,7600,10100,100,*,UP,PTRANS -S 7000,6400,7000,10100,100,*,UP,PTRANS -S 6400,6400,6400,10100,100,*,UP,PTRANS -S 6700,6600,6700,9900,200,*,UP,PDIF -S 6100,6600,6100,9900,300,*,UP,PDIF -S 7300,6600,7300,9900,200,*,UP,PDIF -S 7900,6600,7900,9900,200,*,UP,PDIF -S 8500,6600,8500,9900,200,*,UP,PDIF -S 9100,6600,9100,9900,300,*,UP,PDIF -S 6700,6700,6700,9600,200,*,UP,ALU1 -S 7900,6700,7900,9600,200,*,UP,ALU1 -S 9700,6100,9700,10500,300,*,UP,NTIE -S 6100,10300,6100,11100,300,*,UP,NTIE -S 6000,10400,9800,10400,300,*,RIGHT,NTIE -S 8500,7100,8500,10400,200,*,UP,ALU1 -S 7300,7100,7300,10400,200,*,UP,ALU1 -S 6100,6800,6100,10400,200,*,UP,ALU1 -S 5800,5600,7600,5600,200,*,RIGHT,ALU1 -S 4100,8500,9900,8500,5200,*,RIGHT,NWELL -S 5500,2800,5500,5100,200,*,UP,ALU1 -S 5700,4900,5700,6200,200,*,UP,ALU1 -S 0,29600,17200,29600,12000,vsse,RIGHT,ALU2 -S 4200,6100,5000,6100,200,*,RIGHT,ALU1 -S 9700,6000,9700,10400,200,*,UP,ALU1 -S 6200,4400,6200,5000,200,*,UP,ALU1 -S 3800,5600,5200,5600,200,*,RIGHT,ALU1 -S 3800,100,3800,5600,200,*,UP,ALU1 -S 6200,5000,8500,5000,200,*,RIGHT,ALU1 -S 4300,6100,4300,10400,300,*,UP,ALU1 -S 6200,6100,6200,6900,200,*,UP,ALU1 -S 6200,6100,7200,6100,200,*,RIGHT,ALU1 -S 6700,6600,9100,6600,200,*,RIGHT,ALU1 -S 6100,10400,9700,10400,200,*,RIGHT,ALU1 -S 4300,2000,4300,5100,200,*,UP,ALU1 -S 4300,2100,6100,2100,300,*,RIGHT,ALU1 -S 7300,2200,7300,4500,200,*,UP,ALU1 -S 8500,2100,8500,4900,200,*,UP,ALU1 -B 8600,29600,10000,12000,CONT_VIA,* -V 9100,-700,CONT_VIA,* -V 7900,-700,CONT_VIA,* -V 6700,-700,CONT_VIA,* -V 3800,1000,CONT_VIA,* -V 3800,200,CONT_VIA,* -V 5500,9600,CONT_DIF_P,* -V 5500,9200,CONT_DIF_P,* -V 5500,8800,CONT_DIF_P,* -V 5500,8400,CONT_DIF_P,* -V 5500,8000,CONT_DIF_P,* -V 5500,7600,CONT_DIF_P,* -V 5500,7200,CONT_DIF_P,* -V 5500,6800,CONT_DIF_P,* -V 5500,10400,CONT_DIF_P,* -V 5500,10000,CONT_DIF_P,* -V 6700,9600,CONT_DIF_P,* -V 6700,9200,CONT_DIF_P,* -V 7900,7600,CONT_DIF_P,* -V 7900,8000,CONT_DIF_P,* -V 6700,8800,CONT_DIF_P,* -V 6700,8400,CONT_DIF_P,* -V 6700,8000,CONT_DIF_P,* -V 6700,7600,CONT_DIF_P,* -V 6700,7200,CONT_DIF_P,* -V 6700,6800,CONT_DIF_P,* -V 7900,9200,CONT_DIF_P,* -V 7900,9600,CONT_DIF_P,* -V 7900,6800,CONT_DIF_P,* -V 7900,7200,CONT_DIF_P,* -V 9100,8800,CONT_DIF_P,* -V 9100,8400,CONT_DIF_P,* -V 7900,8400,CONT_DIF_P,* -V 7900,8800,CONT_DIF_P,* -V 9100,8000,CONT_DIF_P,* -V 9100,7600,CONT_DIF_P,* -V 9100,7200,CONT_DIF_P,* -V 9100,6800,CONT_DIF_P,* -V 9100,9600,CONT_DIF_P,* -V 9100,9200,CONT_DIF_P,* -V 5500,3600,CONT_DIF_N,* -V 5500,3200,CONT_DIF_N,* -V 5500,2800,CONT_DIF_N,* -V 5500,4400,CONT_DIF_N,* -V 5500,4000,CONT_DIF_N,* -V 7900,2800,CONT_DIF_N,* -V 9100,3200,CONT_DIF_N,* -V 6700,3600,CONT_DIF_N,* -V 6700,3200,CONT_DIF_N,* -V 6700,2800,CONT_DIF_N,* -V 6700,4400,CONT_DIF_N,* -V 6700,4000,CONT_DIF_N,* -V 7900,4000,CONT_DIF_N,* -V 7900,4400,CONT_DIF_N,* -V 7900,3200,CONT_DIF_N,* -V 7900,3600,CONT_DIF_N,* -V 9100,2800,CONT_DIF_N,* -V 9100,4400,CONT_DIF_N,* -V 9100,4000,CONT_DIF_N,* -V 9100,3600,CONT_DIF_N,* -V 7300,4400,CONT_DIF_N,* -V 6100,4400,CONT_DIF_N,* -V 8500,4400,CONT_DIF_N,* -V 6100,4000,CONT_VIA,* -V 7300,4000,CONT_VIA,* -V 8500,4000,CONT_VIA,* -V 4900,4000,CONT_VIA,* -V 4900,4400,CONT_DIF_N,* -V 4900,3600,CONT_DIF_N,* -V 6100,3600,CONT_DIF_N,* -V 7300,3600,CONT_DIF_N,* -V 8500,3600,CONT_DIF_N,* -V 8500,3200,CONT_DIF_N,* -V 7300,3200,CONT_DIF_N,* -V 6100,3200,CONT_DIF_N,* -V 4900,3200,CONT_DIF_N,* -V 4900,2800,CONT_DIF_N,* -V 6100,2800,CONT_DIF_N,* -V 7300,2800,CONT_DIF_N,* -V 8500,2800,CONT_DIF_N,* -V 4900,2400,CONT_VIA,* -V 6100,2400,CONT_VIA,* -V 7300,2400,CONT_VIA,* -V 8500,2400,CONT_VIA,* -V 8500,2100,CONT_BODY_P,* -V 7300,2100,CONT_BODY_P,* -V 6100,2100,CONT_BODY_P,* -V 4900,2100,CONT_BODY_P,* -V 8500,5000,CONT_BODY_P,* -V 4900,5000,CONT_BODY_P,* -V 5700,2100,CONT_BODY_P,* -V 5300,2100,CONT_BODY_P,* -V 4300,2100,CONT_BODY_P,* -V 4300,2500,CONT_BODY_P,* -V 4300,2900,CONT_VIA,* -V 4300,3300,CONT_BODY_P,* -V 4300,3700,CONT_BODY_P,* -V 4300,4100,CONT_BODY_P,* -V 4300,4500,CONT_VIA,* -V 4300,5000,CONT_BODY_P,* -V 9700,2900,CONT_VIA,* -V 9700,4500,CONT_VIA,* -V 9700,2100,CONT_BODY_P,* -V 9700,5000,CONT_BODY_P,* -V 9700,4100,CONT_BODY_P,* -V 9700,3700,CONT_BODY_P,* -V 9700,3300,CONT_BODY_P,* -V 9700,2500,CONT_BODY_P,* -V 7100,5000,CONT_BODY_P,* -V 8100,5000,CONT_BODY_P,* -V 6600,5000,CONT_VIA,* -V 6200,5000,CONT_BODY_P,* -V 6100,9600,CONT_DIF_P,* -V 6100,9200,CONT_DIF_P,* -V 6100,8800,CONT_DIF_P,* -V 6100,8000,CONT_DIF_P,* -V 6100,7600,CONT_DIF_P,* -V 6100,6800,CONT_DIF_P,* -V 6100,10000,CONT_VIA,* -V 6100,8400,CONT_VIA,* -V 6100,7200,CONT_VIA,* -V 4900,8400,CONT_VIA,* -V 4900,10000,CONT_VIA,* -V 4900,7200,CONT_VIA,* -V 4900,7600,CONT_DIF_P,* -V 4900,8000,CONT_DIF_P,* -V 4900,8800,CONT_DIF_P,* -V 4900,9200,CONT_DIF_P,* -V 4900,9600,CONT_DIF_P,* -V 4900,10400,CONT_DIF_P,* -V 4900,6800,CONT_DIF_P,* -V 7300,10000,CONT_VIA,* -V 7300,8400,CONT_VIA,* -V 7300,9600,CONT_DIF_P,* -V 7300,9200,CONT_DIF_P,* -V 7300,8800,CONT_DIF_P,* -V 7300,8000,CONT_DIF_P,* -V 7300,7600,CONT_DIF_P,* -V 7300,7100,CONT_DIF_P,* -V 8500,8400,CONT_VIA,* -V 8500,10000,CONT_VIA,* -V 8500,7600,CONT_DIF_P,* -V 8500,8000,CONT_DIF_P,* -V 8500,8800,CONT_DIF_P,* -V 8500,9200,CONT_DIF_P,* -V 8500,9600,CONT_DIF_P,* -V 8500,7100,CONT_DIF_P,* -V 6100,10400,CONT_BODY_N,* -V 6500,10400,CONT_BODY_N,* -V 6900,10400,CONT_BODY_N,* -V 7300,10400,CONT_BODY_N,* -V 7700,10400,CONT_BODY_N,* -V 8100,10400,CONT_BODY_N,* -V 8500,10400,CONT_BODY_N,* -V 8900,10400,CONT_BODY_N,* -V 9300,10400,CONT_BODY_N,* -V 9700,10400,CONT_BODY_N,* -V 9700,10000,CONT_BODY_N,* -V 9700,9200,CONT_BODY_N,* -V 9700,8800,CONT_BODY_N,* -V 9700,8400,CONT_BODY_N,* -V 9700,8000,CONT_BODY_N,* -V 9700,7600,CONT_BODY_N,* -V 9700,6100,CONT_BODY_N,* -V 9700,6500,CONT_BODY_N,* -V 9700,7000,CONT_VIA,* -V 9700,9600,CONT_VIA,* -V 7600,5600,CONT_POLY,* -V 7100,6100,CONT_BODY_N,* -V 6200,6100,CONT_BODY_N,* -V 6700,6100,CONT_BODY_N,* -V 4900,6100,CONT_BODY_N,* -V 4300,6100,CONT_BODY_N,* -V 4300,6500,CONT_BODY_N,* -V 4300,6900,CONT_VIA,* -V 4300,7300,CONT_BODY_N,* -V 5200,5600,CONT_POLY,* -V 4300,7700,CONT_BODY_N,* -V 4300,8100,CONT_BODY_N,* -V 4300,8500,CONT_VIA,* -V 4300,8900,CONT_BODY_N,* -V 4300,9300,CONT_BODY_N,* -V 4300,9700,CONT_VIA,* -V 4300,10300,CONT_BODY_N,* -B 3800,5600,200,200,CONT_TURN1,* -EOF diff --git a/alliance/share/cells/padlib/palvssi_sp.ap b/alliance/share/cells/padlib/palvssi_sp.ap deleted file mode 100644 index 8cb75bab..00000000 --- a/alliance/share/cells/padlib/palvssi_sp.ap +++ /dev/null @@ -1,44 +0,0 @@ -V ALLIANCE : 6 -H palvssi_sp,P,13/10/2000,100 -A 0,0,17200,36300 -C 8600,0,10000,vssi,2,SOUTH,ALU1 -C 17200,17500,12000,vdde,3,EAST,ALU2 -C 0,17500,12000,vdde,2,WEST,ALU2 -C 17200,9100,4000,vddi,3,EAST,ALU2 -C 0,9100,4000,vddi,2,WEST,ALU2 -C 17200,4700,4000,vssi,9,EAST,ALU2 -C 0,4700,4000,vssi,8,WEST,ALU2 -C 17200,1300,1200,ck,3,EAST,ALU2 -C 0,1300,1200,ck,2,WEST,ALU2 -C 17200,30300,12000,vsse,3,EAST,ALU2 -C 0,30300,12000,vsse,2,WEST,ALU2 -C 8600,0,10000,vssi,3,SOUTH,ALU2 -S 8600,0,8600,36300,10000,*,UP,ALU1 -S 0,4700,17200,4700,4000,vssi,RIGHT,ALU2 -S 0,9100,17200,9100,4000,vddi,RIGHT,ALU2 -S 0,17500,17200,17500,12000,vdde,RIGHT,ALU2 -S 0,1300,17200,1300,1200,ck,RIGHT,ALU2 -S 0,30300,17200,30300,12000,vsse,RIGHT,ALU2 -B 8600,200,10000,400,CONT_TURN2,* -V 10700,300,CONT_VIA,* -V 11200,300,CONT_VIA,* -V 11700,300,CONT_VIA,* -V 12200,300,CONT_VIA,* -V 13200,300,CONT_VIA,* -V 12700,300,CONT_VIA,* -V 9700,300,CONT_VIA,* -V 10200,300,CONT_VIA,* -V 7700,300,CONT_VIA,* -V 8200,300,CONT_VIA,* -V 8700,300,CONT_VIA,* -V 9200,300,CONT_VIA,* -V 6700,300,CONT_VIA,* -V 7200,300,CONT_VIA,* -V 6200,300,CONT_VIA,* -V 5700,300,CONT_VIA,* -V 5200,300,CONT_VIA,* -V 4700,300,CONT_VIA,* -V 4200,300,CONT_VIA,* -V 3700,300,CONT_VIA,* -B 8600,4700,10000,4000,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/palvssick_sp.ap b/alliance/share/cells/padlib/palvssick_sp.ap deleted file mode 100644 index 0b4aee73..00000000 --- a/alliance/share/cells/padlib/palvssick_sp.ap +++ /dev/null @@ -1,411 +0,0 @@ -V ALLIANCE : 6 -H palvssick_sp,P,13/10/2000,100 -A 0,0,17200,36300 -C 8600,0,10000,vssi,2,SOUTH,ALU1 -C 8600,0,10000,vssi,4,SOUTH,ALU2 -C 17200,1300,1200,ck,3,EAST,ALU2 -C 17200,4700,4000,vssi,8,EAST,ALU2 -C 17200,9100,4000,vddi,3,EAST,ALU2 -C 0,1300,1200,ck,2,WEST,ALU2 -C 0,4700,4000,vssi,7,WEST,ALU2 -C 0,9100,4000,vddi,2,WEST,ALU2 -C 0,17500,12000,vdde,2,WEST,ALU2 -C 17200,17500,12000,vdde,3,EAST,ALU2 -C 15500,0,200,cko,7,SOUTH,ALU2 -C 15500,0,200,cko,6,SOUTH,ALU1 -C 1700,0,200,cko,5,SOUTH,ALU2 -C 1700,0,200,cko,4,SOUTH,ALU1 -C 17200,30300,12000,vsse,3,EAST,ALU2 -C 0,30300,12000,vsse,2,WEST,ALU2 -S 800,7500,1500,7500,300,*,RIGHT,NTIE -S 2100,7500,2700,7500,300,*,RIGHT,NTIE -S 3100,10400,3900,10400,300,*,RIGHT,NTIE -S 2000,8000,2000,12900,200,*,UP,PDIF -S 1400,8000,1400,12900,300,*,UP,PDIF -S 2600,8000,2600,12900,300,*,UP,PDIF -S 3200,8000,3200,9900,300,*,UP,PDIF -S 3200,10300,3200,13500,300,*,DOWN,NTIE -S 700,13400,3200,13400,300,*,RIGHT,NTIE -S 800,7400,800,13500,300,*,DOWN,NTIE -S 14500,7500,15100,7500,300,*,RIGHT,NTIE -S 3100,7500,3900,7500,300,*,RIGHT,NTIE -S 600,13400,4000,13400,400,*,RIGHT,NWELL -S 600,10400,4000,10400,6200,*,RIGHT,NWELL -S 2900,7800,2900,10100,100,*,DOWN,PTRANS -S 2300,7800,2300,13100,100,*,DOWN,PTRANS -S 1700,7800,1700,13100,100,*,DOWN,PTRANS -S 3800,7400,3800,10500,300,*,DOWN,NTIE -S 15200,8000,15200,12900,200,*,DOWN,PDIF -S 15800,8000,15800,12900,300,*,DOWN,PDIF -S 14600,8000,14600,12900,300,*,DOWN,PDIF -S 14000,8000,14000,9900,300,*,DOWN,PDIF -S 14000,10300,14000,13500,300,*,UP,NTIE -S 14000,13400,16500,13400,300,*,RIGHT,NTIE -S 16400,7400,16400,13500,300,*,UP,NTIE -S 15700,7500,16400,7500,300,*,RIGHT,NTIE -S 13300,7500,14100,7500,300,*,RIGHT,NTIE -S 13200,13400,16600,13400,400,*,RIGHT,NWELL -S 13200,10400,16600,10400,6200,*,RIGHT,NWELL -S 14300,7800,14300,10100,100,*,UP,PTRANS -S 14900,7800,14900,13100,100,*,UP,PTRANS -S 15500,7800,15500,13100,100,*,UP,PTRANS -S 13400,7400,13400,10500,300,*,UP,NTIE -S 13300,10400,14100,10400,300,*,RIGHT,NTIE -S 15800,3100,15800,5900,100,*,DOWN,NTRANS -S 14600,4600,14600,5900,100,*,DOWN,NTRANS -S 15200,3100,15200,5900,100,*,DOWN,NTRANS -S 1400,3100,1400,5900,100,*,UP,NTRANS -S 2600,4600,2600,5900,100,*,UP,NTRANS -S 2000,3100,2000,5900,100,*,UP,NTRANS -S 1100,3300,1100,5700,300,*,UP,NDIF -S 2900,4800,2900,5700,300,*,UP,NDIF -S 2300,3300,2300,5700,300,*,UP,NDIF -S 1700,3300,1700,5700,300,*,UP,NDIF -S 14900,3300,14900,5700,300,*,DOWN,NDIF -S 15500,3300,15500,5700,300,*,DOWN,NDIF -S 16100,3300,16100,5700,300,*,DOWN,NDIF -S 14300,4800,14300,5700,300,*,DOWN,NDIF -S 400,2800,3000,2800,300,*,LEFT,PTIE -S 500,2800,500,6500,300,*,UP,PTIE -S 500,6400,1500,6400,300,*,RIGHT,PTIE -S 3100,6400,3600,6400,300,*,RIGHT,PTIE -S 2900,2800,2900,4100,300,*,DOWN,PTIE -S 2900,4000,3600,4000,300,*,LEFT,PTIE -S 3500,4100,3500,6500,300,*,DOWN,PTIE -S 2100,6400,2700,6400,300,*,RIGHT,PTIE -S 13600,6400,14100,6400,300,*,RIGHT,PTIE -S 14200,2800,16800,2800,300,*,LEFT,PTIE -S 14300,2800,14300,4100,300,*,UP,PTIE -S 13600,4000,14300,4000,300,*,LEFT,PTIE -S 16700,2800,16700,6500,300,*,DOWN,PTIE -S 13700,4100,13700,6500,300,*,UP,PTIE -S 15700,6400,16700,6400,300,*,RIGHT,PTIE -S 14500,6400,15100,6400,300,*,RIGHT,PTIE -S 1800,5900,1800,7800,200,*,DOWN,POLY -S 1900,7000,2500,7000,300,*,LEFT,POLY -S 2600,5900,2900,5900,100,*,RIGHT,POLY -S 2600,4400,2600,4600,100,*,UP,POLY -S 15400,5900,15400,7800,200,*,UP,POLY -S 14700,7000,15300,7000,300,*,LEFT,POLY -S 1400,5900,2000,5900,100,*,RIGHT,POLY -S 1700,7800,2300,7800,100,*,RIGHT,POLY -S 2900,5900,2900,7800,100,*,UP,POLY -S 15200,5900,15800,5900,100,*,RIGHT,POLY -S 14900,7800,15500,7800,100,*,RIGHT,POLY -S 14300,5900,14300,7800,100,*,DOWN,POLY -S 14300,5900,14600,5900,100,*,RIGHT,POLY -S 14600,4400,14600,4600,100,*,DOWN,POLY -S 15500,0,15500,2200,200,*,UP,ALU1 -S 1700,0,1700,2300,200,*,DOWN,ALU1 -S 8600,0,8600,36300,10000,*,UP,ALU1 -S 800,2800,800,6500,900,*,UP,ALU1 -S 400,2800,1200,2800,200,*,LEFT,ALU1 -S 700,7500,1400,7500,200,*,LEFT,ALU1 -S 16400,2800,16400,6500,900,*,DOWN,ALU1 -S 16000,2800,16800,2800,200,*,RIGHT,ALU1 -S 1500,2300,2100,2300,200,*,LEFT,ALU1 -S 15100,2300,15700,2300,200,*,LEFT,ALU1 -S 14600,7500,14600,13500,200,*,DOWN,ALU1 -S 15800,7500,15800,13500,200,*,DOWN,ALU1 -S 16200,7500,16200,13500,700,*,UP,ALU1 -S 15800,7500,16500,7500,200,*,LEFT,ALU1 -S 1000,7500,1000,13500,700,*,DOWN,ALU1 -S 1400,7500,1400,13500,200,*,UP,ALU1 -S 14000,10300,14000,13500,200,*,DOWN,ALU1 -S 14000,13300,16500,13300,500,*,LEFT,ALU1 -S 700,13300,3200,13300,500,*,LEFT,ALU1 -S 2500,7000,3200,7000,200,*,RIGHT,ALU1 -S 14000,7000,14700,7000,200,*,RIGHT,ALU1 -S 15200,7000,15500,7000,200,*,RIGHT,ALU1 -S 1700,7000,2000,7000,200,*,RIGHT,ALU1 -S 2600,7500,2600,13500,200,*,UP,ALU1 -S 15500,2200,15500,7000,200,*,DOWN,ALU1 -S 2800,1000,2800,4500,200,*,UP,ALU1 -S 2900,5100,2900,7000,200,*,UP,ALU1 -S 3200,7000,3200,9800,200,*,UP,ALU1 -S 2000,7000,2000,12600,200,*,UP,ALU1 -S 2300,2800,2300,6500,200,*,UP,ALU1 -S 1700,2200,1700,7000,200,*,UP,ALU1 -S 3200,10300,3200,13500,200,*,UP,ALU1 -S 14400,1000,14400,4500,200,*,DOWN,ALU1 -S 14300,5100,14300,7000,200,*,DOWN,ALU1 -S 14000,7000,14000,9800,200,*,DOWN,ALU1 -S 15200,7000,15200,12600,200,*,DOWN,ALU1 -S 14900,2800,14900,6500,200,*,DOWN,ALU1 -S 0,9100,17200,9100,4000,vddi,RIGHT,ALU2 -S 0,4700,17200,4700,4000,vssi,RIGHT,ALU2 -S 0,17500,17200,17500,12000,vdde,RIGHT,ALU2 -S 0,1300,17200,1300,1200,ck,RIGHT,ALU2 -S 1700,2300,15700,2300,200,*,RIGHT,ALU2 -S 0,30300,17200,30300,12000,vsse,RIGHT,ALU2 -V 4000,300,CONT_VIA,* -V 4500,300,CONT_VIA,* -V 8500,300,CONT_VIA,* -V 8000,300,CONT_VIA,* -V 7500,300,CONT_VIA,* -V 7000,300,CONT_VIA,* -V 6500,300,CONT_VIA,* -V 6000,300,CONT_VIA,* -V 5500,300,CONT_VIA,* -V 5000,300,CONT_VIA,* -V 9000,300,CONT_VIA,* -V 9500,300,CONT_VIA,* -V 10000,300,CONT_VIA,* -V 10500,300,CONT_VIA,* -V 11000,300,CONT_VIA,* -V 11500,300,CONT_VIA,* -V 12000,300,CONT_VIA,* -V 12500,300,CONT_VIA,* -V 13000,300,CONT_VIA,* -V 13500,300,CONT_VIA,* -B 8600,200,10000,400,CONT_TURN2,* -V 1400,11200,CONT_DIF_P,* -V 1400,11600,CONT_DIF_P,* -V 1400,12000,CONT_DIF_P,* -V 1400,12400,CONT_DIF_P,* -V 1400,12800,CONT_DIF_P,* -V 2600,12800,CONT_DIF_P,* -V 1400,9000,CONT_DIF_P,* -V 1400,9800,CONT_DIF_P,* -V 1400,10200,CONT_DIF_P,* -V 1400,10600,CONT_DIF_P,* -V 2600,12400,CONT_DIF_P,* -V 2600,11200,CONT_DIF_P,* -V 2600,11600,CONT_DIF_P,* -V 2600,12000,CONT_DIF_P,* -V 2000,8600,CONT_DIF_P,* -V 2000,11800,CONT_DIF_P,* -V 2000,11400,CONT_DIF_P,* -V 2000,11000,CONT_DIF_P,* -V 2000,10600,CONT_DIF_P,* -V 1400,7500,CONT_BODY_N,* -V 1400,8200,CONT_DIF_P,* -V 1400,8600,CONT_DIF_P,* -V 2600,8200,CONT_DIF_P,* -V 2000,12600,CONT_DIF_P,* -V 2000,8200,CONT_DIF_P,* -V 2000,12200,CONT_DIF_P,* -V 2000,10200,CONT_DIF_P,* -V 2000,9800,CONT_DIF_P,* -V 2000,9400,CONT_DIF_P,* -V 2000,9000,CONT_DIF_P,* -V 3200,8200,CONT_DIF_P,* -V 3200,8600,CONT_DIF_P,* -V 2600,7500,CONT_BODY_N,* -V 2600,8600,CONT_DIF_P,* -V 2600,9000,CONT_DIF_P,* -V 2600,9800,CONT_DIF_P,* -V 2600,10200,CONT_DIF_P,* -V 2600,10600,CONT_DIF_P,* -V 3200,10400,CONT_BODY_N,* -V 800,9000,CONT_BODY_N,* -V 800,8600,CONT_BODY_N,* -V 800,8200,CONT_BODY_N,* -V 800,7500,CONT_BODY_N,* -V 3200,9000,CONT_DIF_P,* -V 3200,9400,CONT_DIF_P,* -V 3200,9800,CONT_DIF_P,* -V 800,13000,CONT_BODY_N,* -V 800,13400,CONT_BODY_N,* -V 1200,13400,CONT_BODY_N,* -V 1600,13400,CONT_BODY_N,* -V 2000,13400,CONT_BODY_N,* -V 2400,13400,CONT_BODY_N,* -V 2800,13400,CONT_BODY_N,* -V 3200,13400,CONT_BODY_N,* -V 3200,12600,CONT_BODY_N,* -V 3200,12200,CONT_BODY_N,* -V 3200,11800,CONT_BODY_N,* -V 3200,11400,CONT_BODY_N,* -V 800,11400,CONT_BODY_N,* -V 800,11800,CONT_BODY_N,* -V 800,12200,CONT_BODY_N,* -V 800,12600,CONT_BODY_N,* -V 15800,12000,CONT_DIF_P,* -V 15800,12400,CONT_DIF_P,* -V 15800,12800,CONT_DIF_P,* -V 14600,12800,CONT_DIF_P,* -V 800,11000,CONT_BODY_N,* -V 800,9800,CONT_BODY_N,* -V 800,10200,CONT_BODY_N,* -V 3200,13000,CONT_BODY_N,* -V 15800,10200,CONT_DIF_P,* -V 15800,10600,CONT_DIF_P,* -V 14600,12400,CONT_DIF_P,* -V 14600,11200,CONT_DIF_P,* -V 14600,11600,CONT_DIF_P,* -V 14600,12000,CONT_DIF_P,* -V 15800,11200,CONT_DIF_P,* -V 15800,11600,CONT_DIF_P,* -V 15200,11400,CONT_DIF_P,* -V 15200,11000,CONT_DIF_P,* -V 15200,10600,CONT_DIF_P,* -V 15800,7500,CONT_BODY_N,* -V 15800,8200,CONT_DIF_P,* -V 15800,8600,CONT_DIF_P,* -V 15800,9000,CONT_DIF_P,* -V 15800,9800,CONT_DIF_P,* -V 15200,8200,CONT_DIF_P,* -V 15200,12200,CONT_DIF_P,* -V 15200,10200,CONT_DIF_P,* -V 15200,9800,CONT_DIF_P,* -V 15200,9400,CONT_DIF_P,* -V 15200,9000,CONT_DIF_P,* -V 15200,8600,CONT_DIF_P,* -V 15200,11800,CONT_DIF_P,* -V 14600,7500,CONT_BODY_N,* -V 14600,8600,CONT_DIF_P,* -V 14600,9000,CONT_DIF_P,* -V 14600,9800,CONT_DIF_P,* -V 14600,10200,CONT_DIF_P,* -V 14600,10600,CONT_DIF_P,* -V 14600,8200,CONT_DIF_P,* -V 15200,12600,CONT_DIF_P,* -V 16400,8600,CONT_BODY_N,* -V 16400,8200,CONT_BODY_N,* -V 16400,7500,CONT_BODY_N,* -V 14000,9000,CONT_DIF_P,* -V 14000,9400,CONT_DIF_P,* -V 14000,9800,CONT_DIF_P,* -V 14000,8200,CONT_DIF_P,* -V 14000,8600,CONT_DIF_P,* -V 16000,13400,CONT_BODY_N,* -V 15600,13400,CONT_BODY_N,* -V 15200,13400,CONT_BODY_N,* -V 14800,13400,CONT_BODY_N,* -V 14400,13400,CONT_BODY_N,* -V 14000,13400,CONT_BODY_N,* -V 14000,10400,CONT_BODY_N,* -V 16400,9000,CONT_BODY_N,* -V 14000,11800,CONT_BODY_N,* -V 14000,11400,CONT_BODY_N,* -V 16400,11400,CONT_BODY_N,* -V 16400,11800,CONT_BODY_N,* -V 16400,12200,CONT_BODY_N,* -V 16400,12600,CONT_BODY_N,* -V 16400,13000,CONT_BODY_N,* -V 16400,13400,CONT_BODY_N,* -V 16400,11000,CONT_BODY_N,* -V 16400,9800,CONT_BODY_N,* -V 16400,10200,CONT_BODY_N,* -V 14000,13000,CONT_BODY_N,* -V 14000,12600,CONT_BODY_N,* -V 14000,12200,CONT_BODY_N,* -V 2300,5500,CONT_DIF_N,* -V 2300,5100,CONT_DIF_N,* -V 2300,4700,CONT_DIF_N,* -V 2300,4300,CONT_DIF_N,* -V 2300,3500,CONT_DIF_N,* -V 1700,5500,CONT_DIF_N,* -V 1700,5100,CONT_DIF_N,* -V 1700,4700,CONT_DIF_N,* -V 1700,4300,CONT_DIF_N,* -V 1700,3900,CONT_DIF_N,* -V 1700,3500,CONT_DIF_N,* -V 2900,5600,CONT_DIF_N,* -V 2900,5100,CONT_DIF_N,* -V 1100,3600,CONT_DIF_N,* -V 1100,4000,CONT_DIF_N,* -V 1100,4400,CONT_DIF_N,* -V 1100,4800,CONT_DIF_N,* -V 1100,5200,CONT_DIF_N,* -V 1100,5600,CONT_DIF_N,* -V 2300,3900,CONT_DIF_N,* -V 15500,4300,CONT_DIF_N,* -V 15500,3900,CONT_DIF_N,* -V 15500,3500,CONT_DIF_N,* -V 14300,5600,CONT_DIF_N,* -V 14900,5500,CONT_DIF_N,* -V 14900,5100,CONT_DIF_N,* -V 14900,4700,CONT_DIF_N,* -V 14900,4300,CONT_DIF_N,* -V 16100,4800,CONT_DIF_N,* -V 16100,5200,CONT_DIF_N,* -V 16100,5600,CONT_DIF_N,* -V 14900,3900,CONT_DIF_N,* -V 14900,3500,CONT_DIF_N,* -V 15500,5500,CONT_DIF_N,* -V 15500,5100,CONT_DIF_N,* -V 15500,4700,CONT_DIF_N,* -V 14300,5100,CONT_DIF_N,* -V 16100,3600,CONT_DIF_N,* -V 16100,4000,CONT_DIF_N,* -V 16100,4400,CONT_DIF_N,* -V 500,3600,CONT_BODY_P,* -V 500,3200,CONT_BODY_P,* -V 500,2800,CONT_BODY_P,* -V 500,6400,CONT_BODY_P,* -V 500,5600,CONT_BODY_P,* -V 500,5200,CONT_BODY_P,* -V 500,4800,CONT_BODY_P,* -V 500,4000,CONT_BODY_P,* -V 2300,2800,CONT_BODY_P,* -V 1100,2800,CONT_BODY_P,* -V 2300,6400,CONT_BODY_P,* -V 1100,6400,CONT_BODY_P,* -V 14900,2800,CONT_BODY_P,* -V 16100,2800,CONT_BODY_P,* -V 14900,6400,CONT_BODY_P,* -V 16100,6400,CONT_BODY_P,* -V 16700,6400,CONT_BODY_P,* -V 16700,5600,CONT_BODY_P,* -V 16700,5200,CONT_BODY_P,* -V 16700,4800,CONT_BODY_P,* -V 16700,4000,CONT_BODY_P,* -V 16700,3600,CONT_BODY_P,* -V 16700,3200,CONT_BODY_P,* -V 16700,2800,CONT_BODY_P,* -V 14700,7000,CONT_POLY,* -V 14400,4500,CONT_POLY,* -V 2500,7000,CONT_POLY,* -V 2800,4500,CONT_POLY,* -V 15500,0,CONT_VIA,* -V 1700,0,CONT_VIA,* -V 500,6000,CONT_VIA,* -V 500,4400,CONT_VIA,* -B 15200,7000,200,200,CONT_TURN1,* -B 14000,7000,200,200,CONT_TURN1,* -V 2100,2300,CONT_VIA,* -V 15100,2300,CONT_VIA,* -B 3200,7000,200,200,CONT_TURN1,* -B 2000,7000,200,200,CONT_TURN1,* -B 1700,7000,200,200,CONT_TURN1,* -B 15500,7000,200,200,CONT_TURN1,* -V 2600,10900,CONT_VIA,* -V 1400,10900,CONT_VIA,* -V 2800,900,CONT_VIA,* -V 2800,1700,CONT_VIA,* -V 3200,10900,CONT_VIA,* -V 1400,9400,CONT_VIA,* -V 1400,7800,CONT_VIA,* -V 2600,7800,CONT_VIA,* -V 2600,9400,CONT_VIA,* -V 800,7800,CONT_VIA,* -V 800,9400,CONT_VIA,* -V 2300,6000,CONT_VIA,* -V 2300,3200,CONT_VIA,* -V 1100,3200,CONT_VIA,* -V 1100,6000,CONT_VIA,* -V 800,10600,CONT_VIA,* -V 14400,1700,CONT_VIA,* -V 14000,10900,CONT_VIA,* -V 14600,10900,CONT_VIA,* -V 15800,10900,CONT_VIA,* -V 14400,900,CONT_VIA,* -V 15800,9400,CONT_VIA,* -V 15800,7800,CONT_VIA,* -V 14600,7800,CONT_VIA,* -V 14600,9400,CONT_VIA,* -V 16400,7800,CONT_VIA,* -V 16400,9400,CONT_VIA,* -V 16100,3200,CONT_VIA,* -V 16100,6000,CONT_VIA,* -V 14900,6000,CONT_VIA,* -V 16700,4400,CONT_VIA,* -V 14900,3200,CONT_VIA,* -V 16400,10600,CONT_VIA,* -V 16700,6000,CONT_VIA,* -B 8600,4700,10000,4000,CONT_VIA,* -V 1500,2300,CONT_VIA,* -V 15700,2300,CONT_VIA,* -EOF diff --git a/alliance/share/cells/padlib/pck_sp.al b/alliance/share/cells/padlib/pck_sp.al deleted file mode 100644 index f2988375..00000000 --- a/alliance/share/cells/padlib/pck_sp.al +++ /dev/null @@ -1,56 +0,0 @@ -V ALLIANCE : 4 -H pck_sp,L,23/ 2/95 -C pad,UNKNOWN,EXTERNAL,2 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,3 -C vddi,UNKNOWN,EXTERNAL,4 -C vsse,UNKNOWN,EXTERNAL,5 -C vssi,UNKNOWN,EXTERNAL,6 -T N,1,27,6,2,7,0,0,0,0,147,29 -T N,1,27,7,2,6,0,0,0,0,141,29 -T N,1,27,7,2,6,0,0,0,0,153,29 -T N,1,27,7,2,6,0,0,0,0,129,29 -T N,1,27,6,2,7,0,0,0,0,123,29 -T N,1,27,6,2,7,0,0,0,0,135,29 -T N,1,27,6,2,7,0,0,0,0,111,29 -T N,1,27,7,2,6,0,0,0,0,117,29 -T N,1,27,7,2,6,0,0,0,0,105,29 -T N,1,27,6,2,7,0,0,0,0,99,29 -T N,1,27,7,2,6,0,0,0,0,93,29 -T N,1,27,6,2,7,0,0,0,0,87,29 -T N,1,27,1,7,6,0,0,0,0,52,29 -T N,1,27,6,7,1,0,0,0,0,46,29 -T N,1,27,1,7,6,0,0,0,0,28,29 -T N,1,27,1,7,6,0,0,0,0,40,29 -T N,1,27,6,7,1,0,0,0,0,34,29 -T N,1,27,6,7,1,0,0,0,0,70,29 -T N,1,27,1,7,6,0,0,0,0,64,29 -T N,1,27,6,7,1,0,0,0,0,58,29 -T N,1,35,2,5,5,0,0,0,0,73,273 -T N,1,35,5,5,2,0,0,0,0,79,273 -T N,1,35,2,5,5,0,0,0,0,85,273 -T N,1,35,5,5,2,0,0,0,0,91,273 -T P,1,27,7,2,4,0,0,0,0,105,80 -T P,1,27,4,2,7,0,0,0,0,99,80 -T P,1,27,7,2,4,0,0,0,0,93,80 -T P,1,27,4,2,7,0,0,0,0,87,80 -T P,1,57,4,7,1,0,0,0,0,70,95 -T P,1,57,4,7,1,0,0,0,0,46,95 -T P,1,57,1,7,4,0,0,0,0,52,95 -T P,1,57,4,7,1,0,0,0,0,58,95 -T P,1,57,1,7,4,0,0,0,0,64,95 -T P,1,57,1,7,4,0,0,0,0,28,95 -T P,1,57,4,7,1,0,0,0,0,34,95 -T P,1,57,1,7,4,0,0,0,0,40,95 -T P,1,80,2,3,3,0,0,0,0,73,188.5 -T P,1,80,3,3,2,0,0,0,0,79,188.5 -T P,1,80,2,3,3,0,0,0,0,85,188.5 -T P,1,80,3,3,2,0,0,0,0,91,188.5 -S 7,INTERNAL,0,mbk_sig3 -S 6,EXTERNAL,0,vssi -S 5,EXTERNAL,0,vsse -S 4,EXTERNAL,0,vddi -S 3,EXTERNAL,0,vdde -S 2,EXTERNAL,0,pad -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pck_sp.ap b/alliance/share/cells/padlib/pck_sp.ap deleted file mode 100644 index a98320d6..00000000 --- a/alliance/share/cells/padlib/pck_sp.ap +++ /dev/null @@ -1,17 +0,0 @@ -V ALLIANCE : 3 -H pck_sp,P,30/ 0/95 -A 3,1,175,501 -C 3,48,40,vssi,0,WEST,ALU2 -C 3,92,40,vddi,0,WEST,ALU2 -C 3,14,12,ck,0,WEST,ALU2 -C 175,14,12,ck,1,EAST,ALU2 -C 175,48,40,vssi,1,EAST,ALU2 -C 175,92,40,vddi,1,EAST,ALU2 -C 175,176,120,vdde,1,EAST,ALU2 -C 175,304,120,vsse,1,EAST,ALU2 -C 3,304,120,vsse,0,WEST,ALU2 -C 3,176,120,vdde,0,WEST,ALU2 -C 91,501,1,pad,0,NORTH,ALU1 -I 3,1,palck_sp,log,NOSYM -I 3,364,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pck_sp.vbe b/alliance/share/cells/padlib/pck_sp.vbe deleted file mode 100644 index f989fea0..00000000 --- a/alliance/share/cells/padlib/pck_sp.vbe +++ /dev/null @@ -1,38 +0,0 @@ --- VHDL data flow description generated from `pck_sp` --- date : Thu Feb 23 17:05:59 1995 - - --- Entity Declaration - -ENTITY pck_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_pad : NATURAL := 1326; -- cin_pad - CONSTANT tpll_pad : NATURAL := 1443; -- tpll_pad - CONSTANT rdown_pad : NATURAL := 58; -- rdown_pad - CONSTANT tphh_pad : NATURAL := 228; -- tphh_pad - CONSTANT rup_pad : NATURAL := 68 -- rup_pad - ); - PORT ( - pad : in BIT; -- pad - ck : out BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pck_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pck_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pck_sp" - SEVERITY WARNING; - - -ck <= pad; -END; diff --git a/alliance/share/cells/padlib/pi_sp.al b/alliance/share/cells/padlib/pi_sp.al deleted file mode 100644 index fff951fc..00000000 --- a/alliance/share/cells/padlib/pi_sp.al +++ /dev/null @@ -1,34 +0,0 @@ -V ALLIANCE : 4 -H pi_sp,L,23/ 2/95 -C pad,UNKNOWN,EXTERNAL,2 -C t,UNKNOWN,EXTERNAL,3 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,4 -C vddi,UNKNOWN,EXTERNAL,5 -C vsse,UNKNOWN,EXTERNAL,6 -C vssi,UNKNOWN,EXTERNAL,7 -T N,1,27,3,8,7,0,0,0,0,88,29 -T N,1,27,7,8,3,0,0,0,0,94,29 -T N,1,27,7,2,8,0,0,0,0,111,29 -T N,1,27,8,2,7,0,0,0,0,117,29 -T N,1,27,7,2,8,0,0,0,0,123,29 -T N,1,35,6,6,2,0,0,0,0,97,273 -T N,1,35,2,6,6,0,0,0,0,91,273 -T N,1,35,6,6,2,0,0,0,0,85,273 -T N,1,35,2,6,6,0,0,0,0,79,273 -T P,1,57,5,8,3,0,0,0,0,94,95 -T P,1,57,3,8,5,0,0,0,0,88,95 -T P,1,27,5,2,8,0,0,0,0,111,80 -T P,1,80,4,4,2,0,0,0,0,97,188.5 -T P,1,80,2,4,4,0,0,0,0,91,188.5 -T P,1,80,4,4,2,0,0,0,0,85,188.5 -T P,1,80,2,4,4,0,0,0,0,79,188.5 -S 8,INTERNAL,0,mbk_sig4 -S 7,EXTERNAL,0,vssi -S 6,EXTERNAL,0,vsse -S 5,EXTERNAL,0,vddi -S 4,EXTERNAL,0,vdde -S 3,EXTERNAL,0,t -S 2,EXTERNAL,0,pad -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pi_sp.ap b/alliance/share/cells/padlib/pi_sp.ap deleted file mode 100644 index 5ed67aa0..00000000 --- a/alliance/share/cells/padlib/pi_sp.ap +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 3 -H pi_sp,P,30/ 0/95 -A 9,1,181,501 -C 91,1,2,t,1,SOUTH,ALU2 -C 91,1,2,t,0,SOUTH,ALU1 -C 9,14,12,ck,0,WEST,ALU2 -C 181,14,12,ck,1,EAST,ALU2 -C 181,48,40,vssi,1,EAST,ALU2 -C 181,92,40,vddi,1,EAST,ALU2 -C 181,176,120,vdde,1,EAST,ALU2 -C 9,304,120,vsse,0,WEST,ALU2 -C 181,304,120,vsse,1,EAST,ALU2 -C 9,176,120,vdde,0,WEST,ALU2 -C 9,92,40,vddi,0,WEST,ALU2 -C 9,48,40,vssi,0,WEST,ALU2 -C 97,501,1,pad,0,NORTH,ALU1 -I 9,364,padreal,pad,NOSYM -I 9,1,pali_sp,log,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pi_sp.vbe b/alliance/share/cells/padlib/pi_sp.vbe deleted file mode 100644 index 9791020d..00000000 --- a/alliance/share/cells/padlib/pi_sp.vbe +++ /dev/null @@ -1,39 +0,0 @@ --- VHDL data flow description generated from `pi_sp` --- date : Thu Feb 23 17:06:23 1995 - - --- Entity Declaration - -ENTITY pi_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_pad : NATURAL := 654; -- cin_pad - CONSTANT tpll_pad : NATURAL := 1487; -- tpll_pad - CONSTANT rdown_pad : NATURAL := 234; -- rdown_pad - CONSTANT tphh_pad : NATURAL := 233; -- tphh_pad - CONSTANT rup_pad : NATURAL := 273 -- rup_pad - ); - PORT ( - pad : in BIT; -- pad - t : out BIT; -- t - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pi_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pi_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pi_sp" - SEVERITY WARNING; - - -t <= pad; -END; diff --git a/alliance/share/cells/padlib/piot_sp.al b/alliance/share/cells/padlib/piot_sp.al deleted file mode 100644 index b530e02c..00000000 --- a/alliance/share/cells/padlib/piot_sp.al +++ /dev/null @@ -1,118 +0,0 @@ -V ALLIANCE : 4 -H piot_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,3 -C b,UNKNOWN,EXTERNAL,1 -C t,UNKNOWN,EXTERNAL,5 -C pad,UNKNOWN,EXTERNAL,4 -C ck,UNKNOWN,EXTERNAL,2 -C vdde,UNKNOWN,EXTERNAL,6 -C vddi,UNKNOWN,EXTERNAL,7 -C vsse,UNKNOWN,EXTERNAL,8 -C vssi,UNKNOWN,EXTERNAL,9 -T N,1,10,9,17,16,0,0,0,0,149,30.5 -T N,1,10,17,1,9,0,0,0,0,155,30.5 -T N,1,29,14,16,15,0,0,0,0,119,20 -T N,1,29,15,16,14,0,0,0,0,125,20 -T N,1,29,14,16,15,0,0,0,0,131,20 -T N,1,29,15,16,14,0,0,0,0,137,20 -T N,1,30,9,13,15,0,0,0,0,83,20.5 -T N,1,30,15,13,9,0,0,0,0,77,20.5 -T N,1,30,9,13,15,0,0,0,0,71,20.5 -T N,1,30,15,13,9,0,0,0,0,65,20.5 -T N,1,30,9,12,13,0,0,0,0,59,20.5 -T N,1,30,15,17,9,0,0,0,0,89,20.5 -T N,1,30,9,17,15,0,0,0,0,107,20.5 -T N,1,30,12,3,9,0,0,0,0,47,20.5 -T N,1,30,15,17,9,0,0,0,0,101,20.5 -T N,1,30,9,17,15,0,0,0,0,95,20.5 -T N,1,30,9,4,11,0,0,0,0,29,20.5 -T N,1,30,5,11,9,0,0,0,0,35,20.5 -T N,1,30,9,11,5,0,0,0,0,41,20.5 -T N,1,30,9,4,11,0,0,0,0,17,20.5 -T N,1,30,11,4,9,0,0,0,0,23,20.5 -T N,1,35,4,15,8,0,0,0,0,137,265 -T N,1,35,8,15,4,0,0,0,0,143,265 -T N,1,35,4,15,8,0,0,0,0,149,265 -T N,1,35,8,15,4,0,0,0,0,155,265 -T N,1,35,4,15,8,0,0,0,0,113,265 -T N,1,35,8,15,4,0,0,0,0,119,265 -T N,1,35,4,15,8,0,0,0,0,125,265 -T N,1,35,8,15,4,0,0,0,0,131,265 -T N,1,35,4,15,8,0,0,0,0,89,265 -T N,1,35,8,15,4,0,0,0,0,95,265 -T N,1,35,4,15,8,0,0,0,0,101,265 -T N,1,35,8,15,4,0,0,0,0,107,265 -T N,1,35,4,15,8,0,0,0,0,65,265 -T N,1,35,8,15,4,0,0,0,0,71,265 -T N,1,35,4,15,8,0,0,0,0,77,265 -T N,1,35,8,15,4,0,0,0,0,83,265 -T N,1,35,4,15,8,0,0,0,0,41,265 -T N,1,35,8,15,4,0,0,0,0,47,265 -T N,1,35,4,15,8,0,0,0,0,53,265 -T N,1,35,8,15,4,0,0,0,0,59,265 -T N,1,35,8,15,4,0,0,0,0,35,265 -T N,1,35,4,15,8,0,0,0,0,29,265 -T N,1,35,8,15,4,0,0,0,0,23,265 -T N,1,35,4,15,8,0,0,0,0,17,265 -T P,1,59,15,17,14,0,0,0,0,131,86 -T P,1,59,14,17,15,0,0,0,0,137,86 -T P,1,60,14,13,7,0,0,0,0,77,85.5 -T P,1,59,15,17,14,0,0,0,0,119,86 -T P,1,59,14,17,15,0,0,0,0,125,86 -T P,1,60,7,13,14,0,0,0,0,83,85.5 -T P,1,60,7,13,14,0,0,0,0,71,85.5 -T P,1,60,14,13,7,0,0,0,0,65,85.5 -T P,1,60,7,12,13,0,0,0,0,59,85.5 -T P,1,60,14,16,7,0,0,0,0,101,85.5 -T P,1,60,7,16,14,0,0,0,0,95,85.5 -T P,1,60,14,16,7,0,0,0,0,89,85.5 -T P,1,60,7,11,5,0,0,0,0,41,85.5 -T P,1,60,12,3,7,0,0,0,0,47,85.5 -T P,1,60,7,16,14,0,0,0,0,107,85.5 -T P,40,3,7,9,4,0,0,0,0,14,91 -T P,1,30,7,4,11,0,0,0,0,29,70.5 -T P,1,60,5,11,7,0,0,0,0,35,85.5 -T P,1,20,7,17,16,0,0,0,0,149,66.5 -T P,1,20,17,1,7,0,0,0,0,155,66.5 -T P,1,80,4,14,6,0,0,0,0,137,180.5 -T P,1,80,6,14,4,0,0,0,0,143,180.5 -T P,1,80,4,14,6,0,0,0,0,149,180.5 -T P,1,80,6,14,4,0,0,0,0,155,180.5 -T P,1,80,4,14,6,0,0,0,0,113,180.5 -T P,1,80,6,14,4,0,0,0,0,119,180.5 -T P,1,80,4,14,6,0,0,0,0,125,180.5 -T P,1,80,6,14,4,0,0,0,0,131,180.5 -T P,1,80,4,14,6,0,0,0,0,89,180.5 -T P,1,80,6,14,4,0,0,0,0,95,180.5 -T P,1,80,4,14,6,0,0,0,0,101,180.5 -T P,1,80,6,14,4,0,0,0,0,107,180.5 -T P,1,80,4,14,6,0,0,0,0,65,180.5 -T P,1,80,6,14,4,0,0,0,0,71,180.5 -T P,1,80,4,14,6,0,0,0,0,77,180.5 -T P,1,80,6,14,4,0,0,0,0,83,180.5 -T P,1,80,4,14,6,0,0,0,0,41,180.5 -T P,1,80,6,14,4,0,0,0,0,47,180.5 -T P,1,80,4,14,6,0,0,0,0,53,180.5 -T P,1,80,6,14,4,0,0,0,0,59,180.5 -T P,1,80,6,14,4,0,0,0,0,35,180.5 -T P,1,80,4,14,6,0,0,0,0,29,180.5 -T P,1,80,6,14,4,0,0,0,0,23,180.5 -T P,1,80,4,14,6,0,0,0,0,17,180.5 -S 17,INTERNAL,0,mbk_sig10 -S 16,INTERNAL,0,mbk_sig12 -S 15,INTERNAL,0,mbk_sig9 -S 14,INTERNAL,0,mbk_sig11 -S 13,INTERNAL,0,mbk_sig6 -S 12,INTERNAL,0,mbk_sig7 -S 11,INTERNAL,0,mbk_sig2 -S 10,INTERNAL,0,mbk_sig15 -S 9,EXTERNAL,0,vssi -S 8,EXTERNAL,0,vsse -S 7,EXTERNAL,0,vddi -S 6,EXTERNAL,0,vdde -S 5,EXTERNAL,0,t -S 4,EXTERNAL,0,pad -S 3,EXTERNAL,0,i -S 2,EXTERNAL,0,ck -S 1,EXTERNAL,0,b -EOF diff --git a/alliance/share/cells/padlib/piot_sp.ap b/alliance/share/cells/padlib/piot_sp.ap deleted file mode 100644 index 9e1d31ee..00000000 --- a/alliance/share/cells/padlib/piot_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H piot_sp,P,23/ 1/95 -A 0,-7,172,493 -C 157,-7,2,b,2,SOUTH,ALU1 -C 157,-7,2,b,3,SOUTH,ALU2 -C 49,-7,2,i,2,SOUTH,ALU1 -C 38,-7,2,t,2,SOUTH,ALU1 -C 49,-7,2,i,3,SOUTH,ALU2 -C 38,-7,2,t,3,SOUTH,ALU2 -C 88,493,1,pad,0,NORTH,ALU1 -C 0,296,120,vsse,0,WEST,ALU2 -C 172,296,120,vsse,1,EAST,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -I 0,356,padreal,pad,NOSYM -I 0,-7,paliot_sp,logic,NOSYM -EOF diff --git a/alliance/share/cells/padlib/piot_sp.vbe b/alliance/share/cells/padlib/piot_sp.vbe deleted file mode 100644 index 645ca029..00000000 --- a/alliance/share/cells/padlib/piot_sp.vbe +++ /dev/null @@ -1,54 +0,0 @@ --- VHDL data flow description generated from `piot_sp` --- date : Thu Feb 23 17:07:10 1995 - - --- Entity Declaration - -ENTITY piot_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT rup : NATURAL := 402; -- rup - CONSTANT rdown : NATURAL := 0 -- rdown - ); - PORT ( - i : in BIT; -- i - b : in BIT; -- b - t : out BIT; -- t - pad : inout MUX_BIT BUS; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END piot_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF piot_sp IS - SIGNAL b1 : BIT; -- b1 - SIGNAL b2 : BIT; -- b2 - SIGNAL b3 : BIT; -- b3 - SIGNAL b4 : BIT; -- b4 - SIGNAL b5 : BIT; -- b5 - SIGNAL b6 : BIT; -- b6 - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on piot_sp" - SEVERITY WARNING; - - b6 <= b5; - b5 <= b4; - b4 <= b3; - b3 <= b2; - b2 <= b1; - b1 <= b; - label0 : BLOCK (b6 = '1') - BEGIN - pad <= GUARDED i; - END BLOCK label0; - -t <= pad; -END; diff --git a/alliance/share/cells/padlib/piotw_sp.al b/alliance/share/cells/padlib/piotw_sp.al deleted file mode 100644 index 0e62cb08..00000000 --- a/alliance/share/cells/padlib/piotw_sp.al +++ /dev/null @@ -1,94 +0,0 @@ -V ALLIANCE : 4 -H piotw_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,3 -C b,UNKNOWN,EXTERNAL,1 -C t,UNKNOWN,EXTERNAL,5 -C pad,UNKNOWN,EXTERNAL,4 -C ck,UNKNOWN,EXTERNAL,2 -C vdde,UNKNOWN,EXTERNAL,6 -C vddi,UNKNOWN,EXTERNAL,7 -C vsse,UNKNOWN,EXTERNAL,8 -C vssi,UNKNOWN,EXTERNAL,9 -T N,1,10,9,17,16,0,0,0,0,149,30.5 -T N,1,10,17,1,9,0,0,0,0,155,30.5 -T N,1,29,14,16,15,0,0,0,0,119,20 -T N,1,29,15,16,14,0,0,0,0,125,20 -T N,1,29,14,16,15,0,0,0,0,131,20 -T N,1,29,15,16,14,0,0,0,0,137,20 -T N,1,30,9,13,15,0,0,0,0,83,20.5 -T N,1,30,15,13,9,0,0,0,0,77,20.5 -T N,1,30,9,13,15,0,0,0,0,71,20.5 -T N,1,30,15,13,9,0,0,0,0,65,20.5 -T N,1,30,9,12,13,0,0,0,0,59,20.5 -T N,1,30,15,17,9,0,0,0,0,89,20.5 -T N,1,30,9,17,15,0,0,0,0,107,20.5 -T N,1,30,12,3,9,0,0,0,0,47,20.5 -T N,1,30,15,17,9,0,0,0,0,101,20.5 -T N,1,30,9,17,15,0,0,0,0,95,20.5 -T N,1,30,9,4,11,0,0,0,0,29,20.5 -T N,1,30,5,11,9,0,0,0,0,35,20.5 -T N,1,30,9,11,5,0,0,0,0,41,20.5 -T N,1,30,9,4,11,0,0,0,0,17,20.5 -T N,1,30,11,4,9,0,0,0,0,23,20.5 -T N,1,35,4,15,8,0,0,0,0,92,265 -T N,1,35,8,15,4,0,0,0,0,98,265 -T N,1,35,4,15,8,0,0,0,0,104,265 -T N,1,35,8,15,4,0,0,0,0,110,265 -T N,1,35,4,15,8,0,0,0,0,68,265 -T N,1,35,8,15,4,0,0,0,0,74,265 -T N,1,35,4,15,8,0,0,0,0,80,265 -T N,1,35,8,15,4,0,0,0,0,86,265 -T N,1,35,8,15,4,0,0,0,0,62,265 -T N,1,35,4,15,8,0,0,0,0,56,265 -T N,1,35,8,15,4,0,0,0,0,50,265 -T N,1,35,4,15,8,0,0,0,0,44,265 -T P,1,59,15,17,14,0,0,0,0,131,86 -T P,1,59,14,17,15,0,0,0,0,137,86 -T P,1,60,7,13,14,0,0,0,0,83,85.5 -T P,1,60,14,13,7,0,0,0,0,77,85.5 -T P,1,59,15,17,14,0,0,0,0,119,86 -T P,1,59,14,17,15,0,0,0,0,125,86 -T P,1,60,7,12,13,0,0,0,0,59,85.5 -T P,1,60,7,13,14,0,0,0,0,71,85.5 -T P,1,60,14,13,7,0,0,0,0,65,85.5 -T P,1,60,7,16,14,0,0,0,0,107,85.5 -T P,1,60,14,16,7,0,0,0,0,101,85.5 -T P,1,60,7,16,14,0,0,0,0,95,85.5 -T P,1,60,14,16,7,0,0,0,0,89,85.5 -T P,1,60,5,11,7,0,0,0,0,35,85.5 -T P,1,60,7,11,5,0,0,0,0,41,85.5 -T P,1,60,12,3,7,0,0,0,0,47,85.5 -T P,40,3,7,9,4,0,0,0,0,14,91 -T P,1,30,7,4,11,0,0,0,0,29,70.5 -T P,1,20,7,17,16,0,0,0,0,149,66.5 -T P,1,20,17,1,7,0,0,0,0,155,66.5 -T P,1,80,4,14,6,0,0,0,0,92,180.5 -T P,1,80,6,14,4,0,0,0,0,98,180.5 -T P,1,80,4,14,6,0,0,0,0,104,180.5 -T P,1,80,6,14,4,0,0,0,0,110,180.5 -T P,1,80,4,14,6,0,0,0,0,68,180.5 -T P,1,80,6,14,4,0,0,0,0,74,180.5 -T P,1,80,4,14,6,0,0,0,0,80,180.5 -T P,1,80,6,14,4,0,0,0,0,86,180.5 -T P,1,80,6,14,4,0,0,0,0,62,180.5 -T P,1,80,4,14,6,0,0,0,0,56,180.5 -T P,1,80,6,14,4,0,0,0,0,50,180.5 -T P,1,80,4,14,6,0,0,0,0,44,180.5 -S 17,INTERNAL,0,mbk_sig10 -S 16,INTERNAL,0,mbk_sig12 -S 15,INTERNAL,0,mbk_sig9 -S 14,INTERNAL,0,mbk_sig11 -S 13,INTERNAL,0,mbk_sig6 -S 12,INTERNAL,0,mbk_sig7 -S 11,INTERNAL,0,mbk_sig2 -S 10,INTERNAL,0,mbk_sig15 -S 9,EXTERNAL,0,vssi -S 8,EXTERNAL,0,vsse -S 7,EXTERNAL,0,vddi -S 6,EXTERNAL,0,vdde -S 5,EXTERNAL,0,t -S 4,EXTERNAL,0,pad -S 3,EXTERNAL,0,i -S 2,EXTERNAL,0,ck -S 1,EXTERNAL,0,b -EOF diff --git a/alliance/share/cells/padlib/piotw_sp.ap b/alliance/share/cells/padlib/piotw_sp.ap deleted file mode 100644 index 6ae120d9..00000000 --- a/alliance/share/cells/padlib/piotw_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H piotw_sp,P,23/ 1/95 -A 0,-7,172,493 -C 157,-7,2,b,2,SOUTH,ALU1 -C 157,-7,2,b,3,SOUTH,ALU2 -C 49,-7,2,i,2,SOUTH,ALU1 -C 49,-7,2,i,3,SOUTH,ALU2 -C 38,-7,2,t,2,SOUTH,ALU1 -C 38,-7,2,t,3,SOUTH,ALU2 -C 88,493,1,pad,0,NORTH,ALU1 -C 172,296,120,vsse,1,EAST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -I 0,356,padreal,pad,NOSYM -I 0,-7,paliotw_sp,logic,NOSYM -EOF diff --git a/alliance/share/cells/padlib/piotw_sp.vbe b/alliance/share/cells/padlib/piotw_sp.vbe deleted file mode 100644 index 4dcd59df..00000000 --- a/alliance/share/cells/padlib/piotw_sp.vbe +++ /dev/null @@ -1,54 +0,0 @@ --- VHDL data flow description generated from `piotw_sp` --- date : Thu Feb 23 17:07:47 1995 - - --- Entity Declaration - -ENTITY piotw_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT rup : NATURAL := 402; -- rup - CONSTANT rdown : NATURAL := 0 -- rdown - ); - PORT ( - i : in BIT; -- i - b : in BIT; -- b - t : out BIT; -- t - pad : inout MUX_BIT BUS; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END piotw_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF piotw_sp IS - SIGNAL b1 : BIT; -- b1 - SIGNAL b2 : BIT; -- b2 - SIGNAL b3 : BIT; -- b3 - SIGNAL b4 : BIT; -- b4 - SIGNAL b5 : BIT; -- b5 - SIGNAL b6 : BIT; -- b6 - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on piotw_sp" - SEVERITY WARNING; - - b6 <= b5; - b5 <= b4; - b4 <= b3; - b3 <= b2; - b2 <= b1; - b1 <= b; - label0 : BLOCK (b6 = '1') - BEGIN - pad <= GUARDED i; - END BLOCK label0; - -t <= pad; -END; diff --git a/alliance/share/cells/padlib/po_sp.al b/alliance/share/cells/padlib/po_sp.al deleted file mode 100644 index dc58d26d..00000000 --- a/alliance/share/cells/padlib/po_sp.al +++ /dev/null @@ -1,80 +0,0 @@ -V ALLIANCE : 4 -H po_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,2 -C pad,UNKNOWN,EXTERNAL,3 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,4 -C vddi,UNKNOWN,EXTERNAL,5 -C vsse,UNKNOWN,EXTERNAL,6 -C vssi,UNKNOWN,EXTERNAL,7 -T N,1,30,10,2,7,0,0,0,0,45,20.5 -T N,1,30,7,10,9,0,0,0,0,57,20.5 -T N,1,30,8,9,7,0,0,0,0,63,20.5 -T N,1,30,7,9,8,0,0,0,0,69,20.5 -T N,1,30,8,9,7,0,0,0,0,75,20.5 -T N,1,30,7,9,8,0,0,0,0,81,20.5 -T N,1,35,3,8,6,0,0,0,0,17,265 -T N,1,35,6,8,3,0,0,0,0,23,265 -T N,1,35,3,8,6,0,0,0,0,29,265 -T N,1,35,6,8,3,0,0,0,0,35,265 -T N,1,35,3,8,6,0,0,0,0,41,265 -T N,1,35,6,8,3,0,0,0,0,47,265 -T N,1,35,3,8,6,0,0,0,0,53,265 -T N,1,35,6,8,3,0,0,0,0,59,265 -T N,1,35,3,8,6,0,0,0,0,65,265 -T N,1,35,6,8,3,0,0,0,0,71,265 -T N,1,35,3,8,6,0,0,0,0,77,265 -T N,1,35,6,8,3,0,0,0,0,83,265 -T N,1,35,3,8,6,0,0,0,0,89,265 -T N,1,35,6,8,3,0,0,0,0,95,265 -T N,1,35,3,8,6,0,0,0,0,101,265 -T N,1,35,6,8,3,0,0,0,0,107,265 -T N,1,35,3,8,6,0,0,0,0,113,265 -T N,1,35,6,8,3,0,0,0,0,119,265 -T N,1,35,3,8,6,0,0,0,0,125,265 -T N,1,35,6,8,3,0,0,0,0,131,265 -T N,1,35,3,8,6,0,0,0,0,137,265 -T N,1,35,6,8,3,0,0,0,0,143,265 -T N,1,35,3,8,6,0,0,0,0,149,265 -T N,1,35,6,8,3,0,0,0,0,155,265 -T P,1,60,10,2,5,0,0,0,0,45,85.5 -T P,1,60,5,9,8,0,0,0,0,69,85.5 -T P,1,60,5,10,9,0,0,0,0,57,85.5 -T P,1,60,8,9,5,0,0,0,0,63,85.5 -T P,1,60,8,9,5,0,0,0,0,75,85.5 -T P,1,60,5,9,8,0,0,0,0,81,85.5 -T P,1,80,3,8,4,0,0,0,0,17,180.5 -T P,1,80,4,8,3,0,0,0,0,23,180.5 -T P,1,80,3,8,4,0,0,0,0,29,180.5 -T P,1,80,4,8,3,0,0,0,0,35,180.5 -T P,1,80,3,8,4,0,0,0,0,41,180.5 -T P,1,80,4,8,3,0,0,0,0,47,180.5 -T P,1,80,3,8,4,0,0,0,0,53,180.5 -T P,1,80,4,8,3,0,0,0,0,59,180.5 -T P,1,80,3,8,4,0,0,0,0,65,180.5 -T P,1,80,4,8,3,0,0,0,0,71,180.5 -T P,1,80,3,8,4,0,0,0,0,77,180.5 -T P,1,80,4,8,3,0,0,0,0,83,180.5 -T P,1,80,3,8,4,0,0,0,0,89,180.5 -T P,1,80,4,8,3,0,0,0,0,95,180.5 -T P,1,80,3,8,4,0,0,0,0,101,180.5 -T P,1,80,4,8,3,0,0,0,0,107,180.5 -T P,1,80,3,8,4,0,0,0,0,113,180.5 -T P,1,80,4,8,3,0,0,0,0,119,180.5 -T P,1,80,3,8,4,0,0,0,0,125,180.5 -T P,1,80,4,8,3,0,0,0,0,131,180.5 -T P,1,80,3,8,4,0,0,0,0,137,180.5 -T P,1,80,4,8,3,0,0,0,0,143,180.5 -T P,1,80,3,8,4,0,0,0,0,149,180.5 -T P,1,80,4,8,3,0,0,0,0,155,180.5 -S 10,INTERNAL,0,mbk_sig3 -S 9,INTERNAL,0,mbk_sig4 -S 8,INTERNAL,0,mbk_sig6 -S 7,EXTERNAL,0,vssi -S 6,EXTERNAL,0,vsse -S 5,EXTERNAL,0,vddi -S 4,EXTERNAL,0,vdde -S 3,EXTERNAL,0,pad -S 2,EXTERNAL,0,i -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/po_sp.ap b/alliance/share/cells/padlib/po_sp.ap deleted file mode 100644 index d6f6cc34..00000000 --- a/alliance/share/cells/padlib/po_sp.ap +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 3 -H po_sp,P,30/ 0/95 -A 0,-7,172,493 -C 172,6,12,ck,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 47,-7,2,i,1,SOUTH,ALU2 -C 47,-7,2,i,0,SOUTH,ALU1 -C 88,493,1,pad,0,NORTH,ALU1 -C 172,296,120,vsse,1,EAST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -I 0,-7,palo_sp,logic,NOSYM -I 0,356,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/po_sp.vbe b/alliance/share/cells/padlib/po_sp.vbe deleted file mode 100644 index b646800d..00000000 --- a/alliance/share/cells/padlib/po_sp.vbe +++ /dev/null @@ -1,39 +0,0 @@ --- VHDL data flow description generated from `po_sp` --- date : Thu Feb 23 17:08:20 1995 - - --- Entity Declaration - -ENTITY po_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_i : NATURAL := 191; -- cin_i - CONSTANT tpll_i : NATURAL := 2176; -- tpll_i - CONSTANT rdown_i : NATURAL := 15; -- rdown_i - CONSTANT tphh_i : NATURAL := 2032; -- tphh_i - CONSTANT rup_i : NATURAL := 16 -- rup_i - ); - PORT ( - i : in BIT; -- i - pad : out BIT; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END po_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF po_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on po_sp" - SEVERITY WARNING; - - -pad <= i; -END; diff --git a/alliance/share/cells/padlib/pot_sp.al b/alliance/share/cells/padlib/pot_sp.al deleted file mode 100644 index 814c64f8..00000000 --- a/alliance/share/cells/padlib/pot_sp.al +++ /dev/null @@ -1,107 +0,0 @@ -V ALLIANCE : 4 -H pot_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,3 -C b,UNKNOWN,EXTERNAL,1 -C pad,UNKNOWN,EXTERNAL,4 -C ck,UNKNOWN,EXTERNAL,2 -C vdde,UNKNOWN,EXTERNAL,5 -C vddi,UNKNOWN,EXTERNAL,6 -C vsse,UNKNOWN,EXTERNAL,7 -C vssi,UNKNOWN,EXTERNAL,8 -T N,1,30,15,3,8,0,0,0,0,44,20.5 -T N,1,30,13,14,8,0,0,0,0,98,20.5 -T N,1,30,8,14,13,0,0,0,0,92,20.5 -T N,1,30,13,14,8,0,0,0,0,86,20.5 -T N,1,30,8,14,13,0,0,0,0,104,20.5 -T N,1,30,8,12,13,0,0,0,0,68,20.5 -T N,1,30,13,12,8,0,0,0,0,62,20.5 -T N,1,30,8,15,12,0,0,0,0,56,20.5 -T N,1,30,8,12,13,0,0,0,0,80,20.5 -T N,1,30,13,12,8,0,0,0,0,74,20.5 -T N,1,29,10,11,13,0,0,0,0,116,20 -T N,1,29,13,11,10,0,0,0,0,122,20 -T N,1,29,10,11,13,0,0,0,0,128,20 -T N,1,29,13,11,10,0,0,0,0,134,20 -T N,1,10,14,1,8,0,0,0,0,152,30.5 -T N,1,10,8,14,11,0,0,0,0,146,30.5 -T N,1,35,4,13,7,0,0,0,0,137,265 -T N,1,35,7,13,4,0,0,0,0,143,265 -T N,1,35,4,13,7,0,0,0,0,149,265 -T N,1,35,7,13,4,0,0,0,0,155,265 -T N,1,35,4,13,7,0,0,0,0,113,265 -T N,1,35,7,13,4,0,0,0,0,119,265 -T N,1,35,4,13,7,0,0,0,0,125,265 -T N,1,35,7,13,4,0,0,0,0,131,265 -T N,1,35,4,13,7,0,0,0,0,89,265 -T N,1,35,7,13,4,0,0,0,0,95,265 -T N,1,35,4,13,7,0,0,0,0,101,265 -T N,1,35,7,13,4,0,0,0,0,107,265 -T N,1,35,4,13,7,0,0,0,0,65,265 -T N,1,35,7,13,4,0,0,0,0,71,265 -T N,1,35,4,13,7,0,0,0,0,77,265 -T N,1,35,7,13,4,0,0,0,0,83,265 -T N,1,35,4,13,7,0,0,0,0,41,265 -T N,1,35,7,13,4,0,0,0,0,47,265 -T N,1,35,4,13,7,0,0,0,0,53,265 -T N,1,35,7,13,4,0,0,0,0,59,265 -T N,1,35,7,13,4,0,0,0,0,35,265 -T N,1,35,4,13,7,0,0,0,0,29,265 -T N,1,35,7,13,4,0,0,0,0,23,265 -T N,1,35,4,13,7,0,0,0,0,17,265 -T P,40,3,6,8,4,0,0,0,0,27,91 -T P,1,20,6,14,11,0,0,0,0,146,66.5 -T P,1,20,14,1,6,0,0,0,0,152,66.5 -T P,1,60,15,3,6,0,0,0,0,44,85.5 -T P,1,60,6,11,10,0,0,0,0,104,85.5 -T P,1,60,10,11,6,0,0,0,0,98,85.5 -T P,1,60,6,11,10,0,0,0,0,92,85.5 -T P,1,60,10,11,6,0,0,0,0,86,85.5 -T P,1,60,6,12,10,0,0,0,0,68,85.5 -T P,1,60,10,12,6,0,0,0,0,62,85.5 -T P,1,60,6,15,12,0,0,0,0,56,85.5 -T P,1,60,6,12,10,0,0,0,0,80,85.5 -T P,1,60,10,12,6,0,0,0,0,74,85.5 -T P,1,59,13,14,10,0,0,0,0,116,86 -T P,1,59,10,14,13,0,0,0,0,122,86 -T P,1,59,13,14,10,0,0,0,0,128,86 -T P,1,59,10,14,13,0,0,0,0,134,86 -T P,1,80,4,10,5,0,0,0,0,137,180.5 -T P,1,80,5,10,4,0,0,0,0,143,180.5 -T P,1,80,4,10,5,0,0,0,0,149,180.5 -T P,1,80,5,10,4,0,0,0,0,155,180.5 -T P,1,80,4,10,5,0,0,0,0,113,180.5 -T P,1,80,5,10,4,0,0,0,0,119,180.5 -T P,1,80,4,10,5,0,0,0,0,125,180.5 -T P,1,80,5,10,4,0,0,0,0,131,180.5 -T P,1,80,4,10,5,0,0,0,0,89,180.5 -T P,1,80,5,10,4,0,0,0,0,95,180.5 -T P,1,80,4,10,5,0,0,0,0,101,180.5 -T P,1,80,5,10,4,0,0,0,0,107,180.5 -T P,1,80,4,10,5,0,0,0,0,65,180.5 -T P,1,80,5,10,4,0,0,0,0,71,180.5 -T P,1,80,4,10,5,0,0,0,0,77,180.5 -T P,1,80,5,10,4,0,0,0,0,83,180.5 -T P,1,80,4,10,5,0,0,0,0,41,180.5 -T P,1,80,5,10,4,0,0,0,0,47,180.5 -T P,1,80,4,10,5,0,0,0,0,53,180.5 -T P,1,80,5,10,4,0,0,0,0,59,180.5 -T P,1,80,5,10,4,0,0,0,0,35,180.5 -T P,1,80,4,10,5,0,0,0,0,29,180.5 -T P,1,80,5,10,4,0,0,0,0,23,180.5 -T P,1,80,4,10,5,0,0,0,0,17,180.5 -S 15,INTERNAL,0,mbk_sig4 -S 14,INTERNAL,0,mbk_sig7 -S 13,INTERNAL,0,mbk_sig6 -S 12,INTERNAL,0,mbk_sig3 -S 11,INTERNAL,0,mbk_sig9 -S 10,INTERNAL,0,mbk_sig8 -S 9,INTERNAL,0,mbk_sig12 -S 8,EXTERNAL,0,vssi -S 7,EXTERNAL,0,vsse -S 6,EXTERNAL,0,vddi -S 5,EXTERNAL,0,vdde -S 4,EXTERNAL,0,pad -S 3,EXTERNAL,0,i -S 2,EXTERNAL,0,ck -S 1,EXTERNAL,0,b -EOF diff --git a/alliance/share/cells/padlib/pot_sp.ap b/alliance/share/cells/padlib/pot_sp.ap deleted file mode 100644 index f43040f1..00000000 --- a/alliance/share/cells/padlib/pot_sp.ap +++ /dev/null @@ -1,21 +0,0 @@ -V ALLIANCE : 3 -H pot_sp,P,30/ 0/95 -A 0,-7,172,493 -C 154,-7,2,b,0,SOUTH,ALU1 -C 154,-7,2,b,1,SOUTH,ALU2 -C 46,-7,2,i,0,SOUTH,ALU1 -C 46,-7,2,i,1,SOUTH,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -C 172,296,120,vsse,1,EAST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -C 88,493,1,pad,0,NORTH,ALU1 -I 0,-7,palot_sp,logic,NOSYM -I 0,356,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pot_sp.vbe b/alliance/share/cells/padlib/pot_sp.vbe deleted file mode 100644 index 578b57bc..00000000 --- a/alliance/share/cells/padlib/pot_sp.vbe +++ /dev/null @@ -1,51 +0,0 @@ --- VHDL data flow description generated from `pot_sp` --- date : Thu Feb 23 17:09:25 1995 - - --- Entity Declaration - -ENTITY pot_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT rup : NATURAL := 684404; -- rup - CONSTANT rdown : NATURAL := 24 -- rdown - ); - PORT ( - i : in BIT; -- i - b : in BIT; -- b - pad : out MUX_BIT BUS; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pot_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pot_sp IS - SIGNAL b1 : BIT; -- b1 - SIGNAL b2 : BIT; -- b2 - SIGNAL b3 : BIT; -- b3 - SIGNAL b4 : BIT; -- b4 - SIGNAL b5 : BIT; -- b5 - SIGNAL b6 : BIT; -- b6 - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pot_sp" - SEVERITY WARNING; - - b6 <= b5; - b5 <= b4; - b4 <= b3; - b3 <= b2; - b2 <= b1; - b1 <= b; - label0 : BLOCK (b6 = '1') - BEGIN - pad <= GUARDED i; - END BLOCK label0; -END; diff --git a/alliance/share/cells/padlib/potw_sp.al b/alliance/share/cells/padlib/potw_sp.al deleted file mode 100644 index 4eb9a3ee..00000000 --- a/alliance/share/cells/padlib/potw_sp.al +++ /dev/null @@ -1,83 +0,0 @@ -V ALLIANCE : 4 -H potw_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,3 -C b,UNKNOWN,EXTERNAL,1 -C pad,UNKNOWN,EXTERNAL,4 -C ck,UNKNOWN,EXTERNAL,2 -C vdde,UNKNOWN,EXTERNAL,5 -C vddi,UNKNOWN,EXTERNAL,6 -C vsse,UNKNOWN,EXTERNAL,7 -C vssi,UNKNOWN,EXTERNAL,8 -T N,1,10,8,15,14,0,0,0,0,146,30.5 -T N,1,10,15,1,8,0,0,0,0,152,30.5 -T N,1,29,12,14,13,0,0,0,0,134,20 -T N,1,29,13,14,12,0,0,0,0,128,20 -T N,1,29,12,14,13,0,0,0,0,122,20 -T N,1,29,13,14,12,0,0,0,0,116,20 -T N,1,30,12,11,8,0,0,0,0,74,20.5 -T N,1,30,8,11,12,0,0,0,0,80,20.5 -T N,1,30,8,10,11,0,0,0,0,56,20.5 -T N,1,30,12,11,8,0,0,0,0,62,20.5 -T N,1,30,8,11,12,0,0,0,0,68,20.5 -T N,1,30,8,15,12,0,0,0,0,104,20.5 -T N,1,30,12,15,8,0,0,0,0,86,20.5 -T N,1,30,8,15,12,0,0,0,0,92,20.5 -T N,1,30,12,15,8,0,0,0,0,98,20.5 -T N,1,30,10,3,8,0,0,0,0,44,20.5 -T N,1,35,7,12,4,0,0,0,0,62,265 -T N,1,35,4,12,7,0,0,0,0,56,265 -T N,1,35,7,12,4,0,0,0,0,50,265 -T N,1,35,4,12,7,0,0,0,0,44,265 -T N,1,35,4,12,7,0,0,0,0,68,265 -T N,1,35,7,12,4,0,0,0,0,74,265 -T N,1,35,4,12,7,0,0,0,0,80,265 -T N,1,35,7,12,4,0,0,0,0,86,265 -T N,1,35,4,12,7,0,0,0,0,92,265 -T N,1,35,7,12,4,0,0,0,0,98,265 -T N,1,35,4,12,7,0,0,0,0,104,265 -T N,1,35,7,12,4,0,0,0,0,110,265 -T P,1,59,13,15,12,0,0,0,0,134,86 -T P,1,59,12,15,13,0,0,0,0,128,86 -T P,1,59,13,15,12,0,0,0,0,122,86 -T P,1,59,12,15,13,0,0,0,0,116,86 -T P,1,60,13,11,6,0,0,0,0,74,85.5 -T P,1,60,6,11,13,0,0,0,0,80,85.5 -T P,1,60,6,10,11,0,0,0,0,56,85.5 -T P,1,60,13,11,6,0,0,0,0,62,85.5 -T P,1,60,6,11,13,0,0,0,0,68,85.5 -T P,1,60,13,14,6,0,0,0,0,86,85.5 -T P,1,60,6,14,13,0,0,0,0,92,85.5 -T P,1,60,13,14,6,0,0,0,0,98,85.5 -T P,1,60,6,14,13,0,0,0,0,104,85.5 -T P,1,60,10,3,6,0,0,0,0,44,85.5 -T P,1,20,15,1,6,0,0,0,0,152,66.5 -T P,1,20,6,15,14,0,0,0,0,146,66.5 -T P,40,3,6,8,4,0,0,0,0,27,91 -T P,1,80,5,13,4,0,0,0,0,62,180.5 -T P,1,80,4,13,5,0,0,0,0,56,180.5 -T P,1,80,5,13,4,0,0,0,0,50,180.5 -T P,1,80,4,13,5,0,0,0,0,44,180.5 -T P,1,80,4,13,5,0,0,0,0,68,180.5 -T P,1,80,5,13,4,0,0,0,0,74,180.5 -T P,1,80,4,13,5,0,0,0,0,80,180.5 -T P,1,80,5,13,4,0,0,0,0,86,180.5 -T P,1,80,4,13,5,0,0,0,0,92,180.5 -T P,1,80,5,13,4,0,0,0,0,98,180.5 -T P,1,80,4,13,5,0,0,0,0,104,180.5 -T P,1,80,5,13,4,0,0,0,0,110,180.5 -S 15,INTERNAL,0,mbk_sig7 -S 14,INTERNAL,0,mbk_sig9 -S 13,INTERNAL,0,mbk_sig8 -S 12,INTERNAL,0,mbk_sig6 -S 11,INTERNAL,0,mbk_sig4 -S 10,INTERNAL,0,mbk_sig3 -S 9,INTERNAL,0,mbk_sig12 -S 8,EXTERNAL,0,vssi -S 7,EXTERNAL,0,vsse -S 6,EXTERNAL,0,vddi -S 5,EXTERNAL,0,vdde -S 4,EXTERNAL,0,pad -S 3,EXTERNAL,0,i -S 2,EXTERNAL,0,ck -S 1,EXTERNAL,0,b -EOF diff --git a/alliance/share/cells/padlib/potw_sp.ap b/alliance/share/cells/padlib/potw_sp.ap deleted file mode 100644 index 82e16248..00000000 --- a/alliance/share/cells/padlib/potw_sp.ap +++ /dev/null @@ -1,21 +0,0 @@ -V ALLIANCE : 3 -H potw_sp,P,30/ 0/95 -A 0,-7,172,493 -C 154,-7,2,b,0,SOUTH,ALU1 -C 154,-7,2,b,1,SOUTH,ALU2 -C 46,-7,2,i,1,SOUTH,ALU2 -C 46,-7,2,i,0,SOUTH,ALU1 -C 172,6,12,ck,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -C 172,296,120,vsse,1,EAST,ALU2 -C 88,493,1,pad,0,NORTH,ALU1 -I 0,-7,palotw_sp,logic,NOSYM -I 0,356,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/potw_sp.vbe b/alliance/share/cells/padlib/potw_sp.vbe deleted file mode 100644 index bd7513d3..00000000 --- a/alliance/share/cells/padlib/potw_sp.vbe +++ /dev/null @@ -1,51 +0,0 @@ --- VHDL data flow description generated from `potw_sp` --- date : Thu Feb 23 17:09:58 1995 - - --- Entity Declaration - -ENTITY potw_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT rup : NATURAL := 684404; -- rup - CONSTANT rdown : NATURAL := 49 -- rdown - ); - PORT ( - i : in BIT; -- i - b : in BIT; -- b - pad : out MUX_BIT BUS; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END potw_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF potw_sp IS - SIGNAL b1 : BIT; -- b1 - SIGNAL b2 : BIT; -- b2 - SIGNAL b3 : BIT; -- b3 - SIGNAL b4 : BIT; -- b4 - SIGNAL b5 : BIT; -- b5 - SIGNAL b6 : BIT; -- b6 - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on potw_sp" - SEVERITY WARNING; - - b6 <= b5; - b5 <= b4; - b4 <= b3; - b3 <= b2; - b2 <= b1; - b1 <= b; - label0 : BLOCK (b6 = '1') - BEGIN - pad <= GUARDED i; - END BLOCK label0; -END; diff --git a/alliance/share/cells/padlib/pow_sp.al b/alliance/share/cells/padlib/pow_sp.al deleted file mode 100644 index 50f28c09..00000000 --- a/alliance/share/cells/padlib/pow_sp.al +++ /dev/null @@ -1,56 +0,0 @@ -V ALLIANCE : 4 -H pow_sp,L,23/ 2/95 -C i,UNKNOWN,EXTERNAL,2 -C pad,UNKNOWN,EXTERNAL,3 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,4 -C vddi,UNKNOWN,EXTERNAL,5 -C vsse,UNKNOWN,EXTERNAL,6 -C vssi,UNKNOWN,EXTERNAL,7 -T N,1,30,7,10,9,0,0,0,0,85,20.5 -T N,1,30,10,2,7,0,0,0,0,73,20.5 -T N,1,30,8,9,7,0,0,0,0,103,20.5 -T N,1,30,7,9,8,0,0,0,0,97,20.5 -T N,1,30,8,9,7,0,0,0,0,91,20.5 -T N,1,30,7,9,8,0,0,0,0,109,20.5 -T N,1,35,3,8,6,0,0,0,0,56,265 -T N,1,35,6,8,3,0,0,0,0,62,265 -T N,1,35,3,8,6,0,0,0,0,68,265 -T N,1,35,6,8,3,0,0,0,0,74,265 -T N,1,35,3,8,6,0,0,0,0,104,265 -T N,1,35,6,8,3,0,0,0,0,110,265 -T N,1,35,3,8,6,0,0,0,0,116,265 -T N,1,35,6,8,3,0,0,0,0,122,265 -T N,1,35,3,8,6,0,0,0,0,80,265 -T N,1,35,6,8,3,0,0,0,0,86,265 -T N,1,35,3,8,6,0,0,0,0,92,265 -T N,1,35,6,8,3,0,0,0,0,98,265 -T P,1,60,5,9,8,0,0,0,0,97,85.5 -T P,1,60,10,2,5,0,0,0,0,73,85.5 -T P,1,60,8,9,5,0,0,0,0,103,85.5 -T P,1,60,8,9,5,0,0,0,0,91,85.5 -T P,1,60,5,10,9,0,0,0,0,85,85.5 -T P,1,60,5,9,8,0,0,0,0,109,85.5 -T P,1,80,3,8,4,0,0,0,0,56,180.5 -T P,1,80,4,8,3,0,0,0,0,62,180.5 -T P,1,80,3,8,4,0,0,0,0,68,180.5 -T P,1,80,4,8,3,0,0,0,0,74,180.5 -T P,1,80,3,8,4,0,0,0,0,104,180.5 -T P,1,80,4,8,3,0,0,0,0,110,180.5 -T P,1,80,3,8,4,0,0,0,0,116,180.5 -T P,1,80,4,8,3,0,0,0,0,122,180.5 -T P,1,80,3,8,4,0,0,0,0,80,180.5 -T P,1,80,4,8,3,0,0,0,0,86,180.5 -T P,1,80,3,8,4,0,0,0,0,92,180.5 -T P,1,80,4,8,3,0,0,0,0,98,180.5 -S 10,INTERNAL,0,mbk_sig5 -S 9,INTERNAL,0,mbk_sig4 -S 8,INTERNAL,0,mbk_sig3 -S 7,EXTERNAL,0,vssi -S 6,EXTERNAL,0,vsse -S 5,EXTERNAL,0,vddi -S 4,EXTERNAL,0,vdde -S 3,EXTERNAL,0,pad -S 2,EXTERNAL,0,i -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pow_sp.ap b/alliance/share/cells/padlib/pow_sp.ap deleted file mode 100644 index e9c8e663..00000000 --- a/alliance/share/cells/padlib/pow_sp.ap +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 3 -H pow_sp,P,30/ 0/95 -A 0,-7,172,493 -C 75,-7,2,i,0,SOUTH,ALU1 -C 75,-7,2,i,1,SOUTH,ALU2 -C 172,6,12,ck,1,EAST,ALU2 -C 172,40,40,vssi,1,EAST,ALU2 -C 172,84,40,vddi,1,EAST,ALU2 -C 172,168,120,vdde,1,EAST,ALU2 -C 0,168,120,vdde,0,WEST,ALU2 -C 0,84,40,vddi,0,WEST,ALU2 -C 0,6,12,ck,0,WEST,ALU2 -C 0,40,40,vssi,0,WEST,ALU2 -C 0,296,120,vsse,0,WEST,ALU2 -C 172,296,120,vsse,1,EAST,ALU2 -C 88,493,1,pad,0,NORTH,ALU1 -I 0,-7,palow_sp,logic,NOSYM -I 0,356,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pow_sp.vbe b/alliance/share/cells/padlib/pow_sp.vbe deleted file mode 100644 index ffbb6455..00000000 --- a/alliance/share/cells/padlib/pow_sp.vbe +++ /dev/null @@ -1,39 +0,0 @@ --- VHDL data flow description generated from `pow_sp` --- date : Thu Feb 23 17:08:48 1995 - - --- Entity Declaration - -ENTITY pow_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_i : NATURAL := 191; -- cin_i - CONSTANT tpll_i : NATURAL := 1777; -- tpll_i - CONSTANT rdown_i : NATURAL := 30; -- rdown_i - CONSTANT tphh_i : NATURAL := 1608; -- tphh_i - CONSTANT rup_i : NATURAL := 32 -- rup_i - ); - PORT ( - i : in BIT; -- i - pad : out BIT; -- pad - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pow_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pow_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pow_sp" - SEVERITY WARNING; - - -pad <= i; -END; diff --git a/alliance/share/cells/padlib/pvdde_sp.al b/alliance/share/cells/padlib/pvdde_sp.al deleted file mode 100644 index 6d26778e..00000000 --- a/alliance/share/cells/padlib/pvdde_sp.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 4 -H pvdde_sp,L,23/ 2/95 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,2 -C vddi,UNKNOWN,EXTERNAL,3 -C vsse,UNKNOWN,EXTERNAL,4 -C vssi,UNKNOWN,EXTERNAL,5 -S 5,EXTERNAL,0,vssi -S 4,EXTERNAL,0,vsse -S 3,EXTERNAL,0,vddi -S 2,EXTERNAL,0,vdde -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvdde_sp.ap b/alliance/share/cells/padlib/pvdde_sp.ap deleted file mode 100644 index 7cc3206d..00000000 --- a/alliance/share/cells/padlib/pvdde_sp.ap +++ /dev/null @@ -1,17 +0,0 @@ -V ALLIANCE : 3 -H pvdde_sp,P,30/ 0/95 -A 0,0,172,500 -C 172,13,12,ck,1,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 88,500,1,vdde,2,NORTH,ALU1 -I 0,0,palvdde_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvdde_sp.vbe b/alliance/share/cells/padlib/pvdde_sp.vbe deleted file mode 100644 index 7dbb223c..00000000 --- a/alliance/share/cells/padlib/pvdde_sp.vbe +++ /dev/null @@ -1,30 +0,0 @@ --- VHDL data flow description generated from `pvdde_sp` --- date : Thu Feb 23 17:10:19 1995 - - --- Entity Declaration - -ENTITY pvdde_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000 -- area - ); - PORT ( - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvdde_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvdde_sp IS - -BEGIN - ASSERT ((((not (vssi) and not (vsse)) and vddi) and vdde) = '1') - REPORT "power supply is missing on pvdde_sp" - SEVERITY WARNING; - -END; diff --git a/alliance/share/cells/padlib/pvddeck_sp.al b/alliance/share/cells/padlib/pvddeck_sp.al deleted file mode 100644 index 416456a2..00000000 --- a/alliance/share/cells/padlib/pvddeck_sp.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 4 -H pvddeck_sp,L,23/ 2/95 -C cko,UNKNOWN,EXTERNAL,2 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,3 -C vddi,UNKNOWN,EXTERNAL,4 -C vsse,UNKNOWN,EXTERNAL,5 -C vssi,UNKNOWN,EXTERNAL,6 -T N,1,20,6,7,2,0,0,0,0,70,42.5 -T N,1,20,2,7,6,0,0,0,0,64,42.5 -T N,1,20,7,1,6,0,0,0,0,52,42.5 -T N,1,20,2,7,6,0,0,0,0,88,42.5 -T N,1,20,6,7,2,0,0,0,0,82,42.5 -T N,1,20,2,7,6,0,0,0,0,76,42.5 -T P,1,40,7,1,4,0,0,0,0,52,92.5 -T P,1,34,2,7,4,0,0,0,0,88,89.5 -T P,1,34,4,7,2,0,0,0,0,82,89.5 -T P,1,34,2,7,4,0,0,0,0,76,89.5 -T P,1,34,4,7,2,0,0,0,0,70,89.5 -T P,1,34,2,7,4,0,0,0,0,64,89.5 -S 7,INTERNAL,0,mbk_sig4 -S 6,EXTERNAL,0,vssi -S 5,EXTERNAL,0,vsse -S 4,EXTERNAL,0,vddi -S 3,EXTERNAL,0,vdde -S 2,EXTERNAL,0,cko -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvddeck_sp.ap b/alliance/share/cells/padlib/pvddeck_sp.ap deleted file mode 100644 index e7e0d2d7..00000000 --- a/alliance/share/cells/padlib/pvddeck_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H pvddeck_sp,P,30/ 0/95 -A 0,0,172,500 -C 172,13,12,ck,1,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 67,0,2,cko,1,SOUTH,ALU2 -C 67,0,2,cko,0,SOUTH,ALU1 -C 79,0,2,cko,3,SOUTH,ALU2 -C 79,0,2,cko,2,SOUTH,ALU1 -C 91,0,2,cko,5,SOUTH,ALU2 -C 91,0,2,cko,4,SOUTH,ALU1 -C 172,303,120,vsse,1,EAST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 88,500,1,vdde,2,NORTH,ALU1 -I 0,0,palvddeck_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvddeck_sp.vbe b/alliance/share/cells/padlib/pvddeck_sp.vbe deleted file mode 100644 index 6f0f899f..00000000 --- a/alliance/share/cells/padlib/pvddeck_sp.vbe +++ /dev/null @@ -1,40 +0,0 @@ --- VHDL data flow description generated from `pvddeck_sp` --- date : Thu Feb 23 17:11:45 1995 - - --- Entity Declaration - -ENTITY pvddeck_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_ck : NATURAL := 127; -- cin_ck - CONSTANT tpll_ck : NATURAL := 1055; -- tpll_ck - CONSTANT rdown_ck : NATURAL := 126; -- rdown_ck - CONSTANT tphh_ck : NATURAL := 963; -- tphh_ck - CONSTANT rup_ck : NATURAL := 183 -- rup_ck - ); - PORT ( - cko : out WOR_BIT BUS; -- cko - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvddeck_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvddeck_sp IS - -BEGIN - ASSERT ((((not (vssi) and not (vsse)) and vddi) and vdde) = '1') - REPORT "power supply is missing on pvddeck_sp" - SEVERITY WARNING; - - label0 : BLOCK ('1' = '1') - BEGIN - cko <= GUARDED ck; - END BLOCK label0; -END; diff --git a/alliance/share/cells/padlib/pvddi_sp.al b/alliance/share/cells/padlib/pvddi_sp.al deleted file mode 100644 index 11982763..00000000 --- a/alliance/share/cells/padlib/pvddi_sp.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 4 -H pvddi_sp,L,23/ 2/95 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,2 -C vddi,UNKNOWN,EXTERNAL,3 -C vsse,UNKNOWN,EXTERNAL,4 -C vssi,UNKNOWN,EXTERNAL,5 -S 5,EXTERNAL,0,vssi -S 4,EXTERNAL,0,vsse -S 3,EXTERNAL,0,vddi -S 2,EXTERNAL,0,vdde -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvddi_sp.ap b/alliance/share/cells/padlib/pvddi_sp.ap deleted file mode 100644 index 7d1cdd1e..00000000 --- a/alliance/share/cells/padlib/pvddi_sp.ap +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 3 -H pvddi_sp,P,30/ 0/95 -A 0,0,172,500 -C 86,0,100,vddi,0,SOUTH,ALU1 -C 86,0,100,vddi,1,SOUTH,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,2,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 172,91,40,vddi,3,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,13,12,ck,1,EAST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 88,500,1,vddi,4,NORTH,ALU1 -I 0,0,palvddi_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvddi_sp.vbe b/alliance/share/cells/padlib/pvddi_sp.vbe deleted file mode 100644 index 94cec5b4..00000000 --- a/alliance/share/cells/padlib/pvddi_sp.vbe +++ /dev/null @@ -1,30 +0,0 @@ --- VHDL data flow description generated from `pvddi_sp` --- date : Thu Feb 23 17:11:01 1995 - - --- Entity Declaration - -ENTITY pvddi_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000 -- area - ); - PORT ( - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvddi_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvddi_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvddi_sp" - SEVERITY WARNING; - -END; diff --git a/alliance/share/cells/padlib/pvddick_sp.al b/alliance/share/cells/padlib/pvddick_sp.al deleted file mode 100644 index e8205034..00000000 --- a/alliance/share/cells/padlib/pvddick_sp.al +++ /dev/null @@ -1,29 +0,0 @@ -V ALLIANCE : 4 -H pvddick_sp,L,23/ 2/95 -C cko,UNKNOWN,EXTERNAL,2 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,3 -C vddi,UNKNOWN,EXTERNAL,4 -C vsse,UNKNOWN,EXTERNAL,5 -C vssi,UNKNOWN,EXTERNAL,6 -T N,1,25,2,8,6,0,0,0,0,158,45 -T N,1,10,8,1,6,0,0,0,0,146,52.5 -T N,1,25,6,8,2,0,0,0,0,152,45 -T N,1,25,2,7,6,0,0,0,0,14,45 -T N,1,10,7,1,6,0,0,0,0,26,52.5 -T N,1,25,6,7,2,0,0,0,0,20,45 -T P,1,20,4,1,8,0,0,0,0,143,89.5 -T P,1,50,2,8,4,0,0,0,0,149,104.5 -T P,1,50,4,8,2,0,0,0,0,155,104.5 -T P,1,20,4,1,7,0,0,0,0,29,89.5 -T P,1,50,2,7,4,0,0,0,0,23,104.5 -T P,1,50,4,7,2,0,0,0,0,17,104.5 -S 8,INTERNAL,0,mbk_sig6 -S 7,INTERNAL,0,mbk_sig5 -S 6,EXTERNAL,0,vssi -S 5,EXTERNAL,0,vsse -S 4,EXTERNAL,0,vddi -S 3,EXTERNAL,0,vdde -S 2,EXTERNAL,0,cko -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvddick_sp.ap b/alliance/share/cells/padlib/pvddick_sp.ap deleted file mode 100644 index f5178836..00000000 --- a/alliance/share/cells/padlib/pvddick_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H pvddick_sp,P,30/ 0/95 -A 0,0,172,500 -C 86,0,100,vddi,1,SOUTH,ALU2 -C 86,0,100,vddi,0,SOUTH,ALU1 -C 17,0,2,cko,0,SOUTH,ALU1 -C 17,0,2,cko,1,SOUTH,ALU2 -C 172,13,12,ck,1,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,91,40,vddi,3,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,2,WEST,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 155,0,1,cko,2,SOUTH,ALU1 -C 155,0,2,cko,2,SOUTH,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 88,500,1,vddi,4,NORTH,ALU1 -I 0,0,palvddick_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvddick_sp.vbe b/alliance/share/cells/padlib/pvddick_sp.vbe deleted file mode 100644 index 37c44073..00000000 --- a/alliance/share/cells/padlib/pvddick_sp.vbe +++ /dev/null @@ -1,40 +0,0 @@ --- VHDL data flow description generated from `pvddick_sp` --- date : Thu Feb 23 17:12:35 1995 - - --- Entity Declaration - -ENTITY pvddick_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_ck : NATURAL := 127; -- cin_ck - CONSTANT tpll_ck : NATURAL := 1235; -- tpll_ck - CONSTANT rdown_ck : NATURAL := 253; -- rdown_ck - CONSTANT tphh_ck : NATURAL := 1109; -- tphh_ck - CONSTANT rup_ck : NATURAL := 311 -- rup_ck - ); - PORT ( - cko : out WOR_BIT BUS; -- cko - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvddick_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvddick_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvddick_sp" - SEVERITY WARNING; - - label0 : BLOCK ('1' = '1') - BEGIN - cko <= GUARDED ck; - END BLOCK label0; -END; diff --git a/alliance/share/cells/padlib/pvsse_sp.al b/alliance/share/cells/padlib/pvsse_sp.al deleted file mode 100644 index 9d497fd4..00000000 --- a/alliance/share/cells/padlib/pvsse_sp.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 4 -H pvsse_sp,L,23/ 2/95 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,2 -C vddi,UNKNOWN,EXTERNAL,3 -C vsse,UNKNOWN,EXTERNAL,4 -C vssi,UNKNOWN,EXTERNAL,5 -S 5,EXTERNAL,0,vssi -S 4,EXTERNAL,0,vsse -S 3,EXTERNAL,0,vddi -S 2,EXTERNAL,0,vdde -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvsse_sp.ap b/alliance/share/cells/padlib/pvsse_sp.ap deleted file mode 100644 index 817bfe1e..00000000 --- a/alliance/share/cells/padlib/pvsse_sp.ap +++ /dev/null @@ -1,17 +0,0 @@ -V ALLIANCE : 3 -H pvsse_sp,P,30/ 0/95 -A 0,0,172,500 -C 172,13,12,ck,1,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 88,500,1,vsse,2,NORTH,ALU1 -I 0,0,palvsse_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvsse_sp.vbe b/alliance/share/cells/padlib/pvsse_sp.vbe deleted file mode 100644 index fd9208ee..00000000 --- a/alliance/share/cells/padlib/pvsse_sp.vbe +++ /dev/null @@ -1,30 +0,0 @@ --- VHDL data flow description generated from `pvsse_sp` --- date : Thu Feb 23 17:10:40 1995 - - --- Entity Declaration - -ENTITY pvsse_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000 -- area - ); - PORT ( - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvsse_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvsse_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvsse_sp" - SEVERITY WARNING; - -END; diff --git a/alliance/share/cells/padlib/pvsseck_sp.al b/alliance/share/cells/padlib/pvsseck_sp.al deleted file mode 100644 index e3289211..00000000 --- a/alliance/share/cells/padlib/pvsseck_sp.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 4 -H pvsseck_sp,L,23/ 2/95 -C cko,UNKNOWN,EXTERNAL,2 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,3 -C vddi,UNKNOWN,EXTERNAL,4 -C vsse,UNKNOWN,EXTERNAL,5 -C vssi,UNKNOWN,EXTERNAL,6 -T N,1,20,6,7,2,0,0,0,0,70,42.5 -T N,1,20,2,7,6,0,0,0,0,64,42.5 -T N,1,20,7,1,6,0,0,0,0,52,42.5 -T N,1,20,2,7,6,0,0,0,0,88,42.5 -T N,1,20,6,7,2,0,0,0,0,82,42.5 -T N,1,20,2,7,6,0,0,0,0,76,42.5 -T P,1,40,7,1,4,0,0,0,0,52,92.5 -T P,1,34,2,7,4,0,0,0,0,88,89.5 -T P,1,34,4,7,2,0,0,0,0,82,89.5 -T P,1,34,2,7,4,0,0,0,0,76,89.5 -T P,1,34,4,7,2,0,0,0,0,70,89.5 -T P,1,34,2,7,4,0,0,0,0,64,89.5 -S 7,INTERNAL,0,mbk_sig4 -S 6,EXTERNAL,0,vssi -S 5,EXTERNAL,0,vsse -S 4,EXTERNAL,0,vddi -S 3,EXTERNAL,0,vdde -S 2,EXTERNAL,0,cko -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvsseck_sp.ap b/alliance/share/cells/padlib/pvsseck_sp.ap deleted file mode 100644 index 83240817..00000000 --- a/alliance/share/cells/padlib/pvsseck_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H pvsseck_sp,P,30/ 0/95 -A 0,0,172,500 -C 172,13,12,ck,1,EAST,ALU2 -C 172,47,40,vssi,1,EAST,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,47,40,vssi,0,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 67,0,2,cko,1,SOUTH,ALU2 -C 67,0,2,cko,0,SOUTH,ALU1 -C 79,0,2,cko,3,SOUTH,ALU2 -C 79,0,2,cko,2,SOUTH,ALU1 -C 91,0,2,cko,5,SOUTH,ALU2 -C 91,0,2,cko,4,SOUTH,ALU1 -C 0,303,120,vsse,0,WEST,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 88,500,1,vsse,2,NORTH,ALU1 -I 0,0,palvsseck_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvsseck_sp.vbe b/alliance/share/cells/padlib/pvsseck_sp.vbe deleted file mode 100644 index 444ac41e..00000000 --- a/alliance/share/cells/padlib/pvsseck_sp.vbe +++ /dev/null @@ -1,40 +0,0 @@ --- VHDL data flow description generated from `pvsseck_sp` --- date : Thu Feb 23 17:12:08 1995 - - --- Entity Declaration - -ENTITY pvsseck_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_ck : NATURAL := 127; -- cin_ck - CONSTANT tpll_ck : NATURAL := 1055; -- tpll_ck - CONSTANT rdown_ck : NATURAL := 126; -- rdown_ck - CONSTANT tphh_ck : NATURAL := 963; -- tphh_ck - CONSTANT rup_ck : NATURAL := 183 -- rup_ck - ); - PORT ( - cko : out WOR_BIT BUS; -- cko - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvsseck_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvsseck_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvsseck_sp" - SEVERITY WARNING; - - label0 : BLOCK ('1' = '1') - BEGIN - cko <= GUARDED ck; - END BLOCK label0; -END; diff --git a/alliance/share/cells/padlib/pvssi_sp.al b/alliance/share/cells/padlib/pvssi_sp.al deleted file mode 100644 index 466d2100..00000000 --- a/alliance/share/cells/padlib/pvssi_sp.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 4 -H pvssi_sp,L,23/ 2/95 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,2 -C vddi,UNKNOWN,EXTERNAL,3 -C vsse,UNKNOWN,EXTERNAL,4 -C vssi,UNKNOWN,EXTERNAL,5 -S 5,EXTERNAL,0,vssi -S 4,EXTERNAL,0,vsse -S 3,EXTERNAL,0,vddi -S 2,EXTERNAL,0,vdde -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvssi_sp.ap b/alliance/share/cells/padlib/pvssi_sp.ap deleted file mode 100644 index a823dbff..00000000 --- a/alliance/share/cells/padlib/pvssi_sp.ap +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 3 -H pvssi_sp,P,30/ 0/95 -A 0,0,172,500 -C 86,0,100,vssi,1,SOUTH,ALU2 -C 86,0,100,vssi,0,SOUTH,ALU1 -C 0,13,12,ck,0,WEST,ALU2 -C 0,47,40,vssi,2,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,47,40,vssi,3,EAST,ALU2 -C 172,13,12,ck,1,EAST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 88,500,1,vssi,4,NORTH,ALU1 -I 0,0,palvssi_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvssi_sp.vbe b/alliance/share/cells/padlib/pvssi_sp.vbe deleted file mode 100644 index 6f817126..00000000 --- a/alliance/share/cells/padlib/pvssi_sp.vbe +++ /dev/null @@ -1,30 +0,0 @@ --- VHDL data flow description generated from `pvssi_sp` --- date : Thu Feb 23 17:11:22 1995 - - --- Entity Declaration - -ENTITY pvssi_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000 -- area - ); - PORT ( - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvssi_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvssi_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvssi_sp" - SEVERITY WARNING; - -END; diff --git a/alliance/share/cells/padlib/pvssick_sp.al b/alliance/share/cells/padlib/pvssick_sp.al deleted file mode 100644 index 878902e0..00000000 --- a/alliance/share/cells/padlib/pvssick_sp.al +++ /dev/null @@ -1,29 +0,0 @@ -V ALLIANCE : 4 -H pvssick_sp,L,23/ 2/95 -C cko,UNKNOWN,EXTERNAL,2 -C ck,UNKNOWN,EXTERNAL,1 -C vdde,UNKNOWN,EXTERNAL,3 -C vddi,UNKNOWN,EXTERNAL,4 -C vsse,UNKNOWN,EXTERNAL,5 -C vssi,UNKNOWN,EXTERNAL,6 -T N,1,25,2,8,6,0,0,0,0,158,45 -T N,1,10,8,1,6,0,0,0,0,146,52.5 -T N,1,25,6,8,2,0,0,0,0,152,45 -T N,1,25,2,7,6,0,0,0,0,14,45 -T N,1,10,7,1,6,0,0,0,0,26,52.5 -T N,1,25,6,7,2,0,0,0,0,20,45 -T P,1,20,4,1,8,0,0,0,0,143,89.5 -T P,1,50,2,8,4,0,0,0,0,149,104.5 -T P,1,50,4,8,2,0,0,0,0,155,104.5 -T P,1,20,4,1,7,0,0,0,0,29,89.5 -T P,1,50,2,7,4,0,0,0,0,23,104.5 -T P,1,50,4,7,2,0,0,0,0,17,104.5 -S 8,INTERNAL,0,mbk_sig5 -S 7,INTERNAL,0,mbk_sig4 -S 6,EXTERNAL,0,vssi -S 5,EXTERNAL,0,vsse -S 4,EXTERNAL,0,vddi -S 3,EXTERNAL,0,vdde -S 2,EXTERNAL,0,cko -S 1,EXTERNAL,0,ck -EOF diff --git a/alliance/share/cells/padlib/pvssick_sp.ap b/alliance/share/cells/padlib/pvssick_sp.ap deleted file mode 100644 index 77ea531d..00000000 --- a/alliance/share/cells/padlib/pvssick_sp.ap +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 3 -H pvssick_sp,P,30/ 0/95 -A 0,0,172,500 -C 86,0,100,vssi,1,SOUTH,ALU2 -C 86,0,100,vssi,0,SOUTH,ALU1 -C 17,0,2,cko,0,SOUTH,ALU1 -C 17,0,2,cko,1,SOUTH,ALU2 -C 172,91,40,vddi,1,EAST,ALU2 -C 172,47,40,vssi,3,EAST,ALU2 -C 172,13,12,ck,1,EAST,ALU2 -C 172,175,120,vdde,1,EAST,ALU2 -C 0,175,120,vdde,0,WEST,ALU2 -C 0,91,40,vddi,0,WEST,ALU2 -C 0,47,40,vssi,2,WEST,ALU2 -C 0,13,12,ck,0,WEST,ALU2 -C 155,0,2,cko,2,SOUTH,ALU1 -C 155,0,2,cko,3,SOUTH,ALU2 -C 172,303,120,vsse,1,EAST,ALU2 -C 0,303,120,vsse,0,WEST,ALU2 -C 88,500,1,vssi,4,NORTH,ALU1 -I 0,0,palvssick_sp,logic,NOSYM -I 0,363,padreal,pad,NOSYM -EOF diff --git a/alliance/share/cells/padlib/pvssick_sp.vbe b/alliance/share/cells/padlib/pvssick_sp.vbe deleted file mode 100644 index e780f4e6..00000000 --- a/alliance/share/cells/padlib/pvssick_sp.vbe +++ /dev/null @@ -1,40 +0,0 @@ --- VHDL data flow description generated from `pvssick_sp` --- date : Thu Feb 23 17:13:01 1995 - - --- Entity Declaration - -ENTITY pvssick_sp IS - GENERIC ( - CONSTANT area : NATURAL := 86000; -- area - CONSTANT cin_ck : NATURAL := 127; -- cin_ck - CONSTANT tpll_ck : NATURAL := 1235; -- tpll_ck - CONSTANT rdown_ck : NATURAL := 253; -- rdown_ck - CONSTANT tphh_ck : NATURAL := 1109; -- tphh_ck - CONSTANT rup_ck : NATURAL := 311 -- rup_ck - ); - PORT ( - cko : out WOR_BIT BUS; -- cko - ck : in BIT; -- ck - vdde : in BIT; -- vdde - vddi : in BIT; -- vddi - vsse : in BIT; -- vsse - vssi : in BIT -- vssi - ); -END pvssick_sp; - - --- Architecture Declaration - -ARCHITECTURE behaviour_data_flow OF pvssick_sp IS - -BEGIN - ASSERT ((((vddi and vdde) and not (vssi)) and not (vsse)) = '1') - REPORT "power supply is missing on pvssick_sp" - SEVERITY WARNING; - - label0 : BLOCK ('1' = '1') - BEGIN - cko <= GUARDED ck; - END BLOCK label0; -END; diff --git a/alliance/share/cells/rflib/CATAL b/alliance/share/cells/rflib/CATAL deleted file mode 100644 index a06325c8..00000000 --- a/alliance/share/cells/rflib/CATAL +++ /dev/null @@ -1,32 +0,0 @@ -rf_dec_bufad0 C -rf_dec_bufad1 C -rf_dec_bufad1r C -rf_dec_bufad2 C -rf_dec_bufad2r C -rf_dec_nand2 C -rf_dec_nand3 C -rf_dec_nand4 C -rf_dec_nao3 C -rf_dec_nbuf C -rf_dec_nor3 C -rf_fifo_buf C -rf_fifo_clock C -rf_fifo_empty C -rf_fifo_full C -rf_fifo_inc C -rf_fifo_nop C -rf_fifo_ok C -rf_fifo_orand4 C -rf_fifo_orand5 C -rf_fifo_ptreset C -rf_fifo_ptset C -rf_inmux_buf_2 C -rf_inmux_buf_4 C -rf_inmux_mem C -rf_mid_buf_2 C -rf_mid_buf_4 C -rf_mid_mem C -rf_mid_mem_r0 C -rf_out_buf_2 C -rf_out_buf_4 C -rf_out_mem C diff --git a/alliance/share/cells/rflib/rf_dec_bufad0.ap b/alliance/share/cells/rflib/rf_dec_bufad0.ap deleted file mode 100644 index 2af0ad41..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad0.ap +++ /dev/null @@ -1,78 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_bufad0,P,15/ 3/2001,10 -A 0,0,450,500 -S 0,390,450,390,240,*,LEFT,NWELL -S 0,470,450,470,60,vdd,RIGHT,CALU1 -S 0,30,450,30,60,vss,RIGHT,CALU1 -S 320,300,320,450,20,*,UP,ALU1 -S 320,50,320,100,20,*,DOWN,ALU1 -S 150,150,210,150,20,*,RIGHT,ALU1 -S 200,300,200,450,20,*,DOWN,ALU1 -S 200,50,200,100,20,*,UP,ALU1 -S 390,300,390,470,20,*,UP,ALU1 -S 390,30,390,150,20,*,DOWN,ALU1 -S 260,100,260,400,20,*,DOWN,ALU1 -S 110,140,110,260,10,*,UP,POLY -S 170,140,170,260,10,*,UP,POLY -S 230,140,230,260,10,*,UP,POLY -S 290,140,290,260,10,*,UP,POLY -S 210,150,290,150,30,*,RIGHT,POLY -S 390,20,390,160,30,*,DOWN,PTIE -S 200,30,200,120,30,*,UP,NDIF -S 260,30,260,120,30,*,UP,NDIF -S 80,30,80,120,30,*,UP,NDIF -S 140,30,140,120,30,*,UP,NDIF -S 320,30,320,120,30,*,UP,NDIF -S 230,10,230,140,10,*,DOWN,NTRANS -S 290,10,290,140,10,*,DOWN,NTRANS -S 110,10,110,140,10,*,DOWN,NTRANS -S 170,10,170,140,10,*,DOWN,NTRANS -S 80,280,80,470,30,*,DOWN,PDIF -S 230,260,230,490,10,*,UP,PTRANS -S 260,280,260,470,30,*,DOWN,PDIF -S 170,260,170,490,10,*,UP,PTRANS -S 110,260,110,490,10,*,UP,PTRANS -S 140,280,140,470,30,*,DOWN,PDIF -S 290,260,290,490,10,*,UP,PTRANS -S 320,280,320,470,30,*,DOWN,PDIF -S 390,290,390,480,30,*,UP,NTIE -S 200,280,200,470,30,*,DOWN,PDIF -S 50,200,170,200,30,*,RIGHT,POLY -S 140,100,140,400,20,*,DOWN,ALU1 -S 50,100,50,400,10,i,UP,CALU1 -S 150,250,150,250,20,nq,LEFT,CALU2 -S 250,300,250,300,20,q,LEFT,CALU2 -V 150,250,CONT_VIA,* -V 250,300,CONT_VIA,* -V 210,150,CONT_POLY,* -V 390,150,CONT_BODY_P,* -V 390,30,CONT_BODY_P,* -V 390,100,CONT_BODY_P,* -V 320,100,CONT_DIF_N,* -V 320,50,CONT_DIF_N,* -V 200,100,CONT_DIF_N,* -V 200,50,CONT_DIF_N,* -V 80,50,CONT_DIF_N,* -V 260,100,CONT_DIF_N,* -V 140,100,CONT_DIF_N,* -V 320,350,CONT_DIF_P,* -V 320,450,CONT_DIF_P,* -V 200,300,CONT_DIF_P,* -V 200,350,CONT_DIF_P,* -V 200,400,CONT_DIF_P,* -V 140,400,CONT_DIF_P,* -V 140,300,CONT_DIF_P,* -V 140,350,CONT_DIF_P,* -V 260,300,CONT_DIF_P,* -V 260,350,CONT_DIF_P,* -V 260,400,CONT_DIF_P,* -V 320,400,CONT_DIF_P,* -V 320,300,CONT_DIF_P,* -V 390,350,CONT_BODY_N,* -V 390,400,CONT_BODY_N,* -V 390,470,CONT_BODY_N,* -V 200,450,CONT_DIF_P,* -V 80,450,CONT_DIF_P,* -V 390,300,CONT_BODY_N,* -V 50,200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_bufad0.vbe b/alliance/share/cells/rflib/rf_dec_bufad0.vbe deleted file mode 100644 index 03c3741f..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad0.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_dec_bufad0 IS -PORT ( - i : in BIT; - nq : inout BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_bufad0; - -ARCHITECTURE VBE OF rf_dec_bufad0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_bufad0" - SEVERITY WARNING; - - nq <= not i; - q <= not nq; - -END; diff --git a/alliance/share/cells/rflib/rf_dec_bufad1.ap b/alliance/share/cells/rflib/rf_dec_bufad1.ap deleted file mode 100644 index 052e0c81..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad1.ap +++ /dev/null @@ -1,90 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_bufad1,P,15/ 3/2001,10 -A 0,0,500,500 -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 0,390,500,390,240,*,LEFT,NWELL -S 430,50,430,100,20,*,DOWN,ALU1 -S 430,300,430,450,20,*,UP,ALU1 -S 370,100,370,400,20,*,DOWN,ALU1 -S 190,300,190,450,20,*,UP,ALU1 -S 190,50,190,100,20,*,DOWN,ALU1 -S 310,50,310,100,20,*,UP,ALU1 -S 310,300,310,450,20,*,DOWN,ALU1 -S 320,150,400,150,30,*,RIGHT,POLY -S 400,140,400,260,10,*,UP,POLY -S 340,140,340,260,10,*,UP,POLY -S 280,140,280,260,10,*,UP,POLY -S 220,140,220,260,10,*,UP,POLY -S 430,30,430,120,30,*,UP,NDIF -S 250,30,250,120,30,*,UP,NDIF -S 190,30,190,120,30,*,UP,NDIF -S 370,30,370,120,30,*,UP,NDIF -S 310,30,310,120,30,*,UP,NDIF -S 280,10,280,140,10,*,DOWN,NTRANS -S 220,10,220,140,10,*,DOWN,NTRANS -S 400,10,400,140,10,*,DOWN,NTRANS -S 340,10,340,140,10,*,DOWN,NTRANS -S 250,280,250,470,30,*,DOWN,PDIF -S 220,260,220,490,10,*,UP,PTRANS -S 280,260,280,490,10,*,UP,PTRANS -S 370,280,370,470,30,*,DOWN,PDIF -S 340,260,340,490,10,*,UP,PTRANS -S 190,280,190,470,30,*,DOWN,PDIF -S 310,280,310,470,30,*,DOWN,PDIF -S 430,280,430,470,30,*,DOWN,PDIF -S 400,260,400,490,10,*,UP,PTRANS -S 100,300,100,470,20,*,UP,ALU1 -S 100,30,100,150,20,*,DOWN,ALU1 -S 100,20,100,160,30,*,DOWN,PTIE -S 100,290,100,480,30,*,UP,NTIE -S 300,200,300,200,20,q,LEFT,CALU3 -S 250,200,250,200,20,nq,LEFT,CALU3 -S 200,200,200,200,20,i,LEFT,CALU3 -S 200,200,300,200,20,*,RIGHT,TALU2 -S 250,100,250,400,20,*,DOWN,ALU1 -S 250,150,320,150,20,*,RIGHT,ALU1 -S 300,200,370,200,20,*,RIGHT,ALU1 -S 200,200,280,200,30,*,RIGHT,POLY -V 320,150,CONT_POLY,* -V 190,100,CONT_DIF_N,* -V 190,50,CONT_DIF_N,* -V 310,50,CONT_DIF_N,* -V 310,100,CONT_DIF_N,* -V 430,50,CONT_DIF_N,* -V 430,100,CONT_DIF_N,* -V 250,100,CONT_DIF_N,* -V 370,100,CONT_DIF_N,* -V 310,450,CONT_DIF_P,* -V 370,300,CONT_DIF_P,* -V 250,350,CONT_DIF_P,* -V 250,300,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 190,450,CONT_DIF_P,* -V 190,300,CONT_DIF_P,* -V 190,350,CONT_DIF_P,* -V 190,400,CONT_DIF_P,* -V 310,350,CONT_DIF_P,* -V 310,300,CONT_DIF_P,* -V 430,450,CONT_DIF_P,* -V 430,350,CONT_DIF_P,* -V 430,300,CONT_DIF_P,* -V 430,400,CONT_DIF_P,* -V 370,400,CONT_DIF_P,* -V 370,350,CONT_DIF_P,* -V 310,400,CONT_DIF_P,* -V 100,150,CONT_BODY_P,* -V 100,30,CONT_BODY_P,* -V 100,100,CONT_BODY_P,* -V 100,300,CONT_BODY_N,* -V 100,350,CONT_BODY_N,* -V 100,400,CONT_BODY_N,* -V 100,470,CONT_BODY_N,* -V 200,200,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 300,200,CONT_VIA2,* -V 200,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 300,200,CONT_VIA,* -V 200,200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_bufad1.vbe b/alliance/share/cells/rflib/rf_dec_bufad1.vbe deleted file mode 100644 index af255e8d..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad1.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_dec_bufad1 IS -PORT ( - i : in BIT; - nq : inout BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_bufad1; - -ARCHITECTURE VBE OF rf_dec_bufad1 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_bufad1" - SEVERITY WARNING; - - nq <= not i; - q <= not nq; - -END; diff --git a/alliance/share/cells/rflib/rf_dec_bufad2.ap b/alliance/share/cells/rflib/rf_dec_bufad2.ap deleted file mode 100644 index 75204720..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad2.ap +++ /dev/null @@ -1,135 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_bufad2,P,15/ 3/2001,10 -A 0,0,500,500 -S 200,200,450,200,20,*,LEFT,TALU2 -S 90,200,200,200,20,*,RIGHT,ALU1 -S 180,200,250,200,30,*,RIGHT,POLY -S 140,150,300,150,20,*,LEFT,ALU1 -S 140,250,300,250,20,*,RIGHT,ALU1 -S 60,150,140,150,30,*,RIGHT,POLY -S 60,250,140,250,30,*,RIGHT,POLY -S 90,100,90,400,20,*,DOWN,ALU1 -S 250,200,250,200,20,i0,LEFT,CALU3 -S 210,250,210,400,20,*,UP,ALU1 -S 210,100,210,150,20,*,DOWN,ALU1 -S 300,150,300,250,20,*,DOWN,ALU1 -S 350,150,400,150,20,*,RIGHT,ALU1 -S 350,250,400,250,20,*,RIGHT,ALU1 -S 330,100,350,100,20,*,RIGHT,ALU1 -S 330,300,350,300,20,*,RIGHT,ALU1 -S 330,350,350,350,20,*,RIGHT,ALU1 -S 330,400,350,400,20,*,RIGHT,ALU1 -S 350,100,350,400,20,*,UP,ALU1 -S 300,200,400,200,30,*,RIGHT,POLY -S 400,250,480,250,30,*,RIGHT,POLY -S 400,200,400,200,20,i1,LEFT,CALU3 -S 330,280,330,470,30,*,DOWN,PDIF -S 510,280,510,470,30,*,DOWN,PDIF -S 420,260,420,490,10,*,UP,PTRANS -S 390,280,390,470,30,*,DOWN,PDIF -S 480,260,480,490,10,*,UP,PTRANS -S 450,280,450,470,30,*,DOWN,PDIF -S 300,260,300,490,10,*,UP,PTRANS -S 270,280,270,470,30,*,DOWN,PDIF -S 360,260,360,490,10,*,UP,PTRANS -S 480,10,480,140,10,*,DOWN,NTRANS -S 420,10,420,140,10,*,DOWN,NTRANS -S 360,10,360,140,10,*,DOWN,NTRANS -S 300,10,300,140,10,*,DOWN,NTRANS -S 330,30,330,120,30,*,UP,NDIF -S 270,30,270,120,30,*,UP,NDIF -S 510,30,510,120,30,*,UP,NDIF -S 450,30,450,120,30,*,UP,NDIF -S 390,30,390,120,30,*,UP,NDIF -S 400,150,480,150,30,*,RIGHT,POLY -S 360,140,360,260,10,*,UP,POLY -S 300,140,300,260,10,*,UP,POLY -S 510,300,510,450,20,*,UP,ALU1 -S 510,50,510,100,20,*,DOWN,ALU1 -S 450,100,450,400,20,*,DOWN,ALU1 -S 270,50,270,100,20,*,DOWN,ALU1 -S 270,300,270,450,20,*,UP,ALU1 -S 0,390,500,390,240,*,LEFT,NWELL -S 240,140,240,260,10,*,UP,POLY -S 180,140,180,260,10,*,UP,POLY -S 240,260,240,490,10,*,UP,PTRANS -S 90,30,90,120,30,*,UP,NDIF -S 30,30,30,120,30,*,UP,NDIF -S 210,30,210,120,30,*,UP,NDIF -S 150,30,150,120,30,*,UP,NDIF -S 120,10,120,140,10,*,DOWN,NTRANS -S 60,10,60,140,10,*,DOWN,NTRANS -S 240,10,240,140,10,*,DOWN,NTRANS -S 180,10,180,140,10,*,DOWN,NTRANS -S 90,280,90,470,30,*,DOWN,PDIF -S 60,260,60,490,10,*,UP,PTRANS -S 120,260,120,490,10,*,UP,PTRANS -S 210,280,210,470,30,*,DOWN,PDIF -S 180,260,180,490,10,*,UP,PTRANS -S 30,300,30,450,20,*,UP,ALU1 -S 30,50,30,100,20,*,DOWN,ALU1 -S 30,280,30,470,30,*,DOWN,PDIF -S 150,280,150,470,30,*,DOWN,PDIF -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 200,200,200,200,20,q0,LEFT,CALU3 -S 300,200,300,200,20,nq0,LEFT,CALU3 -S 350,200,350,200,20,nq1,LEFT,CALU3 -S 450,200,450,200,20,q1,LEFT,CALU3 -V 140,150,CONT_POLY,* -V 140,250,CONT_POLY,* -V 200,200,CONT_VIA2,* -V 300,200,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 250,200,CONT_POLY,* -V 400,200,CONT_POLY,* -V 400,250,CONT_POLY,* -V 300,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 200,200,CONT_VIA,* -V 400,200,CONT_VIA,* -V 450,200,CONT_VIA,* -V 350,200,CONT_VIA,* -V 400,200,CONT_VIA2,* -V 450,200,CONT_VIA2,* -V 350,200,CONT_VIA2,* -V 270,450,CONT_DIF_P,* -V 510,300,CONT_DIF_P,* -V 510,350,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,300,CONT_DIF_P,* -V 330,400,CONT_DIF_P,* -V 330,350,CONT_DIF_P,* -V 330,300,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 450,300,CONT_DIF_P,* -V 390,450,CONT_DIF_P,* -V 510,450,CONT_DIF_P,* -V 510,400,CONT_DIF_P,* -V 450,100,CONT_DIF_N,* -V 390,50,CONT_DIF_N,* -V 510,100,CONT_DIF_N,* -V 510,50,CONT_DIF_N,* -V 330,100,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 400,150,CONT_POLY,* -V 90,100,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 210,400,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,300,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 90,300,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,100,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 30,300,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,50,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_bufad2.vbe b/alliance/share/cells/rflib/rf_dec_bufad2.vbe deleted file mode 100644 index 10b7cb27..00000000 --- a/alliance/share/cells/rflib/rf_dec_bufad2.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY rf_dec_bufad2 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - nq0 : inout BIT; - q0 : out BIT; - nq1 : inout BIT; - q1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_bufad2; - -ARCHITECTURE VBE OF rf_dec_bufad2 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_bufad2" - SEVERITY WARNING; - - nq0 <= not i0; - q0 <= not nq0; - nq1 <= not i1; - q1 <= not nq1; - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nand2.ap b/alliance/share/cells/rflib/rf_dec_nand2.ap deleted file mode 100644 index 01b30116..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand2.ap +++ /dev/null @@ -1,69 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nand2,P,21/ 8/2000,10 -A 0,0,500,500 -S 260,190,260,310,10,*,UP,POLY -S 240,140,240,210,10,*,UP,POLY -S 300,200,350,200,20,*,RIGHT,ALU1 -S 200,200,350,200,20,*,RIGHT,TALU2 -S 250,200,250,200,20,i1,LEFT,CALU3 -S 200,200,200,200,20,i0,LEFT,CALU3 -S 350,200,350,200,20,nq,LEFT,CALU3 -S 270,100,300,100,20,*,RIGHT,ALU1 -S 230,350,300,350,20,*,LEFT,ALU1 -S 300,100,300,350,20,*,UP,ALU1 -S 200,140,200,310,10,*,DOWN,POLY -S 170,330,170,460,30,*,DOWN,PDIF -S 290,330,290,460,30,*,DOWN,PDIF -S 260,310,260,440,10,*,UP,PTRANS -S 200,310,200,440,10,*,UP,PTRANS -S 230,330,230,420,30,*,DOWN,PDIF -S 290,400,290,450,20,*,DOWN,ALU1 -S 170,400,170,450,20,*,DOWN,ALU1 -S 240,10,240,140,10,*,DOWN,NTRANS -S 200,10,200,140,10,*,DOWN,NTRANS -S 270,30,270,120,30,*,DOWN,NDIF -S 170,30,170,120,30,*,DOWN,NDIF -S 170,50,170,100,20,*,DOWN,ALU1 -S 0,390,500,390,240,*,RIGHT,NWELL -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 70,300,70,470,20,*,UP,ALU1 -S 70,30,70,150,20,*,DOWN,ALU1 -S 70,20,70,160,30,*,DOWN,PTIE -S 70,290,70,480,30,*,UP,NTIE -S 430,30,430,150,20,*,DOWN,ALU1 -S 430,300,430,470,20,*,UP,ALU1 -S 430,20,430,160,30,*,DOWN,PTIE -S 430,290,430,480,30,*,UP,NTIE -V 200,200,CONT_POLY,* -V 250,200,CONT_POLY,* -V 350,200,CONT_VIA,* -V 200,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 250,200,CONT_VIA2,* -V 200,200,CONT_VIA2,* -V 350,200,CONT_VIA2,* -V 270,100,CONT_DIF_N,* -V 170,450,CONT_DIF_P,* -V 170,400,CONT_DIF_P,* -V 290,400,CONT_DIF_P,* -V 230,350,CONT_DIF_P,* -V 230,470,CONT_BODY_N,* -V 290,450,CONT_DIF_P,* -V 170,50,CONT_DIF_N,* -V 170,100,CONT_DIF_N,* -V 70,30,CONT_BODY_P,* -V 70,100,CONT_BODY_P,* -V 70,150,CONT_BODY_P,* -V 70,300,CONT_BODY_N,* -V 70,400,CONT_BODY_N,* -V 70,470,CONT_BODY_N,* -V 70,350,CONT_BODY_N,* -V 430,150,CONT_BODY_P,* -V 430,100,CONT_BODY_P,* -V 430,30,CONT_BODY_P,* -V 430,400,CONT_BODY_N,* -V 430,300,CONT_BODY_N,* -V 430,350,CONT_BODY_N,* -V 430,470,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nand2.vbe b/alliance/share/cells/rflib/rf_dec_nand2.vbe deleted file mode 100644 index 7c0132d8..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand2.vbe +++ /dev/null @@ -1,20 +0,0 @@ -ENTITY rf_dec_nand2 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nand2; - -ARCHITECTURE VBE OF rf_dec_nand2 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nand2" - SEVERITY WARNING; - - nq <= not(i0 and i1); - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nand3.ap b/alliance/share/cells/rflib/rf_dec_nand3.ap deleted file mode 100644 index 0d495560..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand3.ap +++ /dev/null @@ -1,84 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nand3,P,22/ 8/2000,10 -A 0,0,500,500 -S 350,200,350,200,20,i0,LEFT,CALU3 -S 170,50,170,100,20,*,DOWN,ALU1 -S 170,30,170,120,30,*,DOWN,NDIF -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 0,390,500,390,240,*,RIGHT,NWELL -S 70,300,70,470,20,*,UP,ALU1 -S 70,30,70,150,20,*,DOWN,ALU1 -S 70,20,70,160,30,*,DOWN,PTIE -S 70,290,70,480,30,*,UP,NTIE -S 190,350,350,350,20,*,LEFT,ALU1 -S 350,100,350,350,20,*,UP,ALU1 -S 250,400,250,450,20,*,DOWN,ALU1 -S 370,400,370,450,20,*,DOWN,ALU1 -S 200,140,200,310,10,*,UP,POLY -S 200,310,220,310,10,*,RIGHT,POLY -S 310,30,310,120,30,*,DOWN,NDIF -S 200,10,200,140,10,*,DOWN,NTRANS -S 240,10,240,140,10,*,DOWN,NTRANS -S 280,10,280,140,10,*,DOWN,NTRANS -S 190,330,190,420,30,*,DOWN,PDIF -S 220,310,220,440,10,*,UP,PTRANS -S 280,310,280,440,10,*,UP,PTRANS -S 340,310,340,440,10,*,UP,PTRANS -S 370,330,370,460,30,*,DOWN,PDIF -S 250,330,250,460,30,*,DOWN,PDIF -S 310,330,310,420,30,*,DOWN,PDIF -S 430,30,430,150,20,*,DOWN,ALU1 -S 430,300,430,470,20,*,UP,ALU1 -S 430,20,430,160,30,*,DOWN,PTIE -S 430,290,430,480,30,*,UP,NTIE -S 260,310,280,310,10,*,RIGHT,POLY -S 310,310,340,310,10,*,RIGHT,POLY -S 310,100,350,100,20,*,RIGHT,ALU1 -S 200,200,200,200,20,i1,LEFT,CALU3 -S 250,200,250,200,20,i2,LEFT,CALU3 -S 400,200,400,200,20,nq,LEFT,CALU3 -S 200,200,400,200,20,*,RIGHT,TALU2 -S 300,200,350,200,20,*,RIGHT,ALU2 -S 350,200,400,200,20,*,RIGHT,ALU1 -S 240,140,240,210,10,*,UP,POLY -S 260,190,260,310,10,*,UP,POLY -S 310,140,310,310,10,*,DOWN,POLY -S 280,140,310,140,10,*,RIGHT,POLY -V 170,100,CONT_DIF_N,* -V 170,50,CONT_DIF_N,* -V 70,30,CONT_BODY_P,* -V 70,100,CONT_BODY_P,* -V 70,150,CONT_BODY_P,* -V 70,300,CONT_BODY_N,* -V 70,400,CONT_BODY_N,* -V 70,470,CONT_BODY_N,* -V 70,350,CONT_BODY_N,* -V 370,450,CONT_DIF_P,* -V 310,470,CONT_BODY_N,* -V 190,470,CONT_BODY_N,* -V 190,350,CONT_DIF_P,* -V 310,350,CONT_DIF_P,* -V 370,400,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 250,450,CONT_DIF_P,* -V 430,150,CONT_BODY_P,* -V 430,100,CONT_BODY_P,* -V 430,30,CONT_BODY_P,* -V 430,400,CONT_BODY_N,* -V 430,300,CONT_BODY_N,* -V 430,350,CONT_BODY_N,* -V 430,470,CONT_BODY_N,* -V 310,100,CONT_DIF_N,* -V 250,200,CONT_VIA2,* -V 400,200,CONT_VIA2,* -V 350,200,CONT_VIA2,* -V 200,200,CONT_VIA2,* -V 400,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 200,200,CONT_VIA,* -V 300,200,CONT_VIA,* -V 300,200,CONT_POLY,* -V 250,200,CONT_POLY,* -V 200,200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nand3.vbe b/alliance/share/cells/rflib/rf_dec_nand3.vbe deleted file mode 100644 index c1eec05c..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand3.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_dec_nand3 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nand3; - -ARCHITECTURE VBE OF rf_dec_nand3 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nand3" - SEVERITY WARNING; - - nq <= not(i0 and i1 and i2); - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nand4.ap b/alliance/share/cells/rflib/rf_dec_nand4.ap deleted file mode 100644 index ce1a4f57..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand4.ap +++ /dev/null @@ -1,96 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nand4,P,21/ 8/2000,10 -A 0,0,500,500 -S 280,140,310,140,10,*,RIGHT,POLY -S 310,140,310,310,10,*,DOWN,POLY -S 240,140,240,210,10,*,UP,POLY -S 260,190,260,310,10,*,UP,POLY -S 350,200,400,200,20,*,RIGHT,ALU1 -S 300,200,350,200,20,*,RIGHT,ALU2 -S 150,200,400,200,20,*,RIGHT,TALU2 -S 250,200,250,200,20,i2,LEFT,CALU3 -S 200,200,200,200,20,i1,LEFT,CALU3 -S 150,200,150,200,20,i0,LEFT,CALU3 -S 350,200,350,200,20,i3,LEFT,CALU3 -S 400,200,400,200,20,nq,LEFT,CALU3 -S 430,290,430,480,30,*,UP,NTIE -S 430,20,430,160,30,*,DOWN,PTIE -S 430,300,430,470,20,*,UP,ALU1 -S 430,30,430,150,20,*,DOWN,ALU1 -S 310,330,310,420,30,*,DOWN,PDIF -S 130,330,130,460,30,*,DOWN,PDIF -S 250,330,250,460,30,*,DOWN,PDIF -S 370,330,370,460,30,*,DOWN,PDIF -S 160,310,160,440,10,*,UP,PTRANS -S 340,310,340,440,10,*,UP,PTRANS -S 280,310,280,440,10,*,UP,PTRANS -S 220,310,220,440,10,*,UP,PTRANS -S 190,330,190,420,30,*,DOWN,PDIF -S 280,10,280,140,10,*,DOWN,NTRANS -S 240,10,240,140,10,*,DOWN,NTRANS -S 200,10,200,140,10,*,DOWN,NTRANS -S 160,10,160,140,10,*,DOWN,NTRANS -S 130,30,130,120,30,*,DOWN,NDIF -S 310,30,310,120,30,*,DOWN,NDIF -S 160,140,160,310,10,*,DOWN,POLY -S 200,310,220,310,10,*,RIGHT,POLY -S 200,140,200,310,10,*,UP,POLY -S 130,50,130,100,20,*,DOWN,ALU1 -S 370,400,370,450,20,*,DOWN,ALU1 -S 250,400,250,450,20,*,DOWN,ALU1 -S 350,100,350,350,20,*,UP,ALU1 -S 190,350,350,350,20,*,LEFT,ALU1 -S 130,350,130,450,20,*,DOWN,ALU1 -S 70,290,70,480,30,*,UP,NTIE -S 70,20,70,160,30,*,DOWN,PTIE -S 70,30,70,150,20,*,DOWN,ALU1 -S 70,300,70,470,20,*,UP,ALU1 -S 0,390,500,390,240,*,RIGHT,NWELL -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 260,310,280,310,10,*,RIGHT,POLY -S 310,310,340,310,10,*,RIGHT,POLY -S 310,100,350,100,20,*,RIGHT,ALU1 -V 200,200,CONT_POLY,* -V 150,200,CONT_POLY,* -V 250,200,CONT_POLY,* -V 300,200,CONT_POLY,* -V 400,200,CONT_VIA,* -V 250,200,CONT_VIA,* -V 300,200,CONT_VIA,* -V 150,200,CONT_VIA,* -V 200,200,CONT_VIA,* -V 350,200,CONT_VIA2,* -V 400,200,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 150,200,CONT_VIA2,* -V 200,200,CONT_VIA2,* -V 430,470,CONT_BODY_N,* -V 430,350,CONT_BODY_N,* -V 430,300,CONT_BODY_N,* -V 430,400,CONT_BODY_N,* -V 430,30,CONT_BODY_P,* -V 430,100,CONT_BODY_P,* -V 430,150,CONT_BODY_P,* -V 250,450,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 370,400,CONT_DIF_P,* -V 310,350,CONT_DIF_P,* -V 190,350,CONT_DIF_P,* -V 130,350,CONT_DIF_P,* -V 130,400,CONT_DIF_P,* -V 190,470,CONT_BODY_N,* -V 310,470,CONT_BODY_N,* -V 130,450,CONT_DIF_P,* -V 370,450,CONT_DIF_P,* -V 130,100,CONT_DIF_N,* -V 130,50,CONT_DIF_N,* -V 70,350,CONT_BODY_N,* -V 70,470,CONT_BODY_N,* -V 70,400,CONT_BODY_N,* -V 70,300,CONT_BODY_N,* -V 70,150,CONT_BODY_P,* -V 70,100,CONT_BODY_P,* -V 70,30,CONT_BODY_P,* -V 310,100,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nand4.vbe b/alliance/share/cells/rflib/rf_dec_nand4.vbe deleted file mode 100644 index b8fb199a..00000000 --- a/alliance/share/cells/rflib/rf_dec_nand4.vbe +++ /dev/null @@ -1,22 +0,0 @@ -ENTITY rf_dec_nand4 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nand4; - -ARCHITECTURE VBE OF rf_dec_nand4 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nand4" - SEVERITY WARNING; - - nq <= not(i0 and i1 and i2 and i3); - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nao3.ap b/alliance/share/cells/rflib/rf_dec_nao3.ap deleted file mode 100644 index d11fca4c..00000000 --- a/alliance/share/cells/rflib/rf_dec_nao3.ap +++ /dev/null @@ -1,62 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nao3,P, 7/11/2000,10 -A 0,0,250,500 -S 200,350,200,350,20,i2,LEFT,CALU2 -S 200,200,200,350,20,*,DOWN,ALU1 -S 210,400,210,450,20,*,DOWN,ALU1 -S 100,400,100,400,20,i0,LEFT,CALU2 -S 100,200,120,200,30,*,RIGHT,POLY -S 120,260,120,490,10,*,UP,PTRANS -S 100,250,100,400,20,*,UP,ALU1 -S 50,200,100,200,20,*,RIGHT,ALU2 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 0,390,250,390,240,*,RIGHT,NWELL -S 180,260,180,490,10,*,UP,PTRANS -S 210,280,210,470,30,*,DOWN,PDIF -S 30,100,150,100,20,*,LEFT,ALU1 -S 150,150,150,400,20,*,DOWN,ALU1 -S 90,150,150,150,20,*,LEFT,ALU1 -S 60,60,60,190,10,*,DOWN,NTRANS -S 120,60,120,190,10,*,DOWN,NTRANS -S 150,80,150,170,30,*,UP,NDIF -S 30,80,30,170,30,*,UP,NDIF -S 90,80,90,170,30,*,UP,NDIF -S 180,200,210,200,30,*,RIGHT,POLY -S 180,60,180,190,10,*,DOWN,NTRANS -S 210,40,210,170,30,*,UP,NDIF -S 150,280,150,470,20,*,DOWN,PDIF -S 180,190,180,260,10,*,DOWN,POLY -S 120,190,120,260,10,*,DOWN,POLY -S 60,190,60,260,10,*,DOWN,POLY -S 70,250,100,250,20,*,RIGHT,ALU1 -S 60,260,60,490,10,*,UP,PTRANS -S 30,280,30,470,30,*,DOWN,PDIF -S 90,280,90,470,20,*,DOWN,PDIF -S 30,300,30,450,20,*,DOWN,ALU1 -S 220,40,220,170,30,*,UP,NDIF -S 50,200,50,200,20,i1,LEFT,CALU2 -S 100,150,100,150,20,nq,LEFT,CALU2 -V 200,350,CONT_VIA,* -V 30,300,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 100,400,CONT_VIA,* -V 210,450,CONT_DIF_P,* -V 150,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,30,CONT_BODY_P,* -V 150,30,CONT_BODY_P,* -V 210,50,CONT_DIF_N,* -V 100,200,CONT_VIA,* -V 100,200,CONT_POLY,* -V 90,150,CONT_DIF_N,* -V 200,200,CONT_POLY,* -V 100,150,CONT_VIA,* -V 150,400,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,300,CONT_DIF_P,* -V 70,250,CONT_POLY,* -V 30,450,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nao3.vbe b/alliance/share/cells/rflib/rf_dec_nao3.vbe deleted file mode 100644 index 6f76808b..00000000 --- a/alliance/share/cells/rflib/rf_dec_nao3.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_dec_nao3 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nao3; - -ARCHITECTURE VBE OF rf_dec_nao3 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nao3" - SEVERITY WARNING; - - nq <= not(i2 and (i1 or i0)); - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nbuf.ap b/alliance/share/cells/rflib/rf_dec_nbuf.ap deleted file mode 100644 index 972ec4ca..00000000 --- a/alliance/share/cells/rflib/rf_dec_nbuf.ap +++ /dev/null @@ -1,79 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nbuf,P,15/ 3/2001,10 -A 0,0,550,500 -S 90,100,90,400,20,*,DOWN,ALU1 -S 100,250,210,250,20,*,RIGHT,ALU1 -S 0,390,550,390,240,*,LEFT,NWELL -S 0,470,550,470,60,vdd,RIGHT,CALU1 -S 0,30,550,30,60,vss,RIGHT,CALU1 -S 340,20,340,160,30,*,DOWN,PTIE -S 340,290,340,480,30,*,UP,NTIE -S 340,300,340,470,20,*,UP,ALU1 -S 340,30,340,150,20,*,DOWN,ALU1 -S 150,280,150,470,30,*,DOWN,PDIF -S 30,280,30,470,30,*,DOWN,PDIF -S 30,50,30,100,20,*,DOWN,ALU1 -S 30,300,30,450,20,*,UP,ALU1 -S 180,260,180,490,10,*,UP,PTRANS -S 210,280,210,470,30,*,DOWN,PDIF -S 120,260,120,490,10,*,UP,PTRANS -S 60,260,60,490,10,*,UP,PTRANS -S 90,280,90,470,30,*,DOWN,PDIF -S 180,10,180,140,10,*,DOWN,NTRANS -S 240,10,240,140,10,*,DOWN,NTRANS -S 60,10,60,140,10,*,DOWN,NTRANS -S 120,10,120,140,10,*,DOWN,NTRANS -S 150,30,150,120,30,*,UP,NDIF -S 210,30,210,120,30,*,UP,NDIF -S 30,30,30,120,30,*,UP,NDIF -S 90,30,90,120,30,*,UP,NDIF -S 240,260,240,490,10,*,UP,PTRANS -S 60,140,60,260,10,*,UP,POLY -S 120,140,120,260,10,*,UP,POLY -S 180,140,180,260,10,*,UP,POLY -S 240,140,240,260,10,*,UP,POLY -S 210,100,210,400,20,*,DOWN,ALU1 -S 270,300,270,450,20,*,UP,ALU1 -S 270,50,270,100,20,*,DOWN,ALU1 -S 270,30,270,120,30,*,UP,NDIF -S 270,280,270,470,30,*,DOWN,PDIF -S 150,300,150,450,20,*,DOWN,ALU1 -S 500,100,500,400,10,i,UP,CALU1 -S 60,200,500,200,30,*,RIGHT,POLY -S 100,100,200,100,20,nq,RIGHT,CALU2 -V 340,150,CONT_BODY_P,* -V 340,30,CONT_BODY_P,* -V 340,100,CONT_BODY_P,* -V 340,300,CONT_BODY_N,* -V 340,350,CONT_BODY_N,* -V 340,400,CONT_BODY_N,* -V 340,470,CONT_BODY_N,* -V 150,50,CONT_DIF_N,* -V 150,450,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,300,CONT_DIF_P,* -V 30,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,450,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,300,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 210,300,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 210,100,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 270,50,CONT_DIF_N,* -V 270,400,CONT_DIF_P,* -V 270,300,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 150,300,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 500,200,CONT_POLY,* -V 200,100,CONT_VIA,* -V 100,100,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nbuf.vbe b/alliance/share/cells/rflib/rf_dec_nbuf.vbe deleted file mode 100644 index 336421b0..00000000 --- a/alliance/share/cells/rflib/rf_dec_nbuf.vbe +++ /dev/null @@ -1,19 +0,0 @@ -ENTITY rf_dec_nbuf IS -PORT ( - i : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nbuf; - -ARCHITECTURE VBE OF rf_dec_nbuf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nbuf" - SEVERITY WARNING; - - nq <= not i; - -END; diff --git a/alliance/share/cells/rflib/rf_dec_nor3.ap b/alliance/share/cells/rflib/rf_dec_nor3.ap deleted file mode 100644 index e15c13d4..00000000 --- a/alliance/share/cells/rflib/rf_dec_nor3.ap +++ /dev/null @@ -1,61 +0,0 @@ -V ALLIANCE : 6 -H rf_dec_nor3,P,22/ 8/2000,10 -A 0,0,250,500 -S 50,200,50,200,20,i1,LEFT,CALU2 -S 50,200,100,200,20,*,RIGHT,ALU2 -S 100,150,100,150,20,nq,LEFT,CALU2 -S 220,40,220,120,30,*,UP,NDIF -S 200,100,200,100,20,i2,LEFT,CALU2 -S 200,100,200,150,20,*,UP,ALU1 -S 150,100,150,150,20,*,DOWN,ALU1 -S 50,150,150,150,20,*,RIGHT,ALU1 -S 180,150,210,150,30,*,RIGHT,POLY -S 100,250,100,400,20,*,UP,ALU1 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 210,300,210,450,20,*,DOWN,ALU1 -S 50,100,50,400,20,*,DOWN,ALU1 -S 0,390,250,390,240,*,RIGHT,NWELL -S 60,140,60,240,10,*,DOWN,POLY -S 60,240,110,240,10,*,LEFT,POLY -S 180,260,180,490,10,*,UP,PTRANS -S 50,280,50,420,30,*,DOWN,PDIF -S 100,260,100,490,10,*,UP,PTRANS -S 70,280,70,420,30,*,DOWN,PDIF -S 140,260,140,490,10,*,UP,PTRANS -S 120,60,120,140,10,*,DOWN,NTRANS -S 180,60,180,140,10,*,DOWN,NTRANS -S 60,60,60,140,10,*,DOWN,NTRANS -S 210,280,210,470,30,*,DOWN,PDIF -S 90,40,90,120,30,*,UP,NDIF -S 30,80,30,120,30,*,UP,NDIF -S 210,40,210,120,30,*,UP,NDIF -S 150,80,150,120,30,*,UP,NDIF -S 30,100,150,100,20,*,LEFT,ALU1 -S 120,140,120,210,10,*,DOWN,POLY -S 140,190,140,260,10,*,DOWN,POLY -S 100,200,140,200,30,*,RIGHT,POLY -S 180,140,180,260,10,*,UP,POLY -S 100,400,100,400,20,i0,LEFT,CALU2 -V 200,100,CONT_VIA,* -V 100,150,CONT_VIA,* -V 200,150,CONT_POLY,* -V 210,300,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 50,300,CONT_DIF_P,* -V 50,350,CONT_DIF_P,* -V 50,400,CONT_DIF_P,* -V 100,400,CONT_VIA,* -V 100,250,CONT_POLY,* -V 30,470,CONT_BODY_N,* -V 210,450,CONT_DIF_P,* -V 150,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 90,50,CONT_DIF_N,* -V 30,30,CONT_BODY_P,* -V 150,30,CONT_BODY_P,* -V 210,50,CONT_DIF_N,* -V 100,200,CONT_VIA,* -V 100,200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_dec_nor3.vbe b/alliance/share/cells/rflib/rf_dec_nor3.vbe deleted file mode 100644 index a13eb4b1..00000000 --- a/alliance/share/cells/rflib/rf_dec_nor3.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_dec_nor3 IS -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_dec_nor3; - -ARCHITECTURE VBE OF rf_dec_nor3 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_dec_nor3" - SEVERITY WARNING; - - nq <= not(i0 or i1 or i2); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_buf.ap b/alliance/share/cells/rflib/rf_fifo_buf.ap deleted file mode 100644 index 9907c6ef..00000000 --- a/alliance/share/cells/rflib/rf_fifo_buf.ap +++ /dev/null @@ -1,211 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_buf,P,14/ 6/2001,10 -A 0,0,500,1000 -R 400,800,ref_ref,reset -S 0,530,500,530,60,vdd,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 0,610,540,610,240,*,RIGHT,NWELL -S 0,390,540,390,240,*,RIGHT,NWELL -S 50,100,50,400,20,xcks,DOWN,CALU1 -S 350,100,350,400,20,xckm,DOWN,CALU1 -S 250,600,250,900,20,nw,DOWN,CALU1 -S 280,750,300,750,30,*,RIGHT,POLY -S 300,750,300,750,20,w,LEFT,CALU2 -S 50,600,50,900,20,nr,DOWN,CALU1 -S 80,850,100,850,30,*,RIGHT,POLY -S 100,850,100,850,20,r,LEFT,CALU2 -S 110,880,110,970,30,*,DOWN,NDIF -S 110,900,110,950,20,*,DOWN,ALU1 -S 80,740,80,860,10,*,DOWN,POLY -S 80,860,80,990,10,*,DOWN,NTRANS -S 50,880,50,970,30,*,UP,NDIF -S 400,400,430,400,20,*,RIGHT,ALU1 -S 400,350,440,350,20,*,RIGHT,ALU1 -S 400,300,440,300,20,*,RIGHT,ALU1 -S 400,150,440,150,20,*,RIGHT,ALU1 -S 400,100,440,100,20,*,RIGHT,ALU1 -S 400,100,400,400,20,xreset,DOWN,CALU1 -S 450,250,470,250,30,*,RIGHT,POLY -S 470,190,470,260,10,*,DOWN,POLY -S 280,740,280,810,10,*,DOWN,POLY -S 140,390,200,390,10,*,RIGHT,POLY -S 200,110,260,110,10,*,RIGHT,POLY -S 200,100,200,100,20,ckm,LEFT,CALU2 -S 200,400,200,400,20,cks,LEFT,CALU2 -S 300,200,320,200,30,*,RIGHT,POLY -S 80,200,100,200,30,*,RIGHT,POLY -S 230,200,300,200,20,*,RIGHT,ALU1 -S 320,190,320,260,10,*,DOWN,POLY -S 260,190,260,260,10,*,DOWN,POLY -S 230,150,230,350,20,*,DOWN,ALU1 -S 260,110,260,190,10,*,DOWN,NTRANS -S 230,130,230,170,30,*,UP,NDIF -S 230,280,230,370,30,*,DOWN,PDIF -S 260,260,260,390,10,*,UP,PTRANS -S 290,280,290,470,30,*,UP,PDIF -S 320,260,320,490,10,*,UP,PTRANS -S 350,280,350,470,30,*,DOWN,PDIF -S 320,60,320,190,10,*,DOWN,NTRANS -S 290,40,290,170,30,*,UP,NDIF -S 350,80,350,170,30,*,UP,NDIF -S 290,300,290,450,20,*,DOWN,ALU1 -S 290,50,290,150,20,*,DOWN,ALU1 -S 140,190,140,260,10,*,DOWN,POLY -S 170,150,170,350,20,*,DOWN,ALU1 -S 140,110,140,190,10,*,DOWN,NTRANS -S 170,130,170,170,30,*,UP,NDIF -S 80,190,80,260,10,*,DOWN,POLY -S 100,200,170,200,20,*,RIGHT,ALU1 -S 170,280,170,370,30,*,DOWN,PDIF -S 140,260,140,390,10,*,UP,PTRANS -S 110,40,110,170,30,*,UP,NDIF -S 110,50,110,150,20,*,DOWN,ALU1 -S 500,50,500,150,20,*,DOWN,ALU1 -S 500,40,500,170,30,*,UP,NDIF -S 80,60,80,190,10,*,DOWN,NTRANS -S 470,60,470,190,10,*,DOWN,NTRANS -S 50,80,50,170,30,*,UP,NDIF -S 440,80,440,170,30,*,UP,NDIF -S 80,260,80,490,10,*,UP,PTRANS -S 50,280,50,470,30,*,DOWN,PDIF -S 110,280,110,470,30,*,UP,PDIF -S 470,260,470,490,10,*,UP,PTRANS -S 500,280,500,470,30,*,UP,PDIF -S 440,280,440,470,30,*,DOWN,PDIF -S 110,300,110,450,20,*,DOWN,ALU1 -S 500,300,500,450,20,*,DOWN,ALU1 -S 280,510,280,740,10,*,UP,PTRANS -S 250,530,250,720,30,*,DOWN,PDIF -S 310,530,310,720,30,*,UP,PDIF -S 280,810,280,940,10,*,DOWN,NTRANS -S 310,830,310,960,30,*,DOWN,NDIF -S 250,830,250,920,30,*,UP,NDIF -S 310,850,310,950,20,*,DOWN,ALU1 -S 310,550,310,700,20,*,DOWN,ALU1 -S 50,530,50,720,30,*,DOWN,PDIF -S 80,510,80,740,10,*,UP,PTRANS -S 110,530,110,720,30,*,UP,PDIF -S 110,550,110,700,20,*,DOWN,ALU1 -S 500,550,500,700,20,*,DOWN,ALU1 -S 440,530,440,720,30,*,DOWN,PDIF -S 500,530,500,720,30,*,UP,PDIF -S 470,510,470,740,10,*,UP,PTRANS -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,970,500,970,60,vss,RIGHT,CALU1 -S 470,740,470,860,10,*,DOWN,POLY -S 400,800,400,800,20,reset,LEFT,CALU2 -S 400,800,470,800,30,*,RIGHT,POLY -S 440,830,440,920,30,*,UP,NDIF -S 470,810,470,940,10,*,DOWN,NTRANS -S 500,830,500,960,30,*,DOWN,NDIF -S 500,850,500,950,20,*,DOWN,ALU1 -S 450,600,450,900,20,*,DOWN,ALU1 -S 450,250,500,250,20,*,RIGHT,TALU2 -S 450,250,450,600,20,nreset,DOWN,CALU3 -S 450,600,500,600,20,*,RIGHT,TALU2 -V 250,970,CONT_BODY_P,* -V 370,970,CONT_BODY_P,* -V 300,750,CONT_VIA,* -V 300,750,CONT_POLY,* -V 100,850,CONT_VIA,* -V 100,850,CONT_POLY,* -V 110,950,CONT_DIF_N,* -V 110,900,CONT_DIF_N,* -V 50,900,CONT_DIF_N,* -V 450,600,CONT_VIA,* -V 450,600,CONT_VIA2,* -V 450,250,CONT_POLY,* -V 450,250,CONT_VIA,* -V 450,250,CONT_VIA2,* -V 440,30,CONT_BODY_P,* -V 350,30,CONT_BODY_P,* -V 230,30,CONT_BODY_P,* -V 170,30,CONT_BODY_P,* -V 30,30,CONT_BODY_P,* -V 230,470,CONT_BODY_N,* -V 170,470,CONT_BODY_N,* -V 200,100,CONT_VIA,* -V 200,100,CONT_POLY,* -V 200,400,CONT_VIA,* -V 200,400,CONT_POLY,* -V 300,200,CONT_POLY,* -V 230,150,CONT_DIF_N,* -V 230,350,CONT_DIF_P,* -V 290,450,CONT_DIF_P,* -V 290,400,CONT_DIF_P,* -V 290,350,CONT_DIF_P,* -V 350,400,CONT_DIF_P,* -V 230,300,CONT_DIF_P,* -V 350,350,CONT_DIF_P,* -V 290,300,CONT_DIF_P,* -V 290,50,CONT_DIF_N,* -V 290,100,CONT_DIF_N,* -V 290,150,CONT_DIF_N,* -V 350,150,CONT_DIF_N,* -V 350,100,CONT_DIF_N,* -V 290,50,CONT_DIF_N,* -V 170,150,CONT_DIF_N,* -V 100,200,CONT_POLY,* -V 170,300,CONT_DIF_P,* -V 110,50,CONT_DIF_N,* -V 110,50,CONT_DIF_N,* -V 110,150,CONT_DIF_N,* -V 110,100,CONT_DIF_N,* -V 50,150,CONT_DIF_N,* -V 50,100,CONT_DIF_N,* -V 440,150,CONT_DIF_N,* -V 440,100,CONT_DIF_N,* -V 500,150,CONT_DIF_N,* -V 110,400,CONT_DIF_P,* -V 110,450,CONT_DIF_P,* -V 50,350,CONT_DIF_P,* -V 50,400,CONT_DIF_P,* -V 110,300,CONT_DIF_P,* -V 170,350,CONT_DIF_P,* -V 110,350,CONT_DIF_P,* -V 500,450,CONT_DIF_P,* -V 500,400,CONT_DIF_P,* -V 500,350,CONT_DIF_P,* -V 500,300,CONT_DIF_P,* -V 440,300,CONT_DIF_P,* -V 440,350,CONT_DIF_P,* -V 440,400,CONT_DIF_P,* -V 310,600,CONT_DIF_P,* -V 310,650,CONT_DIF_P,* -V 310,700,CONT_DIF_P,* -V 250,600,CONT_DIF_P,* -V 250,650,CONT_DIF_P,* -V 250,700,CONT_DIF_P,* -V 310,550,CONT_DIF_P,* -V 250,900,CONT_DIF_N,* -V 250,850,CONT_DIF_N,* -V 310,900,CONT_DIF_N,* -V 310,950,CONT_DIF_N,* -V 310,850,CONT_DIF_N,* -V 50,700,CONT_DIF_P,* -V 50,650,CONT_DIF_P,* -V 50,600,CONT_DIF_P,* -V 110,700,CONT_DIF_P,* -V 110,650,CONT_DIF_P,* -V 110,600,CONT_DIF_P,* -V 110,550,CONT_DIF_P,* -V 110,950,CONT_DIF_N,* -V 500,550,CONT_DIF_P,* -V 500,600,CONT_DIF_P,* -V 500,650,CONT_DIF_P,* -V 500,700,CONT_DIF_P,* -V 440,600,CONT_DIF_P,* -V 500,50,CONT_DIF_N,* -V 500,100,CONT_DIF_N,* -V 400,800,CONT_VIA,* -V 400,800,CONT_POLY,* -V 440,650,CONT_DIF_P,* -V 440,700,CONT_DIF_P,* -V 500,850,CONT_DIF_N,* -V 500,900,CONT_DIF_N,* -V 440,850,CONT_DIF_N,* -V 440,900,CONT_DIF_N,* -V 500,950,CONT_DIF_N,* -V 440,970,CONT_BODY_P,* -V 180,970,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_buf.vbe b/alliance/share/cells/rflib/rf_fifo_buf.vbe deleted file mode 100644 index 2d64fed8..00000000 --- a/alliance/share/cells/rflib/rf_fifo_buf.vbe +++ /dev/null @@ -1,33 +0,0 @@ -ENTITY rf_fifo_buf IS -PORT ( - cks : in BIT; - ckm : in BIT; - r : in BIT; - w : in BIT; - reset : in BIT; - xcks : out BIT; - xckm : out BIT; - nr : out BIT; - nw : out BIT; - xreset : out BIT; - nreset : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_buf; - -ARCHITECTURE VBE OF rf_fifo_buf IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_clock" - SEVERITY WARNING; - - xcks <= cks; - xckm <= ckm; - nr <= not r; - nw <= not w; - xreset <= reset; - nreset <= not reset; - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_clock.ap b/alliance/share/cells/rflib/rf_fifo_clock.ap deleted file mode 100644 index 6eb26e6e..00000000 --- a/alliance/share/cells/rflib/rf_fifo_clock.ap +++ /dev/null @@ -1,254 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_clock,P,14/ 6/2001,10 -A 0,0,500,1000 -R 250,700,ref_ref,ck_25 -S 0,530,500,530,60,vdd,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 100,400,450,400,20,*,RIGHT,TALU2 -S 300,200,400,200,20,*,RIGHT,TALU2 -S 400,200,400,600,20,*,DOWN,TALU3 -S 350,250,350,600,20,*,DOWN,TALU3 -S 450,400,450,800,20,*,DOWN,TALU3 -S 100,850,350,850,20,*,RIGHT,TALU2 -S 300,800,450,800,20,*,RIGHT,TALU2 -S 350,850,410,850,30,*,RIGHT,POLY -S 300,400,300,800,20,cks,UP,CALU3 -S 350,600,400,600,20,*,RIGHT,TALU2 -S 200,700,500,700,20,ck,RIGHT,CALU2 -S 40,550,40,600,20,*,UP,ALU1 -S 50,650,50,800,20,wok,UP,CALU1 -S 400,850,440,850,20,*,RIGHT,ALU1 -S 70,510,70,690,10,*,UP,PTRANS -S 40,530,40,670,30,*,DOWN,PDIF -S 290,690,290,860,10,*,UP,POLY -S 450,400,450,800,20,*,DOWN,ALU3 -S 450,800,470,800,30,*,RIGHT,POLY -S 200,700,230,700,30,*,RIGHT,POLY -S 230,690,230,860,10,*,DOWN,POLY -S 400,600,400,850,20,*,UP,ALU1 -S 320,600,350,600,20,*,RIGHT,ALU1 -S 320,600,320,750,20,*,DOWN,ALU1 -S 380,650,400,650,20,*,RIGHT,ALU1 -S 410,690,410,860,10,*,DOWN,POLY -S 470,690,470,860,10,*,UP,POLY -S 500,550,500,650,20,*,UP,ALU1 -S 180,530,180,670,70,*,UP,PDIF -S 180,550,180,650,20,*,UP,ALU1 -S 500,530,500,670,30,*,UP,PDIF -S 320,530,320,670,30,*,UP,PDIF -S 260,530,260,670,30,*,UP,PDIF -S 290,510,290,690,10,*,UP,PTRANS -S 380,530,380,670,30,*,UP,PDIF -S 410,510,410,690,10,*,UP,PTRANS -S 440,530,440,670,30,*,UP,PDIF -S 230,510,230,690,10,*,UP,PTRANS -S 470,510,470,690,10,*,UP,PTRANS -S 230,860,230,930,10,*,DOWN,NTRANS -S 290,860,290,930,10,*,DOWN,NTRANS -S 260,880,260,910,30,*,DOWN,NDIF -S 470,860,470,930,10,*,DOWN,NTRANS -S 410,860,410,930,10,*,DOWN,NTRANS -S 440,880,440,910,30,*,DOWN,NDIF -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,970,500,970,60,vss,RIGHT,CALU1 -S 280,190,280,260,10,*,DOWN,POLY -S 370,80,370,120,30,*,UP,NDIF -S 250,80,250,170,30,*,UP,NDIF -S 310,40,310,170,30,*,UP,NDIF -S 280,60,280,190,10,*,DOWN,NTRANS -S 340,60,340,140,10,*,DOWN,NTRANS -S 310,280,310,470,30,*,UP,PDIF -S 280,260,280,490,10,*,UP,PTRANS -S 250,280,250,470,30,*,UP,PDIF -S 500,330,500,470,30,*,UP,PDIF -S 500,40,500,120,30,*,UP,NDIF -S 310,300,310,450,20,*,DOWN,ALU1 -S 500,350,500,450,20,*,DOWN,ALU1 -S 500,50,500,100,20,*,DOWN,ALU1 -S 310,50,310,150,20,*,DOWN,ALU1 -S 90,300,90,450,20,*,DOWN,ALU1 -S 90,50,90,150,20,*,DOWN,ALU1 -S 120,190,120,260,10,*,DOWN,POLY -S 90,40,90,170,30,*,UP,NDIF -S 150,80,150,170,30,*,UP,NDIF -S 30,80,30,120,30,*,UP,NDIF -S 60,60,60,140,10,*,DOWN,NTRANS -S 120,60,120,190,10,*,DOWN,NTRANS -S 120,260,120,490,10,*,UP,PTRANS -S 150,280,150,470,30,*,UP,PDIF -S 90,280,90,470,30,*,UP,PDIF -S 500,880,500,960,30,*,DOWN,NDIF -S 380,880,380,920,30,*,DOWN,NDIF -S 380,880,380,960,30,*,DOWN,NDIF -S 320,880,320,960,30,*,DOWN,NDIF -S 320,900,320,950,20,*,DOWN,ALU1 -S 500,900,500,950,20,*,DOWN,ALU1 -S 340,260,340,390,10,*,UP,PTRANS -S 370,280,370,370,30,*,UP,PDIF -S 340,140,340,260,10,*,DOWN,POLY -S 370,100,370,350,20,*,DOWN,ALU1 -S 150,100,150,400,20,*,UP,ALU1 -S 250,100,250,400,20,*,UP,ALU1 -S 440,850,440,900,20,*,DOWN,ALU1 -S 190,750,320,750,20,*,RIGHT,ALU1 -S 70,690,70,810,10,*,DOWN,POLY -S 130,690,130,810,10,*,DOWN,POLY -S 130,510,130,690,10,*,UP,PTRANS -S 100,830,100,970,30,*,DOWN,NDIF -S 40,830,40,970,30,*,DOWN,NDIF -S 70,810,70,990,10,*,DOWN,NTRANS -S 130,810,130,990,10,*,DOWN,NTRANS -S 100,530,100,670,30,*,UP,PDIF -S 40,850,100,850,20,*,RIGHT,ALU1 -S 40,900,100,900,20,*,RIGHT,ALU1 -S 180,850,180,950,20,*,DOWN,ALU1 -S 180,880,180,920,30,*,DOWN,NDIF -S 180,830,180,970,70,*,UP,NDIF -S 30,200,100,200,20,*,RIGHT,ALU1 -S 60,250,80,250,30,*,RIGHT,POLY -S 100,200,120,200,30,*,LEFT,POLY -S 80,250,100,250,20,*,RIGHT,ALU1 -S 100,250,350,250,20,*,RIGHT,ALU2 -S 350,250,350,600,20,*,DOWN,ALU3 -S 300,250,370,250,20,*,RIGHT,ALU1 -S 280,250,300,250,30,*,RIGHT,POLY -S 320,200,340,200,30,*,RIGHT,POLY -S 300,200,400,200,20,*,RIGHT,ALU2 -S 300,200,320,200,20,*,RIGHT,ALU1 -S 400,200,400,600,20,*,DOWN,ALU3 -S 250,400,300,400,20,*,RIGHT,ALU2 -S 60,260,60,390,10,*,UP,PTRANS -S 30,280,30,370,30,*,UP,PDIF -S 60,140,60,260,10,*,UP,POLY -S 30,100,30,350,20,*,DOWN,ALU1 -S 130,750,190,750,30,*,RIGHT,POLY -S 240,750,240,900,20,*,DOWN,ALU1 -S 240,900,260,900,20,*,RIGHT,ALU1 -S 100,600,100,900,20,ckok,UP,CALU1 -S 430,100,430,400,20,*,DOWN,ALU1 -S 460,140,460,310,10,*,DOWN,POLY -S 460,310,460,440,10,*,UP,PTRANS -S 430,80,430,120,30,*,UP,NDIF -S 460,60,460,140,10,*,DOWN,NTRANS -S 430,330,430,420,30,*,UP,PDIF -S 430,400,450,400,20,*,RIGHT,ALU1 -S 480,250,500,250,20,*,RIGHT,ALU1 -S 460,250,490,250,30,*,LEFT,POLY -S 500,250,500,700,20,ck,DOWN,CALU3 -S 100,250,500,250,20,*,RIGHT,TALU2 -S 0,610,540,610,240,*,RIGHT,NWELL -S 0,390,540,390,240,*,RIGHT,NWELL -S 200,400,200,850,20,ckm,UP,CALU3 -S 150,400,200,400,20,*,RIGHT,ALU2 -S 200,850,350,850,20,*,LEFT,ALU2 -V 300,800,CONT_POLY,* -V 300,800,CONT_VIA,* -V 300,800,CONT_VIA2,* -V 350,850,CONT_POLY,* -V 350,850,CONT_VIA,* -V 100,650,CONT_DIF_P,* -V 100,600,CONT_DIF_P,* -V 40,550,CONT_DIF_P,* -V 40,600,CONT_DIF_P,* -V 250,30,CONT_BODY_P,* -V 150,30,CONT_BODY_P,* -V 450,800,CONT_POLY,* -V 450,800,CONT_VIA,* -V 450,800,CONT_VIA2,* -V 500,700,CONT_VIA2,* -V 200,700,CONT_VIA,* -V 200,700,CONT_POLY,* -V 350,600,CONT_VIA,* -V 350,600,CONT_VIA2,* -V 400,600,CONT_VIA,* -V 400,600,CONT_VIA2,* -V 320,600,CONT_DIF_P,* -V 380,650,CONT_DIF_P,* -V 320,650,CONT_DIF_P,* -V 180,600,CONT_DIF_P,* -V 180,650,CONT_DIF_P,* -V 180,550,CONT_DIF_P,* -V 440,30,CONT_BODY_P,* -V 500,50,CONT_DIF_N,* -V 500,50,CONT_DIF_N,* -V 500,450,CONT_DIF_P,* -V 500,100,CONT_DIF_N,* -V 370,30,CONT_BODY_P,* -V 370,100,CONT_DIF_N,* -V 310,50,CONT_DIF_N,* -V 310,150,CONT_DIF_N,* -V 310,100,CONT_DIF_N,* -V 250,100,CONT_DIF_N,* -V 250,150,CONT_DIF_N,* -V 310,300,CONT_DIF_P,* -V 310,350,CONT_DIF_P,* -V 310,400,CONT_DIF_P,* -V 310,450,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 250,350,CONT_DIF_P,* -V 250,300,CONT_DIF_P,* -V 500,350,CONT_DIF_P,* -V 500,400,CONT_DIF_P,* -V 30,30,CONT_BODY_P,* -V 90,100,CONT_DIF_N,* -V 90,50,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 90,450,CONT_DIF_P,* -V 90,300,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,300,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 500,550,CONT_DIF_P,* -V 500,600,CONT_DIF_P,* -V 500,650,CONT_DIF_P,* -V 500,950,CONT_DIF_N,* -V 500,900,CONT_DIF_N,* -V 440,900,CONT_DIF_N,* -V 380,900,CONT_DIF_N,* -V 380,950,CONT_DIF_N,* -V 440,970,CONT_BODY_P,* -V 260,970,CONT_BODY_P,* -V 260,900,CONT_DIF_N,* -V 320,900,CONT_DIF_N,* -V 320,950,CONT_DIF_N,* -V 370,350,CONT_DIF_P,* -V 370,300,CONT_DIF_P,* -V 380,480,CONT_BODY_N,* -V 440,480,CONT_BODY_N,* -V 190,750,CONT_POLY,* -V 40,900,CONT_DIF_N,* -V 40,850,CONT_DIF_N,* -V 30,480,CONT_BODY_N,* -V 50,750,CONT_POLY,* -V 180,900,CONT_DIF_N,* -V 180,950,CONT_DIF_N,* -V 180,850,CONT_DIF_N,* -V 100,200,CONT_POLY,* -V 80,250,CONT_POLY,* -V 100,250,CONT_VIA,* -V 350,250,CONT_VIA2,* -V 300,250,CONT_POLY,* -V 320,200,CONT_POLY,* -V 400,200,CONT_VIA2,* -V 300,200,CONT_VIA,* -V 250,400,CONT_VIA,* -V 300,400,CONT_VIA2,* -V 150,400,CONT_VIA,* -V 30,300,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 430,100,CONT_DIF_N,* -V 430,400,CONT_DIF_P,* -V 430,350,CONT_DIF_P,* -V 450,400,CONT_VIA2,* -V 450,400,CONT_VIA,* -V 500,250,CONT_VIA2,* -V 500,250,CONT_VIA,* -V 480,250,CONT_POLY,* -V 200,400,CONT_VIA2,* -V 200,850,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_clock.vbe b/alliance/share/cells/rflib/rf_fifo_clock.vbe deleted file mode 100644 index 27c0acf0..00000000 --- a/alliance/share/cells/rflib/rf_fifo_clock.vbe +++ /dev/null @@ -1,39 +0,0 @@ -ENTITY rf_fifo_clock IS -PORT ( - ck : in BIT; - wok : in BIT; - cks : inout BIT; - ckm : inout BIT; - ckok : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_clock; - -ARCHITECTURE VBE OF rf_fifo_clock IS - - SIGNAL nck : BIT; - SIGNAL sck : BIT; - SIGNAL mck : BIT; - SIGNAL nsck : BIT; - SIGNAL nmck : BIT; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_clock" - SEVERITY WARNING; - - nck <= not ck; - sck <= nck nor ckm; - mck <= ck nor cks; - nmck <= not mck; - nsck <= not sck; - cks <= not nsck; - ckm <= not nmck; - ckok <= mck nand wok; - --- cks <= not(ck); --- ckm <= ck; --- ckok <= ckm nand wok; - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_empty.ap b/alliance/share/cells/rflib/rf_fifo_empty.ap deleted file mode 100644 index d2908ef6..00000000 --- a/alliance/share/cells/rflib/rf_fifo_empty.ap +++ /dev/null @@ -1,94 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_empty,P,11/ 6/2000,10 -A 0,0,500,500 -S 450,150,450,400,20,empty,DOWN,CALU1 -S 100,300,100,300,20,emptynext,LEFT,CALU2 -S 90,300,120,300,30,*,RIGHT,POLY -S 100,150,100,200,10,*,DOWN,ALU1 -S 40,200,40,400,10,*,DOWN,ALU1 -S 40,200,100,200,10,*,RIGHT,ALU1 -S 150,100,150,150,10,*,DOWN,ALU1 -S 100,150,150,150,10,*,RIGHT,ALU1 -S 40,400,90,400,10,*,LEFT,ALU1 -S 200,100,220,100,20,*,RIGHT,ALU1 -S 330,150,330,350,10,z,DOWN,ALU1 -S 220,110,300,110,10,*,RIGHT,POLY -S 210,130,210,170,30,*,DOWN,NDIF -S 120,140,120,360,10,*,DOWN,POLY -S 60,140,60,360,10,*,DOWN,POLY -S 90,380,90,470,30,*,DOWN,PDIF -S 120,360,120,490,10,*,DOWN,PTRANS -S 60,360,60,490,10,*,DOWN,PTRANS -S 30,380,30,470,30,*,DOWN,PDIF -S 150,380,150,470,30,*,DOWN,PDIF -S 150,30,150,170,30,*,DOWN,NDIF -S 180,110,180,190,10,*,UP,NTRANS -S 150,200,180,200,30,*,RIGHT,POLY -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 360,190,360,310,10,*,DOWN,POLY -S 390,30,390,170,30,*,DOWN,NDIF -S 390,330,390,470,30,*,DOWN,PDIF -S 180,400,230,400,50,*,RIGHT,PTRANS -S 250,400,300,400,50,*,RIGHT,PTRANS -S 210,300,360,300,10,*,RIGHT,POLY -S 420,190,420,310,10,*,DOWN,POLY -S 420,310,420,490,10,*,DOWN,PTRANS -S 420,10,420,190,10,*,UP,NTRANS -S 450,30,450,170,30,*,DOWN,NDIF -S 450,330,450,470,30,*,DOWN,PDIF -S 210,150,210,350,10,y,DOWN,ALU1 -S 400,100,400,200,10,*,DOWN,ALU1 -S 270,100,400,100,10,*,LEFT,ALU1 -S 270,100,270,350,10,t,DOWN,ALU1 -S 180,250,180,420,10,*,DOWN,POLY -S 180,250,320,250,10,*,RIGHT,POLY -S 0,390,500,390,240,*,RIGHT,NWELL -S 360,310,360,390,10,*,DOWN,PTRANS -S 330,330,330,370,30,*,DOWN,PDIF -S 310,400,450,400,10,*,RIGHT,ALU1 -S 360,110,360,190,10,*,UP,NTRANS -S 30,30,30,120,30,*,DOWN,NDIF -S 90,30,90,120,30,*,DOWN,NDIF -S 120,10,120,140,10,*,UP,NTRANS -S 60,10,60,140,10,*,UP,NTRANS -S 270,130,270,170,30,*,DOWN,NDIF -S 330,130,330,170,30,*,DOWN,NDIF -S 300,110,300,190,10,*,UP,NTRANS -S 50,150,50,150,20,nreset,LEFT,CALU2 -S 150,200,150,200,20,ckm,LEFT,CALU2 -S 200,100,200,100,20,cks,LEFT,CALU2 -V 330,30,CONT_BODY_P,* -V 210,30,CONT_BODY_P,* -V 90,400,CONT_DIF_P,* -V 150,150,CONT_DIF_N,* -V 220,100,CONT_POLY,* -V 200,100,CONT_VIA,* -V 210,150,CONT_DIF_N,* -V 50,150,CONT_POLY,* -V 50,150,CONT_VIA,* -V 150,200,CONT_VIA,* -V 150,100,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 30,450,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,450,CONT_DIF_P,* -V 100,300,CONT_POLY,* -V 100,300,CONT_VIA,* -V 160,200,CONT_POLY,* -V 390,50,CONT_DIF_N,* -V 330,150,CONT_DIF_N,* -V 390,450,CONT_DIF_P,* -V 330,350,CONT_DIF_P,* -V 270,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 450,150,CONT_DIF_N,* -V 400,200,CONT_POLY,* -V 270,150,CONT_DIF_N,* -V 320,250,CONT_POLY,* -V 220,300,CONT_POLY,* -V 310,400,CONT_POLY,* -V 330,470,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_empty.vbe b/alliance/share/cells/rflib/rf_fifo_empty.vbe deleted file mode 100644 index f0cea2dd..00000000 --- a/alliance/share/cells/rflib/rf_fifo_empty.vbe +++ /dev/null @@ -1,34 +0,0 @@ -ENTITY rf_fifo_empty IS -PORT ( - ckm : in BIT; - nreset : in BIT; - emptynext : in BIT; - cks : in BIT; - empty : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_empty; - -ARCHITECTURE VBE OF rf_fifo_empty IS - SIGNAL latchm : REG_BIT REGISTER; - SIGNAL latchs : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_empty" - SEVERITY WARNING; - - label0 : BLOCK (ckm = '1') - BEGIN - latchm <= GUARDED (emptynext nand nreset); - END BLOCK label0; - - label1 : BLOCK (cks = '1') - BEGIN - latchs <= GUARDED (not latchm); - END BLOCK label1; - - empty <= (not latchs); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_full.ap b/alliance/share/cells/rflib/rf_fifo_full.ap deleted file mode 100644 index 64cf857a..00000000 --- a/alliance/share/cells/rflib/rf_fifo_full.ap +++ /dev/null @@ -1,95 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_full,P, 6/ 7/2000,100 -A 0,0,5000,5000 -S 900,1000,1000,1000,200,*,RIGHT,ALU1 -S 4500,1500,4500,4000,200,full,DOWN,CALU1 -S 3900,2000,4200,2000,300,*,RIGHT,POLY -S 3300,1500,3300,3500,100,z,DOWN,ALU1 -S 1200,900,1200,2600,100,*,UP,POLY -S 600,900,600,2600,100,*,DOWN,POLY -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 600,2600,600,4900,100,*,DOWN,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1000,2500,1200,2500,300,*,RIGHT,POLY -S 300,2000,300,3000,100,*,DOWN,ALU1 -S 1600,2000,1800,2000,300,*,RIGHT,POLY -S 2200,1100,3000,1100,100,*,RIGHT,POLY -S 2100,1300,2100,1700,300,*,DOWN,NDIF -S 1500,1300,1500,1700,300,*,DOWN,NDIF -S 1800,1100,1800,1900,100,*,UP,NTRANS -S 1500,300,1500,700,300,*,DOWN,NDIF -S 900,300,900,1100,300,*,DOWN,NDIF -S 1200,100,1200,900,100,*,UP,NTRANS -S 600,100,600,900,100,*,UP,NTRANS -S 300,300,300,700,300,*,DOWN,NDIF -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 3600,1900,3600,3100,100,*,DOWN,POLY -S 3900,300,3900,1700,300,*,DOWN,NDIF -S 3900,3300,3900,4700,300,*,DOWN,PDIF -S 1800,4000,2300,4000,500,*,RIGHT,PTRANS -S 2500,4000,3000,4000,500,*,RIGHT,PTRANS -S 2100,3000,3600,3000,100,*,RIGHT,POLY -S 4200,1900,4200,3100,100,*,DOWN,POLY -S 4200,3100,4200,4900,100,*,DOWN,PTRANS -S 4200,100,4200,1900,100,*,UP,NTRANS -S 4500,300,4500,1700,300,*,DOWN,NDIF -S 4500,3300,4500,4700,300,*,DOWN,PDIF -S 2100,1500,2100,3500,100,y,DOWN,ALU1 -S 4000,1000,4000,2000,100,*,DOWN,ALU1 -S 2700,1000,4000,1000,100,*,LEFT,ALU1 -S 2700,1000,2700,3500,100,t,DOWN,ALU1 -S 1800,2500,1800,4200,100,*,DOWN,POLY -S 1800,2500,3200,2500,100,*,RIGHT,POLY -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 3600,3100,3600,3900,100,*,DOWN,PTRANS -S 3300,3300,3300,3700,300,*,DOWN,PDIF -S 3100,4000,4500,4000,100,*,RIGHT,ALU1 -S 3600,1100,3600,1900,100,*,UP,NTRANS -S 2700,1300,2700,1700,300,*,DOWN,NDIF -S 3300,1300,3300,1700,300,*,DOWN,NDIF -S 3000,1100,3000,1900,100,*,UP,NTRANS -S 2000,1000,2200,1000,200,*,RIGHT,ALU1 -S 500,1500,500,1500,200,reset,LEFT,CALU2 -S 1500,2000,1500,2000,200,ckm,LEFT,CALU2 -S 2000,1000,2000,1000,200,cks,LEFT,CALU2 -S 1000,2500,1000,2500,200,fullnext,LEFT,CALU2 -S 1000,1000,1000,2000,100,*,DOWN,ALU1 -S 300,2000,1000,2000,100,*,RIGHT,ALU1 -S 1000,1500,1500,1500,100,*,RIGHT,ALU1 -V 1000,2500,CONT_POLY,* -V 1000,2500,CONT_VIA,* -V 300,3000,CONT_DIF_P,* -V 3300,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 1600,2000,CONT_POLY,* -V 1500,2000,CONT_VIA,* -V 2200,1000,CONT_POLY,* -V 500,1500,CONT_POLY,* -V 500,1500,CONT_VIA,* -V 2100,1500,CONT_DIF_N,* -V 1500,1500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 1500,4500,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 3900,500,CONT_DIF_N,* -V 3300,1500,CONT_DIF_N,* -V 3900,4500,CONT_DIF_P,* -V 3300,3500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 4500,1500,CONT_DIF_N,* -V 4000,2000,CONT_POLY,* -V 2700,1500,CONT_DIF_N,* -V 3200,2500,CONT_POLY,* -V 2200,3000,CONT_POLY,* -V 3100,4000,CONT_POLY,* -V 3300,4700,CONT_BODY_N,* -V 2000,1000,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_full.vbe b/alliance/share/cells/rflib/rf_fifo_full.vbe deleted file mode 100644 index 69a6c28c..00000000 --- a/alliance/share/cells/rflib/rf_fifo_full.vbe +++ /dev/null @@ -1,34 +0,0 @@ -ENTITY rf_fifo_full IS -PORT ( - ckm : in BIT; - reset : in BIT; - fullnext : in BIT; - cks : in BIT; - full : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_full; - -ARCHITECTURE VBE OF rf_fifo_full IS - SIGNAL latchm : REG_BIT REGISTER; - SIGNAL latchs : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_full" - SEVERITY WARNING; - - label0 : BLOCK (ckm = '1') - BEGIN - latchm <= GUARDED (fullnext nor reset); - END BLOCK label0; - - label1 : BLOCK (cks = '1') - BEGIN - latchs <= GUARDED (not latchm); - END BLOCK label1; - - full <= (not latchs); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_inc.ap b/alliance/share/cells/rflib/rf_fifo_inc.ap deleted file mode 100644 index aa9bda96..00000000 --- a/alliance/share/cells/rflib/rf_fifo_inc.ap +++ /dev/null @@ -1,97 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_inc,P, 6/ 7/2000,100 -A 0,0,5000,5000 -S 1100,2500,1100,3000,200,*,DOWN,ALU1 -S 1100,3000,3000,3000,200,*,RIGHT,ALU1 -S 2600,1000,2600,3000,200,*,DOWN,ALU1 -S 3000,4000,3600,4000,100,*,RIGHT,ALU1 -S 3500,4000,3800,4000,300,*,RIGHT,POLY -S 3400,1900,4100,1900,100,*,RIGHT,ALU1 -S 3500,300,3500,700,300,*,DOWN,NDIF -S 4100,300,4100,1100,300,*,DOWN,NDIF -S 4100,1000,4100,4000,100,*,UP,ALU1 -S 500,1000,500,4000,200,*,UP,ALU1 -S 500,4000,500,4000,200,inc,LEFT,CALU2 -S 0,2800,0,4700,300,*,DOWN,PDIF -S 3000,2800,3000,3700,300,*,DOWN,PDIF -S 2400,2800,2400,3700,300,*,DOWN,PDIF -S 3800,4100,3800,4900,100,*,UP,PTRANS -S 3500,4300,3500,4700,300,*,UP,PDIF -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 300,2600,300,4900,100,*,DOWN,PTRANS -S 1200,2800,1200,4700,300,*,DOWN,PDIF -S 600,2800,600,4700,300,*,DOWN,PDIF -S 900,2600,900,4900,100,*,DOWN,PTRANS -S 1500,2600,1500,3900,100,*,UP,PTRANS -S 1800,2800,1800,3700,300,*,DOWN,PDIF -S 2700,2600,2700,3900,100,*,UP,PTRANS -S 2100,2600,2100,3900,100,*,UP,PTRANS -S 900,600,900,1900,100,*,UP,NTRANS -S 300,600,300,1900,100,*,UP,NTRANS -S 1500,600,1500,1900,100,*,UP,NTRANS -S 3800,100,3800,900,100,*,UP,NTRANS -S 1900,600,1900,1900,100,*,UP,NTRANS -S 2300,600,2300,1900,100,*,UP,NTRANS -S 2600,800,2600,1700,300,*,DOWN,NDIF -S 0,300,0,1700,300,*,DOWN,NDIF -S 600,800,600,1700,300,*,DOWN,NDIF -S 1200,800,1200,1700,300,*,DOWN,NDIF -S 3800,900,3800,4100,100,*,DOWN,POLY -S 1900,1900,1900,2600,100,*,DOWN,POLY -S 2300,1900,3400,1900,100,*,RIGHT,POLY -S 1500,1900,1500,2600,100,*,DOWN,POLY -S 2700,1900,2700,2600,100,*,DOWN,POLY -S 900,1900,900,2600,100,*,DOWN,POLY -S 300,1900,300,2600,100,*,DOWN,POLY -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,3000,0,4500,200,*,UP,ALU1 -S 0,500,0,1500,200,*,UP,ALU1 -S 1200,500,1200,1500,200,*,DOWN,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 2400,3500,2400,4700,200,*,UP,ALU1 -S 1200,3500,1200,4500,200,*,DOWN,ALU1 -S 300,2500,1000,2500,300,*,RIGHT,POLY -S 1500,2000,1500,2000,200,ckm,LEFT,CALU2 -S 2000,2500,2000,2500,200,nreset,LEFT,CALU2 -S 4100,3900,4100,4700,300,*,UP,PDIF -S 3000,4000,3000,4000,200,nval,LEFT,CALU2 -V 3600,4000,CONT_POLY,* -V 3500,500,CONT_DIF_N,* -V 4100,1000,CONT_DIF_N,* -V 3000,4000,CONT_VIA,* -V 0,4000,CONT_DIF_P,* -V 0,3500,CONT_DIF_P,* -V 0,4500,CONT_DIF_P,* -V 0,3000,CONT_DIF_P,* -V 1200,4000,CONT_DIF_P,* -V 1200,4500,CONT_DIF_P,* -V 3000,3000,CONT_DIF_P,* -V 1800,3000,CONT_DIF_P,* -V 2400,3500,CONT_DIF_P,* -V 3500,4500,CONT_DIF_P,* -V 2400,4700,CONT_BODY_N,* -V 1800,4700,CONT_BODY_N,* -V 600,4000,CONT_DIF_P,* -V 600,3500,CONT_DIF_P,* -V 600,3000,CONT_DIF_P,* -V 1200,3500,CONT_DIF_P,* -V 1200,1500,CONT_DIF_N,* -V 2600,1500,CONT_DIF_N,* -V 2600,1000,CONT_DIF_N,* -V 0,1000,CONT_DIF_N,* -V 0,1500,CONT_DIF_N,* -V 0,500,CONT_DIF_N,* -V 600,1000,CONT_DIF_N,* -V 600,1500,CONT_DIF_N,* -V 1200,1000,CONT_DIF_N,* -V 2400,300,CONT_BODY_P,* -V 1800,300,CONT_BODY_P,* -V 2000,2500,CONT_POLY,* -V 3400,1900,CONT_POLY,* -V 500,4000,CONT_VIA,* -V 2000,2500,CONT_VIA,* -V 1000,2500,CONT_POLY,* -V 1500,2000,CONT_VIA,* -V 1500,2000,CONT_POLY,* -V 4100,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_inc.vbe b/alliance/share/cells/rflib/rf_fifo_inc.vbe deleted file mode 100644 index ee01d1c5..00000000 --- a/alliance/share/cells/rflib/rf_fifo_inc.vbe +++ /dev/null @@ -1,21 +0,0 @@ -ENTITY rf_fifo_inc IS -PORT ( - ckm : in BIT; - nreset : in BIT; - nval : in BIT; - inc : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_inc; - -ARCHITECTURE VBE OF rf_fifo_inc IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_inc" - SEVERITY WARNING; - - inc <= (not nval) and nreset and ckm; - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_nop.ap b/alliance/share/cells/rflib/rf_fifo_nop.ap deleted file mode 100644 index eac030ca..00000000 --- a/alliance/share/cells/rflib/rf_fifo_nop.ap +++ /dev/null @@ -1,107 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_nop,P, 6/ 7/2000,100 -A 0,0,5000,5000 -S 1100,2500,1100,3000,200,*,DOWN,ALU1 -S 1100,3000,3000,3000,200,*,RIGHT,ALU1 -S 2600,1000,2600,3000,200,*,DOWN,ALU1 -S 3000,4000,3000,4000,200,nval,LEFT,CALU2 -S 4000,3000,4000,3000,200,rwok,LEFT,CALU2 -S 4500,1500,4500,1500,200,rw,LEFT,CALU2 -S 3000,4000,4100,4000,100,*,RIGHT,ALU1 -S 3500,1000,3500,4000,100,*,UP,ALU1 -S 4100,3900,4100,4700,300,*,UP,PDIF -S 2000,2500,2000,2500,200,nreset,LEFT,CALU2 -S 1500,2000,1500,2000,200,ckm,LEFT,CALU2 -S 300,2500,1000,2500,300,*,RIGHT,POLY -S 1200,3500,1200,4500,200,*,DOWN,ALU1 -S 3800,3000,4100,3000,300,*,RIGHT,POLY -S 500,4000,500,4000,200,nop,LEFT,CALU2 -S 2400,3500,2400,4700,200,*,UP,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 1200,500,1200,1500,200,*,DOWN,ALU1 -S 0,500,0,1500,200,*,UP,ALU1 -S 0,3000,0,4500,200,*,UP,ALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 300,1900,300,2600,100,*,DOWN,POLY -S 900,1900,900,2600,100,*,DOWN,POLY -S 2700,1900,2700,2600,100,*,DOWN,POLY -S 1500,1900,1500,2600,100,*,DOWN,POLY -S 2300,1900,3400,1900,100,*,RIGHT,POLY -S 1900,1900,1900,2600,100,*,DOWN,POLY -S 4400,900,4400,4100,100,*,UP,POLY -S 3800,900,3800,4100,100,*,DOWN,POLY -S 1200,800,1200,1700,300,*,DOWN,NDIF -S 600,800,600,1700,300,*,DOWN,NDIF -S 4700,300,4700,700,300,*,DOWN,NDIF -S 4100,300,4100,700,300,*,DOWN,NDIF -S 0,300,0,1700,300,*,DOWN,NDIF -S 3500,300,3500,1100,300,*,DOWN,NDIF -S 2600,800,2600,1700,300,*,DOWN,NDIF -S 2300,600,2300,1900,100,*,UP,NTRANS -S 1900,600,1900,1900,100,*,UP,NTRANS -S 3800,100,3800,900,100,*,UP,NTRANS -S 4400,100,4400,900,100,*,UP,NTRANS -S 1500,600,1500,1900,100,*,UP,NTRANS -S 300,600,300,1900,100,*,UP,NTRANS -S 900,600,900,1900,100,*,UP,NTRANS -S 2100,2600,2100,3900,100,*,UP,PTRANS -S 2700,2600,2700,3900,100,*,UP,PTRANS -S 1800,2800,1800,3700,300,*,DOWN,PDIF -S 1500,2600,1500,3900,100,*,UP,PTRANS -S 900,2600,900,4900,100,*,DOWN,PTRANS -S 600,2800,600,4700,300,*,DOWN,PDIF -S 1200,2800,1200,4700,300,*,DOWN,PDIF -S 300,2600,300,4900,100,*,DOWN,PTRANS -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 4700,4300,4700,4700,300,*,UP,PDIF -S 3500,4300,3500,4700,300,*,UP,PDIF -S 3800,4100,3800,4900,100,*,UP,PTRANS -S 4400,4100,4400,4900,100,*,UP,PTRANS -S 2400,2800,2400,3700,300,*,DOWN,PDIF -S 3000,2800,3000,3700,300,*,DOWN,PDIF -S 0,2800,0,4700,300,*,DOWN,PDIF -S 500,1000,500,4000,200,*,UP,ALU1 -V 3000,4000,CONT_VIA,* -V 4100,4000,CONT_DIF_P,* -V 1500,2000,CONT_POLY,* -V 1500,2000,CONT_VIA,* -V 1000,2500,CONT_POLY,* -V 4500,1500,CONT_POLY,* -V 4500,1500,CONT_VIA,* -V 4000,3000,CONT_VIA,* -V 4000,3000,CONT_POLY,* -V 2000,2500,CONT_VIA,* -V 500,4000,CONT_VIA,* -V 3400,1900,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 1800,300,CONT_BODY_P,* -V 2400,300,CONT_BODY_P,* -V 1200,1000,CONT_DIF_N,* -V 600,1500,CONT_DIF_N,* -V 600,1000,CONT_DIF_N,* -V 0,500,CONT_DIF_N,* -V 0,1500,CONT_DIF_N,* -V 0,1000,CONT_DIF_N,* -V 4700,500,CONT_DIF_N,* -V 3500,1000,CONT_DIF_N,* -V 2600,1000,CONT_DIF_N,* -V 2600,1500,CONT_DIF_N,* -V 1200,1500,CONT_DIF_N,* -V 1200,3500,CONT_DIF_P,* -V 600,3000,CONT_DIF_P,* -V 600,3500,CONT_DIF_P,* -V 600,4000,CONT_DIF_P,* -V 1800,4700,CONT_BODY_N,* -V 2400,4700,CONT_BODY_N,* -V 4700,4500,CONT_DIF_P,* -V 3500,4500,CONT_DIF_P,* -V 2400,3500,CONT_DIF_P,* -V 1800,3000,CONT_DIF_P,* -V 3000,3000,CONT_DIF_P,* -V 1200,4500,CONT_DIF_P,* -V 1200,4000,CONT_DIF_P,* -V 0,3000,CONT_DIF_P,* -V 0,4500,CONT_DIF_P,* -V 0,3500,CONT_DIF_P,* -V 0,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_nop.vbe b/alliance/share/cells/rflib/rf_fifo_nop.vbe deleted file mode 100644 index b032c3a1..00000000 --- a/alliance/share/cells/rflib/rf_fifo_nop.vbe +++ /dev/null @@ -1,24 +0,0 @@ -ENTITY rf_fifo_nop IS -PORT ( - ckm : in BIT; - nreset : in BIT; - rw : in BIT; - rwok : in BIT; - nval : inout BIT; - nop : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_nop; - -ARCHITECTURE VBE OF rf_fifo_nop IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_nop" - SEVERITY WARNING; - - nval <= rw nand rwok; - nop <= nval and nreset and ckm; - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_ok.ap b/alliance/share/cells/rflib/rf_fifo_ok.ap deleted file mode 100644 index e36b9f07..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ok.ap +++ /dev/null @@ -1,100 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_ok,P,11/ 6/2000,10 -A 0,0,500,500 -S 250,150,250,300,10,*,UP,ALU1 -S 250,150,330,150,10,*,RIGHT,ALU1 -S 270,300,270,400,10,*,DOWN,ALU1 -S 450,350,450,350,20,ripple,LEFT,CALU2 -S 330,400,450,400,10,*,RIGHT,ALU1 -S 270,100,450,100,10,*,RIGHT,ALU1 -S 200,150,200,150,20,nrw,LEFT,CALU2 -S 350,250,350,250,20,rw,LEFT,CALU2 -S 50,200,300,200,20,prev,RIGHT,CALU2 -S 100,100,100,400,20,ok,DOWN,CALU1 -S 210,350,210,450,20,*,UP,ALU1 -S 150,50,150,100,20,*,DOWN,ALU1 -S 30,50,30,100,20,*,DOWN,ALU1 -S 150,350,150,450,20,*,UP,ALU1 -S 30,300,30,450,20,*,DOWN,ALU1 -S 40,200,120,200,30,*,RIGHT,POLY -S 150,300,270,300,10,*,RIGHT,ALU1 -S 450,250,450,350,10,*,DOWN,ALU1 -S 420,250,460,250,30,*,RIGHT,POLY -S 210,290,210,470,30,*,DOWN,PDIF -S 240,140,240,270,10,*,UP,POLY -S 240,270,240,490,10,*,UP,PTRANS -S 210,30,210,120,30,*,UP,NDIF -S 240,10,240,140,10,*,DOWN,NTRANS -S 270,290,270,470,30,*,DOWN,PDIF -S 300,140,300,270,10,*,UP,POLY -S 300,270,300,490,10,*,UP,PTRANS -S 270,30,270,120,30,*,UP,NDIF -S 300,10,300,140,10,*,DOWN,NTRANS -S 330,290,330,470,30,*,DOWN,PDIF -S 360,140,360,270,10,*,UP,POLY -S 360,270,360,490,10,*,UP,PTRANS -S 330,30,330,120,30,*,UP,NDIF -S 360,10,360,140,10,*,DOWN,NTRANS -S 390,290,390,470,30,*,DOWN,PDIF -S 420,140,420,270,10,*,UP,POLY -S 420,270,420,490,10,*,UP,PTRANS -S 390,30,390,120,30,*,UP,NDIF -S 420,10,420,140,10,*,DOWN,NTRANS -S 450,290,450,470,30,*,DOWN,PDIF -S 450,30,450,120,30,*,UP,NDIF -S 0,390,500,390,240,,RIGHT,NWELL -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 330,100,330,150,30,,UP,NDIF -S 60,140,60,270,10,*,UP,POLY -S 120,140,120,270,10,*,UP,POLY -S 30,30,30,120,30,*,UP,NDIF -S 90,30,90,120,30,*,UP,NDIF -S 150,30,150,120,30,*,UP,NDIF -S 60,10,60,140,10,*,DOWN,NTRANS -S 120,10,120,140,10,*,DOWN,NTRANS -S 90,290,90,470,30,*,DOWN,PDIF -S 120,270,120,490,10,*,UP,PTRANS -S 150,290,150,470,30,*,DOWN,PDIF -S 30,290,30,470,30,*,DOWN,PDIF -S 60,270,60,490,10,*,UP,PTRANS -S 190,150,240,150,30,*,RIGHT,POLY -S 150,300,150,300,20,nextval,LEFT,CALU2 -V 150,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,300,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 90,300,CONT_DIF_P,* -V 50,200,CONT_POLY,* -V 50,200,CONT_VIA,* -V 150,300,CONT_VIA,* -V 450,250,CONT_POLY,* -V 450,350,CONT_VIA,* -V 210,450,CONT_DIF_P,* -V 210,50,CONT_DIF_N,* -V 270,400,CONT_DIF_P,* -V 330,400,CONT_DIF_P,* -V 390,450,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 330,150,CONT_DIF_N,* -V 450,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 30,450,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,50,CONT_DIF_N,* -V 350,250,CONT_POLY,* -V 300,200,CONT_POLY,* -V 300,200,CONT_VIA,* -V 350,250,CONT_VIA,* -V 200,150,CONT_VIA,* -V 200,150,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_ok.vbe b/alliance/share/cells/rflib/rf_fifo_ok.vbe deleted file mode 100644 index 5537c904..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ok.vbe +++ /dev/null @@ -1,24 +0,0 @@ -ENTITY rf_fifo_ok IS -PORT ( - rw : in BIT; - ripple : in BIT; - nrw : in BIT; - prev : in BIT; - nextval : out BIT; - ok : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_ok; - -ARCHITECTURE VBE OF rf_fifo_ok IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_ok" - SEVERITY WARNING; - - ok <= (not prev); - nextval <= not(((rw and ripple) or prev) and nrw); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_orand4.ap b/alliance/share/cells/rflib/rf_fifo_orand4.ap deleted file mode 100644 index dfe080d6..00000000 --- a/alliance/share/cells/rflib/rf_fifo_orand4.ap +++ /dev/null @@ -1,79 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_orand4,P,11/ 6/2000,10 -A 0,0,500,500 -S 150,100,290,100,10,*,RIGHT,ALU1 -S 150,350,230,350,10,*,RIGHT,ALU1 -S 150,100,150,350,10,*,DOWN,ALU1 -S 250,150,250,300,10,b1,DOWN,CALU1 -S 200,150,200,300,10,a1,DOWN,CALU1 -S 380,270,380,490,10,*,UP,PTRANS -S 410,290,410,470,30,*,DOWN,PDIF -S 290,290,290,470,30,*,DOWN,PDIF -S 320,270,320,490,10,*,UP,PTRANS -S 350,290,350,470,30,*,DOWN,PDIF -S 290,290,290,470,30,*,DOWN,PDIF -S 260,270,260,490,10,*,UP,PTRANS -S 230,290,230,470,30,*,DOWN,PDIF -S 200,270,200,490,10,*,UP,PTRANS -S 170,290,170,470,30,*,DOWN,PDIF -S 260,10,260,140,10,*,DOWN,NTRANS -S 200,10,200,140,10,*,DOWN,NTRANS -S 320,10,320,140,10,*,DOWN,NTRANS -S 380,10,380,140,10,*,DOWN,NTRANS -S 290,30,290,120,30,*,UP,NDIF -S 350,30,350,120,30,*,UP,NDIF -S 410,30,410,120,30,*,UP,NDIF -S 290,30,290,120,30,*,UP,NDIF -S 230,30,230,120,30,*,UP,NDIF -S 170,30,170,120,30,*,UP,NDIF -S 320,250,340,250,30,,LEFT,POLY -S 320,140,320,270,10,*,UP,POLY -S 380,140,380,270,10,*,UP,POLY -S 380,250,400,250,30,,RIGHT,POLY -S 260,140,260,270,10,*,UP,POLY -S 200,140,200,270,10,*,UP,POLY -S 400,100,400,350,10,b0,DOWN,CALU1 -S 350,100,350,350,10,a0,DOWN,CALU1 -S 290,400,410,400,10,aux11,RIGHT,ALU1 -S 170,400,290,400,10,aux12,RIGHT,ALU1 -S 100,100,100,400,10,rippleout,UP,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 40,30,40,100,20,*,DOWN,ALU1 -S 40,300,40,470,20,*,DOWN,ALU1 -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 70,160,70,270,10,*,DOWN,POLY -S 70,200,150,200,30,*,RIGHT,POLY -S 100,80,100,140,30,*,DOWN,NDIF -S 40,80,40,140,30,*,DOWN,NDIF -S 70,60,70,160,10,*,UP,NTRANS -S 0,390,500,390,240,,RIGHT,NWELL -S 100,290,100,420,30,*,UP,PDIF -S 40,290,40,420,30,*,UP,PDIF -S 70,270,70,440,10,*,DOWN,PTRANS -V 150,200,CONT_POLY,* -V 200,250,CONT_POLY,* -V 340,250,CONT_POLY,* -V 410,400,CONT_DIF_P,* -V 290,400,CONT_DIF_P,* -V 230,350,CONT_DIF_P,* -V 350,450,CONT_DIF_P,* -V 290,400,CONT_DIF_P,* -V 170,400,CONT_DIF_P,* -V 410,50,CONT_DIF_N,* -V 290,100,CONT_DIF_N,* -V 170,50,CONT_DIF_N,* -V 400,250,CONT_POLY,* -V 260,250,CONT_POLY,* -V 40,30,CONT_BODY_P,* -V 100,30,CONT_BODY_P,* -V 100,100,CONT_DIF_N,* -V 40,100,CONT_DIF_N,* -V 40,350,CONT_DIF_P,* -V 40,470,CONT_BODY_N,* -V 100,470,CONT_BODY_N,* -V 40,300,CONT_DIF_P,* -V 40,400,CONT_DIF_P,* -V 100,300,CONT_DIF_P,* -V 100,350,CONT_DIF_P,* -V 100,400,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_orand4.vbe b/alliance/share/cells/rflib/rf_fifo_orand4.vbe deleted file mode 100644 index fae9974d..00000000 --- a/alliance/share/cells/rflib/rf_fifo_orand4.vbe +++ /dev/null @@ -1,22 +0,0 @@ -ENTITY rf_fifo_orand4 IS -PORT ( - a0 : in BIT; - b0 : in BIT; - a1 : in BIT; - b1 : in BIT; - rippleout : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_orand4; - -ARCHITECTURE VBE OF rf_fifo_orand4 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_orand4" - SEVERITY WARNING; - - rippleout <= (a0 and b0) or (a1 and b1); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_orand5.ap b/alliance/share/cells/rflib/rf_fifo_orand5.ap deleted file mode 100644 index e49afec6..00000000 --- a/alliance/share/cells/rflib/rf_fifo_orand5.ap +++ /dev/null @@ -1,86 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_orand5,P,11/ 6/2000,10 -A 0,0,500,500 -S 100,100,100,400,10,rippleout,UP,CALU1 -S 250,150,250,300,10,b1,DOWN,CALU1 -S 200,150,200,300,10,a1,DOWN,CALU1 -S 450,150,450,300,10,b0,DOWN,CALU1 -S 350,150,350,300,10,a0,DOWN,CALU1 -S 300,150,300,300,10,ripplein,DOWN,CALU1 -S 280,100,460,100,10,sor,RIGHT,ALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 40,30,40,100,20,*,DOWN,ALU1 -S 40,300,40,470,20,*,DOWN,ALU1 -S 150,100,460,100,10,sor,RIGHT,ALU1 -S 150,100,150,350,10,*,DOWN,ALU1 -S 150,350,400,350,10,sor,RIGHT,ALU1 -S 160,400,280,400,10,aux12,RIGHT,ALU1 -S 340,400,460,400,10,aux11,RIGHT,ALU1 -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 310,140,310,270,10,*,UP,POLY -S 250,140,250,270,10,*,UP,POLY -S 190,140,190,270,10,*,UP,POLY -S 350,250,370,250,30,,LEFT,POLY -S 430,140,430,270,10,*,UP,POLY -S 370,140,370,270,10,*,UP,POLY -S 70,160,70,270,10,*,DOWN,POLY -S 70,200,150,200,30,*,RIGHT,POLY -S 430,250,450,250,30,,RIGHT,POLY -S 280,30,280,120,30,*,UP,NDIF -S 220,30,220,120,30,*,UP,NDIF -S 160,30,160,120,30,*,UP,NDIF -S 460,30,460,120,30,*,UP,NDIF -S 400,30,400,120,30,*,UP,NDIF -S 340,30,340,120,30,*,UP,NDIF -S 100,80,100,140,30,*,DOWN,NDIF -S 40,80,40,140,30,*,DOWN,NDIF -S 70,60,70,160,10,*,UP,NTRANS -S 430,10,430,140,10,*,DOWN,NTRANS -S 370,10,370,140,10,*,DOWN,NTRANS -S 310,10,310,140,10,*,DOWN,NTRANS -S 250,10,250,140,10,*,DOWN,NTRANS -S 190,10,190,140,10,*,DOWN,NTRANS -S 340,290,340,470,30,*,DOWN,PDIF -S 310,270,310,490,10,*,UP,PTRANS -S 280,290,280,470,30,*,DOWN,PDIF -S 250,270,250,490,10,*,UP,PTRANS -S 220,290,220,470,30,*,DOWN,PDIF -S 190,270,190,490,10,*,UP,PTRANS -S 160,290,160,470,30,*,DOWN,PDIF -S 0,390,500,390,240,,RIGHT,NWELL -S 100,290,100,420,30,*,UP,PDIF -S 40,290,40,420,30,*,UP,PDIF -S 70,270,70,440,10,*,DOWN,PTRANS -S 460,290,460,470,30,*,DOWN,PDIF -S 430,270,430,490,10,*,UP,PTRANS -S 400,290,400,470,30,*,DOWN,PDIF -S 370,270,370,490,10,*,UP,PTRANS -V 300,250,CONT_POLY,* -V 250,250,CONT_POLY,* -V 200,250,CONT_POLY,* -V 150,200,CONT_POLY,* -V 450,250,CONT_POLY,* -V 350,250,CONT_POLY,* -V 40,30,CONT_BODY_P,* -V 100,30,CONT_BODY_P,* -V 460,100,CONT_DIF_N,* -V 340,50,CONT_DIF_N,* -V 280,100,CONT_DIF_N,* -V 160,50,CONT_DIF_N,* -V 100,100,CONT_DIF_N,* -V 40,100,CONT_DIF_N,* -V 40,350,CONT_DIF_P,* -V 280,400,CONT_DIF_P,* -V 160,400,CONT_DIF_P,* -V 460,400,CONT_DIF_P,* -V 40,470,CONT_BODY_N,* -V 100,470,CONT_BODY_N,* -V 220,450,CONT_DIF_P,* -V 40,300,CONT_DIF_P,* -V 40,400,CONT_DIF_P,* -V 100,300,CONT_DIF_P,* -V 100,350,CONT_DIF_P,* -V 100,400,CONT_DIF_P,* -V 400,350,CONT_DIF_P,* -V 340,400,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_orand5.vbe b/alliance/share/cells/rflib/rf_fifo_orand5.vbe deleted file mode 100644 index 6307f9c8..00000000 --- a/alliance/share/cells/rflib/rf_fifo_orand5.vbe +++ /dev/null @@ -1,23 +0,0 @@ -ENTITY rf_fifo_orand5 IS -PORT ( - a0 : in BIT; - b0 : in BIT; - a1 : in BIT; - b1 : in BIT; - ripplein : in BIT; - rippleout : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_orand5; - -ARCHITECTURE VBE OF rf_fifo_orand5 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_orand5" - SEVERITY WARNING; - - rippleout <= ripplein or (a0 and b0) or (a1 and b1); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_ptreset.ap b/alliance/share/cells/rflib/rf_fifo_ptreset.ap deleted file mode 100644 index 0ed7fd35..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ptreset.ap +++ /dev/null @@ -1,119 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_ptreset,P,11/ 6/2000,10 -A 0,0,500,500 -S 100,200,400,200,20,*,RIGHT,TALU2 -S 150,200,150,200,20,cks,LEFT,CALU3 -S 350,200,350,200,20,nop,LEFT,CALU3 -S 250,200,250,200,20,reset,LEFT,CALU3 -S 300,200,300,200,20,inc,LEFT,CALU3 -S 100,200,150,200,20,*,LEFT,ALU2 -S 350,200,400,200,20,*,RIGHT,ALU2 -S 0,390,500,390,240,*,RIGHT,NWELL -S 0,50,0,150,20,*,DOWN,ALU1 -S 500,50,500,150,20,*,UP,ALU1 -S 440,100,450,100,20,*,RIGHT,ALU1 -S 440,400,450,400,20,*,RIGHT,ALU1 -S 50,100,60,100,20,*,RIGHT,ALU1 -S 50,400,60,400,20,*,RIGHT,ALU1 -S 210,190,250,190,10,*,RIGHT,POLY -S 450,100,450,400,20,pt,DOWN,ALU1 -S 300,100,300,100,20,ptm1,LEFT,CALU2 -S 30,250,350,250,10,*,LEFT,POLY -S 150,300,470,300,10,*,RIGHT,POLY -S 370,100,370,150,20,*,DOWN,ALU1 -S 350,150,350,350,20,x,UP,ALU1 -S 120,100,150,100,20,*,RIGHT,ALU1 -S 150,100,150,350,20,z,UP,ALU1 -S 50,100,50,400,20,y,DOWN,ALU1 -S 240,150,360,150,20,*,LEFT,ALU1 -S 240,100,240,150,20,*,UP,ALU1 -S 0,350,0,450,20,*,DOWN,ALU1 -S 500,350,500,450,20,*,UP,ALU1 -S 290,190,330,190,10,*,RIGHT,POLY -S 470,190,470,310,10,*,DOWN,POLY -S 30,190,30,310,10,*,DOWN,POLY -S 30,310,30,490,10,*,DOWN,PTRANS -S 0,330,0,470,30,*,DOWN,PDIF -S 60,330,60,470,30,*,DOWN,PDIF -S 30,10,30,190,10,*,UP,NTRANS -S 0,30,0,170,30,*,DOWN,NDIF -S 60,30,60,170,30,*,DOWN,NDIF -S 500,330,500,470,30,*,DOWN,PDIF -S 500,30,500,170,30,*,DOWN,NDIF -S 440,330,440,470,30,*,DOWN,PDIF -S 440,30,440,170,30,*,DOWN,NDIF -S 470,310,470,490,10,*,DOWN,PTRANS -S 470,10,470,190,10,*,UP,NTRANS -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 330,400,380,400,50,*,RIGHT,PTRANS -S 120,400,170,400,50,*,RIGHT,PTRANS -S 50,350,400,350,20,*,LEFT,ALU2 -S 180,400,440,400,20,*,RIGHT,ALU1 -S 180,380,180,420,30,*,DOWN,POLY -S 390,380,390,420,30,*,DOWN,POLY -S 400,350,400,420,30,*,UP,POLY -S 330,60,330,190,10,*,UP,NTRANS -S 300,80,300,170,30,*,DOWN,NDIF -S 410,60,410,190,10,*,UP,NTRANS -S 370,80,370,170,50,*,DOWN,NDIF -S 210,60,210,190,10,*,UP,NTRANS -S 180,40,180,170,30,*,DOWN,NDIF -S 240,80,240,170,30,*,DOWN,NDIF -S 90,60,90,190,10,*,UP,NTRANS -S 120,80,120,170,30,*,DOWN,NDIF -S 400,100,450,100,20,pt,LEFT,CALU2 -S 50,350,400,350,20,*,RIGHT,TALU2 -V 150,200,CONT_VIA2,* -V 350,200,CONT_VIA2,* -V 300,200,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 250,200,CONT_POLY,* -V 250,200,CONT_VIA,* -V 300,200,CONT_VIA,* -V 400,200,CONT_VIA,* -V 290,470,CONT_BODY_N,* -V 210,470,CONT_BODY_N,* -V 450,100,CONT_VIA,* -V 370,100,CONT_DIF_N,* -V 370,150,CONT_DIF_N,* -V 150,300,CONT_POLY,* -V 350,350,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 100,200,CONT_VIA,* -V 240,100,CONT_DIF_N,* -V 240,150,CONT_DIF_N,* -V 0,350,CONT_DIF_P,* -V 0,400,CONT_DIF_P,* -V 500,400,CONT_DIF_P,* -V 500,350,CONT_DIF_P,* -V 0,100,CONT_DIF_N,* -V 0,150,CONT_DIF_N,* -V 500,100,CONT_DIF_N,* -V 500,150,CONT_DIF_N,* -V 300,100,CONT_VIA,* -V 400,200,CONT_POLY,* -V 350,250,CONT_POLY,* -V 300,100,CONT_DIF_N,* -V 300,200,CONT_POLY,* -V 180,50,CONT_DIF_N,* -V 100,200,CONT_POLY,* -V 0,450,CONT_DIF_P,* -V 500,450,CONT_DIF_P,* -V 0,50,CONT_DIF_N,* -V 500,50,CONT_DIF_N,* -V 120,100,CONT_DIF_N,* -V 60,400,CONT_DIF_P,* -V 60,100,CONT_DIF_N,* -V 440,400,CONT_DIF_P,* -V 440,100,CONT_DIF_N,* -V 350,450,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 180,400,CONT_POLY,* -V 400,350,CONT_POLY,* -V 50,350,CONT_VIA,* -V 400,350,CONT_VIA,* -V 300,30,CONT_BODY_P,* -V 370,30,CONT_BODY_P,* -V 120,30,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_ptreset.vbe b/alliance/share/cells/rflib/rf_fifo_ptreset.vbe deleted file mode 100644 index 392a043d..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ptreset.vbe +++ /dev/null @@ -1,45 +0,0 @@ -ENTITY rf_fifo_ptreset IS -PORT ( - nop : in BIT; - inc : in BIT; - cks : in BIT; - reset : in BIT; - ptm1 : in BIT; - pt : inout BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_ptreset; - -ARCHITECTURE VBE OF rf_fifo_ptreset IS - SIGNAL latchm : REG_BIT REGISTER; - SIGNAL latchs : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_ptreset" - SEVERITY WARNING; - - label0 : BLOCK (inc = '1') - BEGIN - latchm <= GUARDED ptm1; - END BLOCK label0; - - label1 : BLOCK (reset = '1') - BEGIN - latchm <= GUARDED '0'; - END BLOCK label1; - - label2 : BLOCK (nop = '1') - BEGIN - latchm <= GUARDED pt; - END BLOCK label2; - - label3 : BLOCK (cks = '1') - BEGIN - latchs <= GUARDED (not latchm); - END BLOCK label3; - - pt <= (not latchs); - -END; diff --git a/alliance/share/cells/rflib/rf_fifo_ptset.ap b/alliance/share/cells/rflib/rf_fifo_ptset.ap deleted file mode 100644 index 2bcc24cf..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ptset.ap +++ /dev/null @@ -1,115 +0,0 @@ -V ALLIANCE : 6 -H rf_fifo_ptset,P,11/ 6/2000,10 -A 0,0,500,500 -S 50,350,400,350,20,*,RIGHT,TALU2 -S 100,200,400,200,20,*,RIGHT,TALU2 -S 350,200,350,200,20,nop,LEFT,CALU3 -S 450,100,450,400,20,*,DOWN,ALU1 -S 400,100,450,100,20,pt,LEFT,CALU2 -S 120,80,120,170,30,*,DOWN,NDIF -S 90,60,90,190,10,*,UP,NTRANS -S 300,80,300,170,30,*,DOWN,NDIF -S 370,80,370,170,50,*,DOWN,NDIF -S 410,60,410,190,10,*,UP,NTRANS -S 330,60,330,190,10,*,UP,NTRANS -S 180,400,440,400,20,*,RIGHT,ALU1 -S 200,150,200,300,20,*,DOWN,ALU1 -S 280,350,350,350,20,*,RIGHT,ALU1 -S 200,150,350,150,20,*,RIGHT,ALU1 -S 350,100,350,350,20,x,UP,ALU1 -S 350,100,370,100,20,*,RIGHT,ALU1 -S 180,380,180,420,30,*,DOWN,POLY -S 390,340,390,420,30,*,UP,POLY -S 50,400,60,400,20,*,RIGHT,ALU1 -S 50,100,60,100,20,*,RIGHT,ALU1 -S 440,100,450,100,20,*,RIGHT,ALU1 -S 440,400,450,400,20,*,RIGHT,ALU1 -S 50,350,400,350,20,*,RIGHT,ALU2 -S 330,400,380,400,50,*,RIGHT,PTRANS -S 120,400,170,400,50,*,RIGHT,PTRANS -S 30,300,200,300,10,*,RIGHT,POLY -S 150,250,470,250,10,*,RIGHT,POLY -S 220,330,220,470,30,*,DOWN,PDIF -S 280,330,280,470,30,*,DOWN,PDIF -S 250,310,250,490,10,*,DOWN,PTRANS -S 0,30,500,30,60,vss,RIGHT,CALU1 -S 0,470,500,470,60,vdd,RIGHT,CALU1 -S 470,10,470,190,10,*,UP,NTRANS -S 470,310,470,490,10,*,DOWN,PTRANS -S 440,30,440,170,30,*,DOWN,NDIF -S 440,330,440,470,30,*,DOWN,PDIF -S 500,30,500,170,30,*,DOWN,NDIF -S 500,330,500,470,30,*,DOWN,PDIF -S 60,30,60,170,30,*,DOWN,NDIF -S 0,30,0,170,30,*,DOWN,NDIF -S 30,10,30,190,10,*,UP,NTRANS -S 60,330,60,470,30,*,DOWN,PDIF -S 0,330,0,470,30,*,DOWN,PDIF -S 30,310,30,490,10,*,DOWN,PTRANS -S 30,190,30,310,10,*,DOWN,POLY -S 470,190,470,310,10,*,DOWN,POLY -S 290,190,330,190,10,*,RIGHT,POLY -S 500,350,500,450,20,*,UP,ALU1 -S 0,350,0,450,20,*,DOWN,ALU1 -S 50,100,50,400,20,y,DOWN,ALU1 -S 150,100,150,350,20,z,UP,ALU1 -S 120,100,150,100,20,*,RIGHT,ALU1 -S 300,100,300,100,20,ptm1,LEFT,CALU2 -S 250,200,250,300,20,*,DOWN,ALU1 -S 500,50,500,150,20,*,UP,ALU1 -S 0,50,0,150,20,*,DOWN,ALU1 -S 0,390,500,390,240,*,RIGHT,NWELL -S 250,200,250,200,20,nreset,LEFT,CALU3 -S 150,200,150,200,20,cks,LEFT,CALU3 -S 350,200,400,200,20,*,RIGHT,ALU2 -S 100,200,150,200,20,*,LEFT,ALU2 -S 300,200,300,200,20,inc,LEFT,CALU3 -V 370,30,CONT_BODY_P,* -V 300,30,CONT_BODY_P,* -V 120,30,CONT_BODY_P,* -V 400,350,CONT_POLY,* -V 400,350,CONT_VIA,* -V 50,350,CONT_VIA,* -V 350,450,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 180,400,CONT_POLY,* -V 200,300,CONT_POLY,* -V 250,300,CONT_POLY,* -V 150,250,CONT_POLY,* -V 280,350,CONT_DIF_P,* -V 220,450,CONT_DIF_P,* -V 440,100,CONT_DIF_N,* -V 440,400,CONT_DIF_P,* -V 60,100,CONT_DIF_N,* -V 60,400,CONT_DIF_P,* -V 120,100,CONT_DIF_N,* -V 500,50,CONT_DIF_N,* -V 0,50,CONT_DIF_N,* -V 500,450,CONT_DIF_P,* -V 0,450,CONT_DIF_P,* -V 100,200,CONT_POLY,* -V 300,200,CONT_POLY,* -V 300,100,CONT_DIF_N,* -V 400,200,CONT_POLY,* -V 300,100,CONT_VIA,* -V 500,150,CONT_DIF_N,* -V 500,100,CONT_DIF_N,* -V 0,150,CONT_DIF_N,* -V 0,100,CONT_DIF_N,* -V 500,350,CONT_DIF_P,* -V 500,400,CONT_DIF_P,* -V 0,400,CONT_DIF_P,* -V 0,350,CONT_DIF_P,* -V 100,200,CONT_VIA,* -V 150,350,CONT_DIF_P,* -V 350,350,CONT_DIF_P,* -V 370,100,CONT_DIF_N,* -V 450,100,CONT_VIA,* -V 250,200,CONT_VIA,* -V 300,200,CONT_VIA,* -V 400,200,CONT_VIA,* -V 150,200,CONT_VIA2,* -V 250,200,CONT_VIA2,* -V 300,200,CONT_VIA2,* -V 350,200,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/rflib/rf_fifo_ptset.vbe b/alliance/share/cells/rflib/rf_fifo_ptset.vbe deleted file mode 100644 index ac804b83..00000000 --- a/alliance/share/cells/rflib/rf_fifo_ptset.vbe +++ /dev/null @@ -1,45 +0,0 @@ -ENTITY rf_fifo_ptset IS -PORT ( - nop : in BIT; - inc : in BIT; - cks : in BIT; - nreset : in BIT; - ptm1 : in BIT; - pt : inout BIT; - vdd : in BIT; - vss : in BIT -); -END rf_fifo_ptset; - -ARCHITECTURE VBE OF rf_fifo_ptset IS - SIGNAL latchm : REG_BIT REGISTER; - SIGNAL latchs : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_fifo_ptset" - SEVERITY WARNING; - - label0 : BLOCK (inc = '1') - BEGIN - latchm <= GUARDED ptm1; - END BLOCK label0; - - label1 : BLOCK (nreset = '0') - BEGIN - latchm <= GUARDED '1'; - END BLOCK label1; - - label2 : BLOCK (nop = '1') - BEGIN - latchm <= GUARDED pt; - END BLOCK label2; - - label3 : BLOCK (cks = '1') - BEGIN - latchs <= GUARDED (not latchm); - END BLOCK label3; - - pt <= (not latchs); - -END; diff --git a/alliance/share/cells/rflib/rf_inmux_buf_2.ap b/alliance/share/cells/rflib/rf_inmux_buf_2.ap deleted file mode 100644 index 109b056c..00000000 --- a/alliance/share/cells/rflib/rf_inmux_buf_2.ap +++ /dev/null @@ -1,206 +0,0 @@ -V ALLIANCE : 6 -H rf_inmux_buf_2,P,13/ 3/2001,10 -A 0,0,450,1000 -S 270,400,390,400,20,*,RIGHT,ALU2 -S 250,150,250,150,20,sel1,LEFT,CALU3 -S 350,400,350,400,20,sel0,LEFT,CALU3 -S 30,540,30,720,30,*,DOWN,PDIF -S 90,540,90,720,30,*,DOWN,PDIF -S 60,520,60,740,10,*,UP,PTRANS -S 300,750,470,750,120,*,LEFT,NWELL -S 60,800,150,800,10,*,RIGHT,POLY -S 210,550,210,650,20,*,DOWN,ALU1 -S 60,740,60,870,10,*,DOWN,POLY -S 150,650,210,650,20,*,RIGHT,ALU1 -S 90,600,150,600,20,*,RIGHT,ALU1 -S 90,600,90,900,20,*,DOWN,ALU1 -S 120,600,180,600,30,*,RIGHT,POLY -S 180,490,180,600,10,*,UP,POLY -S 120,490,120,600,10,*,UP,POLY -S 60,490,180,490,10,*,RIGHT,POLY -S 90,890,90,970,30,*,UP,NDIF -S 30,890,30,970,30,*,UP,NDIF -S 30,840,30,950,20,*,UP,ALU1 -S 60,870,60,990,10,*,DOWN,NTRANS -S 30,550,30,700,20,*,DOWN,ALU1 -S 450,350,450,450,20,*,DOWN,ALU1 -S 450,550,450,700,20,*,DOWN,ALU1 -S 180,130,180,260,10,*,UP,POLY -S 120,130,120,260,10,*,DOWN,POLY -S 60,130,60,260,10,*,DOWN,POLY -S 120,10,120,130,10,*,UP,NTRANS -S 180,10,180,130,10,*,UP,NTRANS -S 300,10,300,130,10,*,UP,NTRANS -S 360,10,360,130,10,*,UP,NTRANS -S 420,10,420,130,10,*,UP,NTRANS -S 0,610,470,610,240,*,RIGHT,NWELL -S 0,390,470,390,240,*,RIGHT,NWELL -S 450,890,450,970,30,*,UP,NDIF -S 450,530,450,720,30,*,DOWN,PDIF -S 210,280,210,470,30,*,DOWN,PDIF -S 390,280,390,470,30,*,DOWN,PDIF -S 270,280,270,470,30,*,DOWN,PDIF -S 360,260,360,490,10,*,UP,PTRANS -S 300,260,300,490,10,*,UP,PTRANS -S 330,280,330,470,30,*,DOWN,PDIF -S 60,10,60,130,10,*,UP,NTRANS -S 330,30,330,110,30,*,DOWN,NDIF -S 390,30,390,110,30,*,DOWN,NDIF -S 450,30,450,110,30,*,DOWN,NDIF -S 270,30,270,110,30,*,DOWN,NDIF -S 210,30,210,110,30,*,DOWN,NDIF -S 150,30,150,110,30,*,DOWN,NDIF -S 90,30,90,110,30,*,DOWN,NDIF -S 30,30,30,110,30,*,DOWN,NDIF -S 180,260,180,490,10,*,UP,PTRANS -S 120,260,120,490,10,*,UP,PTRANS -S 60,260,60,490,10,*,UP,PTRANS -S 150,280,150,470,30,*,DOWN,PDIF -S 90,280,90,470,30,*,DOWN,PDIF -S 30,280,30,470,30,*,DOWN,PDIF -S 30,300,30,450,20,*,DOWN,ALU1 -S 90,100,90,400,20,*,DOWN,ALU1 -S 210,100,210,400,20,*,DOWN,ALU1 -S 270,100,270,400,20,*,DOWN,ALU1 -S 390,100,390,400,20,*,DOWN,ALU1 -S 300,130,300,260,10,*,DOWN,POLY -S 360,130,360,260,10,*,DOWN,POLY -S 330,550,330,790,20,*,UP,ALU1 -S 270,600,270,900,20,*,DOWN,ALU1 -S 360,740,360,870,10,*,UP,POLY -S 300,740,300,870,10,*,UP,POLY -S 240,740,240,870,10,*,UP,POLY -S 420,740,420,870,10,*,UP,POLY -S 210,530,210,720,30,*,DOWN,PDIF -S 420,510,420,740,10,*,UP,PTRANS -S 390,530,390,720,30,*,DOWN,PDIF -S 240,510,240,740,10,*,UP,PTRANS -S 270,530,270,720,30,*,DOWN,PDIF -S 360,510,360,740,10,*,UP,PTRANS -S 300,510,300,740,10,*,UP,PTRANS -S 330,530,330,720,30,*,DOWN,PDIF -S 420,870,420,990,10,*,DOWN,NTRANS -S 330,890,330,970,30,*,UP,NDIF -S 210,890,210,970,30,*,UP,NDIF -S 390,890,390,970,30,*,UP,NDIF -S 240,870,240,990,10,*,DOWN,NTRANS -S 270,890,270,970,30,*,UP,NDIF -S 360,870,360,990,10,*,DOWN,NTRANS -S 300,870,300,990,10,*,DOWN,NTRANS -S 190,750,420,750,30,*,LEFT,POLY -S 450,330,450,470,30,*,DOWN,PDIF -S 420,310,420,490,10,*,UP,PTRANS -S 420,130,420,310,10,*,DOWN,POLY -S 330,300,330,450,20,*,DOWN,ALU1 -S 150,300,150,450,20,*,DOWN,ALU1 -S 210,240,420,240,30,*,LEFT,POLY -S 60,240,180,240,30,*,LEFT,POLY -S 150,50,150,160,20,*,DOWN,ALU1 -S 330,50,330,160,20,*,DOWN,ALU1 -S 30,50,30,160,20,*,DOWN,ALU1 -S 450,50,450,100,20,*,DOWN,ALU1 -S 0,970,450,970,60,vss,RIGHT,CALU1 -S 0,30,450,30,60,vss,RIGHT,CALU1 -S 0,470,450,470,60,vdd,LEFT,CALU1 -S 0,530,450,530,60,vdd,LEFT,CALU1 -S 150,700,150,900,20,sel,UP,CALU1 -S 450,900,450,950,20,vdd,DOWN,ALU1 -S 200,700,200,900,20,ck,UP,CALU1 -S 390,600,390,900,20,*,DOWN,ALU1 -S 350,900,350,900,20,nck,LEFT,CALU2 -S 270,900,390,900,20,vdd,RIGHT,ALU1 -S 90,150,250,150,20,*,RIGHT,ALU2 -S 50,150,250,150,20,*,RIGHT,TALU2 -S 250,400,400,400,20,*,RIGHT,TALU2 -V 250,150,CONT_VIA2,* -V 350,400,CONT_VIA2,* -V 150,800,CONT_POLY,* -V 150,650,CONT_BODY_N,* -V 150,600,CONT_POLY,* -V 150,540,CONT_BODY_N,* -V 90,900,CONT_DIF_N,* -V 30,900,CONT_DIF_N,* -V 30,950,CONT_DIF_N,* -V 30,840,CONT_BODY_P,* -V 90,650,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,700,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 30,650,CONT_DIF_P,* -V 30,700,CONT_DIF_P,* -V 30,550,CONT_DIF_P,* -V 450,700,CONT_DIF_P,* -V 150,100,CONT_DIF_N,* -V 330,100,CONT_DIF_N,* -V 390,400,CONT_VIA,* -V 270,400,CONT_VIA,* -V 450,950,CONT_DIF_N,* -V 450,900,CONT_DIF_N,* -V 450,650,CONT_DIF_P,* -V 450,600,CONT_DIF_P,* -V 450,550,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 330,450,CONT_DIF_P,* -V 330,400,CONT_DIF_P,* -V 330,300,CONT_DIF_P,* -V 330,350,CONT_DIF_P,* -V 390,400,CONT_DIF_P,* -V 390,350,CONT_DIF_P,* -V 270,400,CONT_DIF_P,* -V 30,50,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 330,50,CONT_DIF_N,* -V 450,50,CONT_DIF_N,* -V 30,300,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,300,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 390,300,CONT_DIF_P,* -V 270,300,CONT_DIF_P,* -V 90,100,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 390,100,CONT_DIF_N,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 210,300,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 90,300,CONT_DIF_P,* -V 330,790,CONT_BODY_N,* -V 210,550,CONT_DIF_P,* -V 270,600,CONT_DIF_P,* -V 330,700,CONT_DIF_P,* -V 330,650,CONT_DIF_P,* -V 330,550,CONT_DIF_P,* -V 330,600,CONT_DIF_P,* -V 390,700,CONT_DIF_P,* -V 390,650,CONT_DIF_P,* -V 390,600,CONT_DIF_P,* -V 270,700,CONT_DIF_P,* -V 270,650,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 210,650,CONT_DIF_P,* -V 390,900,CONT_DIF_N,* -V 210,950,CONT_DIF_N,* -V 270,900,CONT_DIF_N,* -V 330,950,CONT_DIF_N,* -V 200,750,CONT_POLY,* -V 450,450,CONT_DIF_P,* -V 330,160,CONT_BODY_P,* -V 220,240,CONT_POLY,* -V 210,150,CONT_VIA,* -V 150,160,CONT_BODY_P,* -V 30,160,CONT_BODY_P,* -V 30,100,CONT_DIF_N,* -V 450,100,CONT_DIF_N,* -V 150,950,CONT_BODY_P,* -V 350,900,CONT_VIA,* -V 90,150,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_inmux_buf_2.vbe b/alliance/share/cells/rflib/rf_inmux_buf_2.vbe deleted file mode 100644 index 29ceb42c..00000000 --- a/alliance/share/cells/rflib/rf_inmux_buf_2.vbe +++ /dev/null @@ -1,24 +0,0 @@ -ENTITY rf_inmux_buf_2 IS -PORT ( - ck : in BIT; - sel : in BIT; - nck : out BIT; - sel0 : out BIT; - sel1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_inmux_buf_2; - -ARCHITECTURE VBE OF rf_inmux_buf_2 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_inmux_buf_2" - SEVERITY WARNING; - - nck <= not ck; - sel1 <= sel; - sel0 <= not sel; - -END; diff --git a/alliance/share/cells/rflib/rf_inmux_buf_4.ap b/alliance/share/cells/rflib/rf_inmux_buf_4.ap deleted file mode 100644 index 64935b6d..00000000 --- a/alliance/share/cells/rflib/rf_inmux_buf_4.ap +++ /dev/null @@ -1,359 +0,0 @@ -V ALLIANCE : 6 -H rf_inmux_buf_4,P,10/11/2000,10 -A 0,0,450,2000 -S 50,2000,150,2000,20,*,RIGHT,TALU2 -S 50,0,150,0,20,*,RIGHT,TALU2 -S 50,1000,150,1000,20,*,RIGHT,TALU2 -S 60,800,150,800,30,*,RIGHT,POLY -S 0,1390,470,1390,240,*,LEFT,NWELL -S 90,890,90,1110,30,*,UP,NDIF -S 30,1280,30,1460,30,*,DOWN,PDIF -S 90,1280,90,1460,30,*,DOWN,PDIF -S 60,1260,60,1480,10,*,UP,PTRANS -S 30,1030,30,1110,30,*,UP,NDIF -S 60,1010,60,1130,10,*,DOWN,NTRANS -S 120,1400,180,1400,30,*,LEFT,POLY -S 180,1400,180,1510,10,*,UP,POLY -S 120,1400,120,1510,10,*,UP,POLY -S 60,1130,60,1260,10,*,DOWN,POLY -S 30,1300,30,1450,20,*,DOWN,ALU1 -S 90,1400,150,1400,20,*,LEFT,ALU1 -S 90,1100,90,1400,20,*,DOWN,ALU1 -S 30,1050,30,1160,20,*,UP,ALU1 -S 450,1530,450,1670,30,*,DOWN,PDIF -S 420,1510,420,1690,10,*,UP,PTRANS -S 180,1510,180,1740,10,*,UP,PTRANS -S 120,1510,120,1740,10,*,UP,PTRANS -S 60,1510,60,1740,10,*,UP,PTRANS -S 150,1530,150,1720,30,*,DOWN,PDIF -S 90,1530,90,1720,30,*,DOWN,PDIF -S 30,1530,30,1720,30,*,DOWN,PDIF -S 0,1610,470,1610,240,*,LEFT,NWELL -S 210,1530,210,1720,30,*,DOWN,PDIF -S 390,1530,390,1720,30,*,DOWN,PDIF -S 270,1530,270,1720,30,*,DOWN,PDIF -S 360,1510,360,1740,10,*,UP,PTRANS -S 300,1510,300,1740,10,*,UP,PTRANS -S 330,1530,330,1720,30,*,DOWN,PDIF -S 210,1890,210,1970,30,*,DOWN,NDIF -S 150,1890,150,1970,30,*,DOWN,NDIF -S 90,1890,90,1970,30,*,DOWN,NDIF -S 30,1890,30,1970,30,*,DOWN,NDIF -S 420,1870,420,1990,10,*,UP,NTRANS -S 60,1870,60,1990,10,*,UP,NTRANS -S 330,1890,330,1970,30,*,DOWN,NDIF -S 390,1890,390,1970,30,*,DOWN,NDIF -S 450,1890,450,1970,30,*,DOWN,NDIF -S 270,1890,270,1970,30,*,DOWN,NDIF -S 120,1870,120,1990,10,*,UP,NTRANS -S 180,1870,180,1990,10,*,UP,NTRANS -S 300,1870,300,1990,10,*,UP,NTRANS -S 360,1870,360,1990,10,*,UP,NTRANS -S 420,1690,420,1870,10,*,DOWN,POLY -S 210,1760,420,1760,30,*,RIGHT,POLY -S 60,1760,180,1760,30,*,RIGHT,POLY -S 300,1740,300,1870,10,*,DOWN,POLY -S 360,1740,360,1870,10,*,DOWN,POLY -S 60,1510,180,1510,10,*,LEFT,POLY -S 180,1740,180,1870,10,*,UP,POLY -S 120,1740,120,1870,10,*,DOWN,POLY -S 60,1740,60,1870,10,*,DOWN,POLY -S 330,1550,330,1700,20,*,DOWN,ALU1 -S 150,1550,150,1700,20,*,DOWN,ALU1 -S 150,1840,150,1950,20,*,DOWN,ALU1 -S 330,1840,330,1950,20,*,DOWN,ALU1 -S 30,1840,30,1950,20,*,DOWN,ALU1 -S 450,1900,450,1950,20,*,DOWN,ALU1 -S 90,1600,90,1900,20,*,DOWN,ALU1 -S 210,1600,210,1900,20,*,DOWN,ALU1 -S 270,1600,270,1900,20,*,DOWN,ALU1 -S 390,1600,390,1900,20,*,DOWN,ALU1 -S 450,1550,450,1650,20,*,DOWN,ALU1 -S 30,1550,30,1700,20,*,DOWN,ALU1 -S 270,1600,390,1600,20,*,LEFT,ALU2 -S 90,1850,250,1850,20,*,LEFT,ALU2 -S 450,50,450,100,20,*,DOWN,ALU1 -S 30,50,30,160,20,*,DOWN,ALU1 -S 90,150,250,150,20,*,RIGHT,ALU2 -S 330,50,330,160,20,*,DOWN,ALU1 -S 150,50,150,160,20,*,DOWN,ALU1 -S 60,240,180,240,30,*,LEFT,POLY -S 210,240,420,240,30,*,LEFT,POLY -S 150,300,150,450,20,*,DOWN,ALU1 -S 330,300,330,450,20,*,DOWN,ALU1 -S 420,130,420,310,10,*,DOWN,POLY -S 420,310,420,490,10,*,UP,PTRANS -S 450,330,450,470,30,*,DOWN,PDIF -S 190,750,420,750,30,*,LEFT,POLY -S 300,870,300,990,10,*,DOWN,NTRANS -S 360,870,360,990,10,*,DOWN,NTRANS -S 270,890,270,970,30,*,UP,NDIF -S 240,870,240,990,10,*,DOWN,NTRANS -S 390,890,390,970,30,*,UP,NDIF -S 210,890,210,970,30,*,UP,NDIF -S 330,890,330,970,30,*,UP,NDIF -S 420,870,420,990,10,*,DOWN,NTRANS -S 330,530,330,720,30,*,DOWN,PDIF -S 300,510,300,740,10,*,UP,PTRANS -S 360,510,360,740,10,*,UP,PTRANS -S 270,530,270,720,30,*,DOWN,PDIF -S 240,510,240,740,10,*,UP,PTRANS -S 390,530,390,720,30,*,DOWN,PDIF -S 420,510,420,740,10,*,UP,PTRANS -S 210,530,210,720,30,*,DOWN,PDIF -S 420,740,420,870,10,*,UP,POLY -S 240,740,240,870,10,*,UP,POLY -S 300,740,300,870,10,*,UP,POLY -S 360,740,360,870,10,*,UP,POLY -S 390,600,390,900,20,*,DOWN,ALU1 -S 270,600,270,900,20,*,DOWN,ALU1 -S 330,550,330,790,20,*,UP,ALU1 -S 360,130,360,260,10,*,DOWN,POLY -S 300,130,300,260,10,*,DOWN,POLY -S 390,100,390,400,20,*,DOWN,ALU1 -S 270,100,270,400,20,*,DOWN,ALU1 -S 210,100,210,400,20,*,DOWN,ALU1 -S 90,100,90,400,20,*,DOWN,ALU1 -S 30,300,30,450,20,*,DOWN,ALU1 -S 30,280,30,470,30,*,DOWN,PDIF -S 90,280,90,470,30,*,DOWN,PDIF -S 150,280,150,470,30,*,DOWN,PDIF -S 60,260,60,490,10,*,UP,PTRANS -S 120,260,120,490,10,*,UP,PTRANS -S 180,260,180,490,10,*,UP,PTRANS -S 30,30,30,110,30,*,DOWN,NDIF -S 90,30,90,110,30,*,DOWN,NDIF -S 150,30,150,110,30,*,DOWN,NDIF -S 210,30,210,110,30,*,DOWN,NDIF -S 270,30,270,110,30,*,DOWN,NDIF -S 450,30,450,110,30,*,DOWN,NDIF -S 390,30,390,110,30,*,DOWN,NDIF -S 330,30,330,110,30,*,DOWN,NDIF -S 60,10,60,130,10,*,UP,NTRANS -S 330,280,330,470,30,*,DOWN,PDIF -S 300,260,300,490,10,*,UP,PTRANS -S 360,260,360,490,10,*,UP,PTRANS -S 270,280,270,470,30,*,DOWN,PDIF -S 390,280,390,470,30,*,DOWN,PDIF -S 210,280,210,470,30,*,DOWN,PDIF -S 450,530,450,720,30,*,DOWN,PDIF -S 450,890,450,970,30,*,UP,NDIF -S 0,390,470,390,240,*,RIGHT,NWELL -S 0,610,470,610,240,*,RIGHT,NWELL -S 420,10,420,130,10,*,UP,NTRANS -S 360,10,360,130,10,*,UP,NTRANS -S 300,10,300,130,10,*,UP,NTRANS -S 180,10,180,130,10,*,UP,NTRANS -S 120,10,120,130,10,*,UP,NTRANS -S 60,130,60,260,10,*,DOWN,POLY -S 120,130,120,260,10,*,DOWN,POLY -S 180,130,180,260,10,*,UP,POLY -S 270,400,390,400,20,*,RIGHT,ALU2 -S 450,550,450,700,20,*,DOWN,ALU1 -S 450,350,450,450,20,*,DOWN,ALU1 -S 30,550,30,700,20,*,DOWN,ALU1 -S 60,870,60,990,10,*,DOWN,NTRANS -S 30,840,30,950,20,*,UP,ALU1 -S 30,890,30,970,30,*,UP,NDIF -S 60,490,180,490,10,*,RIGHT,POLY -S 120,490,120,600,10,*,UP,POLY -S 180,490,180,600,10,*,UP,POLY -S 120,600,180,600,30,*,RIGHT,POLY -S 90,600,90,900,20,*,DOWN,ALU1 -S 90,600,150,600,20,*,RIGHT,ALU1 -S 150,650,210,650,20,*,RIGHT,ALU1 -S 60,740,60,870,10,*,DOWN,POLY -S 210,550,210,650,20,*,DOWN,ALU1 -S 300,750,470,750,120,*,LEFT,NWELL -S 60,520,60,740,10,*,UP,PTRANS -S 90,540,90,720,30,*,DOWN,PDIF -S 30,540,30,720,30,*,DOWN,PDIF -S 0,1470,450,1470,60,vdd,RIGHT,CALU1 -S 0,1530,450,1530,60,vdd,RIGHT,CALU1 -S 0,470,450,470,60,vdd,RIGHT,CALU1 -S 0,530,450,530,60,vdd,RIGHT,CALU1 -S 0,970,450,970,60,vss,RIGHT,CALU1 -S 0,1030,450,1030,60,vss,RIGHT,CALU1 -S 0,1970,450,1970,60,vss,LEFT,CALU1 -S 0,30,450,30,60,vss,RIGHT,CALU1 -S 250,150,250,1850,20,sel1,DOWN,CALU3 -S 350,400,350,1600,20,sel0,UP,CALU3 -S 90,1850,250,1850,20,*,RIGHT,TALU2 -S 270,1600,390,1600,20,*,RIGHT,TALU2 -S 90,150,250,150,20,*,RIGHT,TALU2 -S 270,400,390,400,20,*,RIGHT,TALU2 -S 90,240,210,240,20,*,RIGHT,ALU1 -S 270,240,390,240,20,*,RIGHT,ALU1 -S 150,700,150,900,20,sel,UP,CALU1 -S 200,700,200,900,20,ck,UP,CALU1 -S 330,900,330,950,20,*,UP,ALU1 -S 450,900,450,950,20,*,DOWN,ALU1 -S 270,900,390,900,20,nck,RIGHT,CALU2 -S 100,0,100,2000,120,vss,UP,CALU3 -V 380,1040,CONT_BODY_P,* -V 380,1460,CONT_BODY_N,* -V 300,1040,CONT_BODY_P,* -V 200,1040,CONT_BODY_P,* -V 300,1460,CONT_BODY_N,* -V 210,1460,CONT_BODY_N,* -V 30,1450,CONT_DIF_P,* -V 150,1460,CONT_BODY_N,* -V 90,1350,CONT_DIF_P,* -V 90,1400,CONT_DIF_P,* -V 90,1300,CONT_DIF_P,* -V 30,1400,CONT_DIF_P,* -V 30,1350,CONT_DIF_P,* -V 30,1300,CONT_DIF_P,* -V 90,1100,CONT_DIF_N,* -V 30,1100,CONT_DIF_N,* -V 30,1050,CONT_DIF_N,* -V 30,1160,CONT_BODY_P,* -V 150,1400,CONT_POLY,* -V 450,1550,CONT_DIF_P,* -V 270,1700,CONT_DIF_P,* -V 210,1650,CONT_DIF_P,* -V 210,1600,CONT_DIF_P,* -V 210,1700,CONT_DIF_P,* -V 90,1600,CONT_DIF_P,* -V 90,1650,CONT_DIF_P,* -V 90,1700,CONT_DIF_P,* -V 30,1550,CONT_DIF_P,* -V 150,1550,CONT_DIF_P,* -V 150,1650,CONT_DIF_P,* -V 150,1600,CONT_DIF_P,* -V 150,1700,CONT_DIF_P,* -V 450,1600,CONT_DIF_P,* -V 450,1650,CONT_DIF_P,* -V 390,1700,CONT_DIF_P,* -V 330,1700,CONT_DIF_P,* -V 330,1650,CONT_DIF_P,* -V 390,1600,CONT_DIF_P,* -V 390,1650,CONT_DIF_P,* -V 270,1600,CONT_DIF_P,* -V 30,1700,CONT_DIF_P,* -V 30,1600,CONT_DIF_P,* -V 30,1650,CONT_DIF_P,* -V 270,1650,CONT_DIF_P,* -V 330,1550,CONT_DIF_P,* -V 330,1600,CONT_DIF_P,* -V 30,1900,CONT_DIF_N,* -V 450,1900,CONT_DIF_N,* -V 150,1950,CONT_DIF_N,* -V 330,1950,CONT_DIF_N,* -V 450,1950,CONT_DIF_N,* -V 90,1900,CONT_DIF_N,* -V 210,1900,CONT_DIF_N,* -V 270,1900,CONT_DIF_N,* -V 390,1900,CONT_DIF_N,* -V 150,1900,CONT_DIF_N,* -V 330,1900,CONT_DIF_N,* -V 30,1950,CONT_DIF_N,* -V 150,1840,CONT_BODY_P,* -V 30,1840,CONT_BODY_P,* -V 330,1840,CONT_BODY_P,* -V 220,1760,CONT_POLY,* -V 210,1850,CONT_VIA,* -V 390,1600,CONT_VIA,* -V 270,1600,CONT_VIA,* -V 90,1850,CONT_VIA,* -V 250,1850,CONT_VIA2,* -V 350,1600,CONT_VIA2,* -V 450,100,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 30,160,CONT_BODY_P,* -V 90,150,CONT_VIA,* -V 150,160,CONT_BODY_P,* -V 210,150,CONT_VIA,* -V 220,240,CONT_POLY,* -V 330,160,CONT_BODY_P,* -V 450,450,CONT_DIF_P,* -V 200,750,CONT_POLY,* -V 330,950,CONT_DIF_N,* -V 270,900,CONT_DIF_N,* -V 210,950,CONT_DIF_N,* -V 390,900,CONT_DIF_N,* -V 210,650,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 270,650,CONT_DIF_P,* -V 270,700,CONT_DIF_P,* -V 390,600,CONT_DIF_P,* -V 390,650,CONT_DIF_P,* -V 390,700,CONT_DIF_P,* -V 330,600,CONT_DIF_P,* -V 330,550,CONT_DIF_P,* -V 330,650,CONT_DIF_P,* -V 330,700,CONT_DIF_P,* -V 270,600,CONT_DIF_P,* -V 210,550,CONT_DIF_P,* -V 330,790,CONT_BODY_N,* -V 390,900,CONT_VIA,* -V 270,900,CONT_VIA,* -V 90,300,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 210,300,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 390,100,CONT_DIF_N,* -V 270,100,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 270,300,CONT_DIF_P,* -V 390,300,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 150,300,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,350,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,300,CONT_DIF_P,* -V 450,50,CONT_DIF_N,* -V 330,50,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 30,50,CONT_DIF_N,* -V 270,400,CONT_DIF_P,* -V 390,350,CONT_DIF_P,* -V 390,400,CONT_DIF_P,* -V 330,350,CONT_DIF_P,* -V 330,300,CONT_DIF_P,* -V 330,400,CONT_DIF_P,* -V 330,450,CONT_DIF_P,* -V 270,350,CONT_DIF_P,* -V 450,550,CONT_DIF_P,* -V 450,600,CONT_DIF_P,* -V 450,650,CONT_DIF_P,* -V 450,900,CONT_DIF_N,* -V 450,950,CONT_DIF_N,* -V 270,400,CONT_VIA,* -V 390,400,CONT_VIA,* -V 350,400,CONT_VIA2,* -V 330,100,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 450,700,CONT_DIF_P,* -V 250,150,CONT_VIA2,* -V 30,550,CONT_DIF_P,* -V 30,700,CONT_DIF_P,* -V 30,650,CONT_DIF_P,* -V 30,600,CONT_DIF_P,* -V 90,700,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,650,CONT_DIF_P,* -V 30,840,CONT_BODY_P,* -V 30,950,CONT_DIF_N,* -V 30,900,CONT_DIF_N,* -V 90,900,CONT_DIF_N,* -V 150,540,CONT_BODY_N,* -V 150,600,CONT_POLY,* -V 150,650,CONT_BODY_N,* -V 150,800,CONT_POLY,* -V 330,900,CONT_DIF_N,* -B 100,1000,120,20,CONT_VIA2,* -B 100,1000,120,20,CONT_VIA,* -B 100,0,120,20,CONT_VIA,* -B 100,0,120,20,CONT_VIA2,* -B 100,2000,120,20,CONT_VIA2,* -B 100,2000,120,20,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_inmux_buf_4.vbe b/alliance/share/cells/rflib/rf_inmux_buf_4.vbe deleted file mode 100644 index e0512ca7..00000000 --- a/alliance/share/cells/rflib/rf_inmux_buf_4.vbe +++ /dev/null @@ -1,24 +0,0 @@ -ENTITY rf_inmux_buf_4 IS -PORT ( - ck : in BIT; - sel : in BIT; - nck : out BIT; - sel0 : out BIT; - sel1 : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_inmux_buf_4; - -ARCHITECTURE VBE OF rf_inmux_buf_4 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_inmux_buf_4" - SEVERITY WARNING; - - nck <= not ck; - sel1 <= sel; - sel0 <= not sel; - -END; diff --git a/alliance/share/cells/rflib/rf_inmux_mem.ap b/alliance/share/cells/rflib/rf_inmux_mem.ap deleted file mode 100644 index a86f56c4..00000000 --- a/alliance/share/cells/rflib/rf_inmux_mem.ap +++ /dev/null @@ -1,108 +0,0 @@ -V ALLIANCE : 6 -H rf_inmux_mem,P,14/ 6/2001,10 -A 0,0,450,500 -R 400,400,ref_ref,datain1_40 -R 400,350,ref_ref,datain1_35 -R 400,300,ref_ref,datain1_30 -R 400,250,ref_ref,datain1_25 -R 400,200,ref_ref,datain1_20 -R 400,150,ref_ref,datain1_15 -R 200,400,ref_ref,datain0_40 -R 200,350,ref_ref,datain0_35 -R 200,300,ref_ref,datain0_30 -R 200,250,ref_ref,datain0_25 -R 200,200,ref_ref,datain0_20 -R 200,150,ref_ref,datain0_15 -S 90,100,90,400,20,*,UP,ALU1 -S 0,470,450,470,60,vdd,RIGHT,CALU1 -S 0,30,450,30,60,vss,RIGHT,CALU1 -S 260,200,340,200,10,*,RIGHT,POLY -S 340,200,340,340,10,*,DOWN,POLY -S 0,430,450,430,160,*,LEFT,NWELL -S 0,390,360,390,240,*,RIGHT,NWELL -S 60,250,300,250,10,*,RIGHT,POLY -S 380,340,410,340,10,*,RIGHT,POLY -S 250,100,250,300,10,*,DOWN,ALU1 -S 260,290,260,340,10,*,UP,POLY -S 190,340,220,340,10,*,RIGHT,POLY -S 170,360,170,470,70,*,DOWN,PDIF -S 410,360,410,460,30,*,UP,PDIF -S 300,360,300,450,50,*,UP,PDIF -S 260,340,260,470,10,*,UP,PTRANS -S 220,340,220,470,10,*,UP,PTRANS -S 340,340,340,470,10,*,UP,PTRANS -S 380,340,380,470,10,*,UP,PTRANS -S 90,280,90,470,30,*,DOWN,PDIF -S 150,280,150,330,30,*,UP,PDIF -S 30,280,30,470,30,*,DOWN,PDIF -S 120,260,120,490,10,*,UP,PTRANS -S 60,260,60,490,10,*,UP,PTRANS -S 120,140,120,260,10,*,UP,POLY -S 60,140,60,260,10,*,UP,POLY -S 250,100,340,100,10,*,RIGHT,ALU1 -S 290,30,290,160,30,*,UP,NDIF -S 300,30,300,70,50,*,UP,NDIF -S 380,90,380,140,10,*,UP,POLY -S 380,140,400,140,10,*,LEFT,POLY -S 300,30,300,160,30,*,UP,NDIF -S 220,90,220,140,10,*,UP,POLY -S 260,90,260,200,10,*,UP,POLY -S 220,10,220,90,10,*,DOWN,NTRANS -S 260,10,260,90,10,*,DOWN,NTRANS -S 410,30,410,70,30,*,DOWN,NDIF -S 150,50,150,170,20,*,UP,ALU1 -S 340,10,340,90,10,*,DOWN,NTRANS -S 380,10,380,90,10,*,DOWN,NTRANS -S 190,140,220,140,10,*,RIGHT,POLY -S 150,300,150,450,20,*,DOWN,ALU1 -S 170,30,170,120,70,*,UP,NDIF -S 120,10,120,140,10,*,DOWN,NTRANS -S 90,30,90,120,30,*,UP,NDIF -S 300,150,300,400,10,*,UP,ALU1 -S 60,10,60,140,10,*,DOWN,NTRANS -S 30,30,30,120,30,*,UP,NDIF -S 30,300,30,450,20,*,DOWN,ALU1 -S 30,50,30,170,20,*,UP,ALU1 -S 250,300,250,300,20,sel1,LEFT,CALU3 -S 350,300,350,300,20,sel0,LEFT,CALU3 -S 250,300,350,300,20,vdd,RIGHT,TALU2 -S 200,150,200,400,20,datain0,UP,CALU1 -S 400,150,400,400,20,datain1,UP,CALU1 -S 100,100,100,100,20,dinx,LEFT,CALU2 -V 250,300,CONT_VIA2,* -V 350,300,CONT_VIA2,* -V 350,300,CONT_POLY,* -V 350,300,CONT_VIA,* -V 250,300,CONT_VIA,* -V 300,250,CONT_POLY,* -V 400,330,CONT_POLY,* -V 200,330,CONT_POLY,* -V 250,300,CONT_POLY,* -V 300,500,CONT_BODY_N,* -V 340,100,CONT_POLY,* -V 150,170,CONT_BODY_P,* -V 150,300,CONT_DIF_P,* -V 150,100,CONT_DIF_N,* -V 150,450,CONT_DIF_P,* -V 150,50,CONT_DIF_N,* -V 90,100,CONT_DIF_N,* -V 90,300,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 300,400,CONT_DIF_P,* -V 300,150,CONT_DIF_N,* -V 400,150,CONT_POLY,* -V 410,450,CONT_DIF_P,* -V 410,50,CONT_DIF_N,* -V 200,150,CONT_POLY,* -V 30,350,CONT_DIF_P,* -V 30,300,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 30,170,CONT_BODY_P,* -V 30,50,CONT_DIF_N,* -V 30,100,CONT_DIF_N,* -V 100,100,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_inmux_mem.vbe b/alliance/share/cells/rflib/rf_inmux_mem.vbe deleted file mode 100644 index b0869fa9..00000000 --- a/alliance/share/cells/rflib/rf_inmux_mem.vbe +++ /dev/null @@ -1,22 +0,0 @@ -ENTITY rf_inmux_mem IS -PORT ( - datain0 : in BIT; - datain1 : in BIT; - sel0 : in BIT; - sel1 : in BIT; - dinx : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_inmux_mem; - -ARCHITECTURE VBE OF rf_inmux_mem IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on sff1_x4" - SEVERITY WARNING; - - dinx <= (sel0 and datain0) or (sel1 and datain1); - -END; diff --git a/alliance/share/cells/rflib/rf_mid_buf_2.ap b/alliance/share/cells/rflib/rf_mid_buf_2.ap deleted file mode 100644 index 93b7afe2..00000000 --- a/alliance/share/cells/rflib/rf_mid_buf_2.ap +++ /dev/null @@ -1,162 +0,0 @@ -V ALLIANCE : 6 -H rf_mid_buf_2,P,14/11/2000,10 -A 0,0,250,1000 -S 50,600,200,600,20,*,RIGHT,TALU2 -S 50,400,200,400,20,*,RIGHT,TALU2 -S 50,150,200,150,20,*,RIGHT,TALU2 -S 0,900,0,950,20,*,UP,ALU1 -S 160,890,160,970,30,*,DOWN,NDIF -S 140,850,180,850,30,*,RIGHT,POLY -S 180,840,180,870,10,*,UP,POLY -S 160,820,160,860,10,*,UP,POLY -S 150,900,200,900,20,*,LEFT,ALU1 -S 180,870,180,990,10,*,UP,NTRANS -S 30,640,30,670,10,*,UP,POLY -S 90,640,90,670,10,*,UP,POLY -S 160,640,160,670,10,*,UP,POLY -S 220,640,220,670,10,*,UP,POLY -S 250,330,250,620,30,*,DOWN,PDIF -S 120,330,120,620,30,*,UP,PDIF -S 160,310,160,640,10,*,UP,PTRANS -S 30,310,30,640,10,*,UP,PTRANS -S 0,330,0,620,30,*,UP,PDIF -S 90,310,90,640,10,*,UP,PTRANS -S 130,330,130,620,30,*,UP,PDIF -S 190,330,190,620,30,*,UP,PDIF -S 220,310,220,640,10,*,DOWN,PTRANS -S 60,330,60,620,30,*,UP,PDIF -S 60,100,60,400,20,*,UP,ALU1 -S 190,100,190,400,20,*,UP,ALU1 -S 250,280,250,790,20,*,UP,ALU1 -S 250,30,250,180,30,*,UP,NDIF -S 90,10,90,200,10,*,DOWN,NTRANS -S 130,30,130,180,30,*,UP,NDIF -S 120,30,120,180,30,*,UP,NDIF -S 160,10,160,200,10,*,DOWN,NTRANS -S 190,30,190,180,30,*,UP,NDIF -S 220,10,220,200,10,*,DOWN,NTRANS -S 30,10,30,200,10,*,UP,NTRANS -S 60,30,60,180,30,*,UP,NDIF -S 0,30,0,180,30,*,UP,NDIF -S 250,850,250,900,20,*,UP,ALU1 -S 250,720,250,800,30,*,UP,PDIF -S 160,700,160,820,10,*,DOWN,PTRANS -S 190,720,190,800,20,*,UP,PDIF -S 220,700,220,820,10,*,UP,PTRANS -S 130,720,130,800,30,*,UP,PDIF -S 250,890,250,970,30,*,UP,NDIF -S -20,650,270,650,320,*,LEFT,NWELL -S -20,390,270,390,260,*,LEFT,NWELL -S 220,200,220,310,10,*,UP,POLY -S 160,200,160,310,10,*,UP,POLY -S 90,200,90,310,10,*,UP,POLY -S 30,200,30,310,10,*,UP,POLY -S 0,890,0,970,30,*,UP,NDIF -S 30,700,30,820,10,*,DOWN,PTRANS -S 90,700,90,820,10,*,DOWN,PTRANS -S 60,720,60,800,30,*,UP,PDIF -S 0,720,0,800,30,*,UP,PDIF -S 0,280,0,790,20,*,UP,ALU1 -S 160,660,220,660,30,*,RIGHT,POLY -S 30,660,90,660,30,*,RIGHT,POLY -S 220,870,220,990,10,*,UP,NTRANS -S 220,850,260,850,30,*,RIGHT,POLY -S 220,820,220,870,10,*,DOWN,POLY -S 30,870,30,990,10,*,UP,NTRANS -S 160,210,220,210,10,*,RIGHT,POLY -S 30,210,90,210,10,*,RIGHT,POLY -S 200,660,200,900,20,*,DOWN,ALU1 -S 50,660,50,900,20,*,UP,ALU1 -S 120,280,120,740,20,*,UP,ALU1 -S 100,800,100,850,20,*,UP,ALU1 -S 30,820,30,870,10,*,DOWN,POLY -S 30,850,100,850,30,*,RIGHT,POLY -S 90,820,90,860,10,*,DOWN,POLY -S 120,50,120,150,20,*,UP,ALU1 -S 250,50,250,150,20,*,UP,ALU1 -S 0,50,0,150,20,*,UP,ALU1 -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 0,970,250,970,60,vss,RIGHT,CALU1 -S 0,530,250,530,60,vdd,RIGHT,CALU1 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 250,900,250,900,20,nck,LEFT,CALU2 -S 100,800,100,800,20,selr,LEFT,CALU2 -S 150,850,150,850,20,selw,LEFT,CALU2 -S 200,150,200,600,20,write,UP,CALU3 -S 50,150,50,600,20,read,UP,CALU3 -V 0,900,CONT_DIF_N,* -V 100,970,CONT_BODY_P,* -V 150,900,CONT_DIF_N,* -V 250,670,CONT_BODY_N,* -V 50,150,CONT_VIA,* -V 50,150,CONT_VIA2,* -V 50,400,CONT_VIA,* -V 50,400,CONT_VIA2,* -V 50,600,CONT_VIA,* -V 50,600,CONT_VIA2,* -V 120,740,CONT_DIF_P,* -V 0,280,CONT_BODY_N,* -V 250,280,CONT_BODY_N,* -V 120,500,CONT_DIF_P,* -V 120,450,CONT_DIF_P,* -V 120,550,CONT_DIF_P,* -V 120,400,CONT_DIF_P,* -V 120,100,CONT_DIF_N,* -V 250,850,CONT_POLY,* -V 250,950,CONT_DIF_N,* -V 250,600,CONT_DIF_P,* -V 190,600,CONT_DIF_P,* -V 60,600,CONT_DIF_P,* -V 0,600,CONT_DIF_P,* -V 250,550,CONT_DIF_P,* -V 250,500,CONT_DIF_P,* -V 0,550,CONT_DIF_P,* -V 0,500,CONT_DIF_P,* -V 250,450,CONT_DIF_P,* -V 0,450,CONT_DIF_P,* -V 250,150,CONT_DIF_N,* -V 190,150,CONT_DIF_N,* -V 250,100,CONT_DIF_N,* -V 190,100,CONT_DIF_N,* -V 250,350,CONT_DIF_P,* -V 190,350,CONT_DIF_P,* -V 250,400,CONT_DIF_P,* -V 190,400,CONT_DIF_P,* -V 0,100,CONT_DIF_N,* -V 60,100,CONT_DIF_N,* -V 60,150,CONT_DIF_N,* -V 0,150,CONT_DIF_N,* -V 0,400,CONT_DIF_P,* -V 60,400,CONT_DIF_P,* -V 60,350,CONT_DIF_P,* -V 0,350,CONT_DIF_P,* -V 120,280,CONT_BODY_N,* -V 0,950,CONT_DIF_N,* -V 250,900,CONT_VIA,* -V 190,740,CONT_DIF_P,* -V 0,740,CONT_DIF_P,* -V 60,740,CONT_DIF_P,* -V 250,740,CONT_DIF_P,* -V 60,900,CONT_DIF_N,* -V 150,850,CONT_VIA,* -V 150,850,CONT_POLY,* -V 200,660,CONT_POLY,* -V 100,850,CONT_POLY,* -V 0,790,CONT_DIF_P,* -V 190,790,CONT_DIF_P,* -V 250,790,CONT_DIF_P,* -V 50,660,CONT_POLY,* -V 100,800,CONT_VIA,* -V 120,670,CONT_BODY_N,* -V 200,600,CONT_VIA2,* -V 200,600,CONT_VIA,* -V 200,400,CONT_VIA2,* -V 200,400,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 200,150,CONT_VIA,* -V 120,150,CONT_DIF_N,* -V 120,350,CONT_DIF_P,* -V 250,50,CONT_DIF_N,* -V 120,50,CONT_DIF_N,* -V 0,50,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_mid_buf_2.vbe b/alliance/share/cells/rflib/rf_mid_buf_2.vbe deleted file mode 100644 index 3545d57e..00000000 --- a/alliance/share/cells/rflib/rf_mid_buf_2.vbe +++ /dev/null @@ -1,23 +0,0 @@ -ENTITY rf_mid_buf_2 IS -PORT ( - selr : in BIT; - selw : in BIT; - nck : in BIT; - read : out BIT; - write : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_mid_buf_2; - -ARCHITECTURE VBE OF rf_mid_buf_2 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_mid_buf_2" - SEVERITY WARNING; - - read <= selr; - write <= selw and nck; - -END; diff --git a/alliance/share/cells/rflib/rf_mid_buf_4.ap b/alliance/share/cells/rflib/rf_mid_buf_4.ap deleted file mode 100644 index 81942b9e..00000000 --- a/alliance/share/cells/rflib/rf_mid_buf_4.ap +++ /dev/null @@ -1,306 +0,0 @@ -V ALLIANCE : 6 -H rf_mid_buf_4,P,14/ 9/2000,10 -A 0,0,250,2000 -S 50,1400,50,1850,20,read,UP,CALU3 -S 200,150,200,600,20,write,UP,CALU3 -S 60,900,130,900,20,*,LEFT,ALU1 -S 90,820,90,870,10,*,DOWN,POLY -S 160,820,160,870,10,*,UP,POLY -S 90,850,160,850,30,*,RIGHT,POLY -S 120,890,120,970,30,*,DOWN,NDIF -S 90,870,90,990,10,*,DOWN,NTRANS -S 160,870,160,990,10,*,DOWN,NTRANS -S 130,890,130,970,30,*,DOWN,NDIF -S 220,640,220,670,10,*,DOWN,POLY -S 160,640,160,670,10,*,DOWN,POLY -S 90,640,90,670,10,*,DOWN,POLY -S 30,640,30,670,10,*,DOWN,POLY -S 0,330,0,620,30,*,UP,PDIF -S 130,330,130,620,30,*,DOWN,PDIF -S 90,310,90,640,10,*,DOWN,PTRANS -S 220,310,220,640,10,*,DOWN,PTRANS -S 250,330,250,620,30,*,DOWN,PDIF -S 160,310,160,640,10,*,DOWN,PTRANS -S 120,330,120,620,30,*,DOWN,PDIF -S 60,330,60,620,30,*,DOWN,PDIF -S 30,310,30,640,10,*,UP,PTRANS -S 190,330,190,620,30,*,DOWN,PDIF -S 130,40,130,100,20,*,DOWN,ALU1 -S 250,40,250,150,20,*,DOWN,ALU1 -S 0,40,0,150,20,*,DOWN,ALU1 -S 190,100,190,400,20,*,DOWN,ALU1 -S 60,100,60,400,20,*,DOWN,ALU1 -S 190,660,190,740,20,*,DOWN,ALU1 -S 130,740,130,790,20,*,UP,ALU1 -S 0,280,0,790,20,*,DOWN,ALU1 -S 60,660,60,900,20,*,UP,ALU1 -S 60,660,190,660,20,*,RIGHT,ALU1 -S 30,660,220,660,30,*,RIGHT,POLY -S 60,600,190,600,20,*,RIGHT,ALU1 -S 130,280,130,550,20,*,DOWN,ALU1 -S 0,30,0,180,30,*,DOWN,NDIF -S 160,10,160,200,10,*,UP,NTRANS -S 120,30,120,180,30,*,DOWN,NDIF -S 130,30,130,180,30,*,DOWN,NDIF -S 90,10,90,200,10,*,UP,NTRANS -S 60,30,60,180,30,*,DOWN,NDIF -S 30,10,30,200,10,*,UP,NTRANS -S 220,10,220,200,10,*,DOWN,NTRANS -S 190,30,190,180,30,*,DOWN,NDIF -S 250,30,250,180,30,*,DOWN,NDIF -S 0,850,0,900,20,*,DOWN,ALU1 -S 0,720,0,800,30,*,DOWN,PDIF -S 90,700,90,820,10,*,UP,PTRANS -S 60,720,60,800,20,*,DOWN,PDIF -S 30,700,30,820,10,*,DOWN,PTRANS -S 120,720,120,800,30,*,DOWN,PDIF -S 0,890,0,970,30,*,DOWN,NDIF -S 60,150,190,150,20,*,RIGHT,ALU1 -S -20,650,270,650,320,*,LEFT,NWELL -S -20,390,270,390,260,*,LEFT,NWELL -S 30,200,30,310,10,*,DOWN,POLY -S 90,200,90,310,10,*,DOWN,POLY -S 160,200,160,310,10,*,DOWN,POLY -S 220,200,220,310,10,*,DOWN,POLY -S 30,210,220,210,10,*,RIGHT,POLY -S 250,890,250,970,30,*,DOWN,NDIF -S 220,700,220,820,10,*,UP,PTRANS -S 160,700,160,820,10,*,UP,PTRANS -S 190,720,190,800,30,*,DOWN,PDIF -S 250,720,250,800,30,*,DOWN,PDIF -S 250,850,250,900,20,*,UP,ALU1 -S 250,280,250,790,20,*,DOWN,ALU1 -S 130,790,250,790,20,*,LEFT,ALU1 -S 220,870,220,990,10,*,DOWN,NTRANS -S 190,890,190,970,30,*,DOWN,NDIF -S 30,870,30,990,10,*,DOWN,NTRANS -S 60,890,60,970,30,*,DOWN,NDIF -S -10,850,30,850,30,*,RIGHT,POLY -S 30,820,30,870,10,*,UP,POLY -S 220,820,220,870,10,*,UP,POLY -S 220,850,260,850,30,*,RIGHT,POLY -S 130,1900,130,1960,20,*,DOWN,ALU1 -S 250,1850,250,1960,20,*,DOWN,ALU1 -S 0,1850,0,1960,20,*,DOWN,ALU1 -S 190,1600,190,1900,20,*,DOWN,ALU1 -S 60,1600,60,1900,20,*,DOWN,ALU1 -S 0,1210,0,1720,20,*,DOWN,ALU1 -S 30,1340,220,1340,30,*,LEFT,POLY -S 60,1400,190,1400,20,*,LEFT,ALU1 -S 130,1450,130,1720,20,*,DOWN,ALU1 -S 0,1820,0,1970,30,*,DOWN,NDIF -S 160,1800,160,1990,10,*,UP,NTRANS -S 120,1820,120,1970,30,*,DOWN,NDIF -S 130,1820,130,1970,30,*,DOWN,NDIF -S 90,1800,90,1990,10,*,UP,NTRANS -S 60,1820,60,1970,30,*,DOWN,NDIF -S 30,1800,30,1990,10,*,UP,NTRANS -S 220,1800,220,1990,10,*,DOWN,NTRANS -S 190,1820,190,1970,30,*,DOWN,NDIF -S 250,1820,250,1970,30,*,DOWN,NDIF -S 30,1130,30,1180,10,*,DOWN,POLY -S 0,1200,0,1280,30,*,DOWN,PDIF -S 90,1180,90,1300,10,*,UP,PTRANS -S 60,1200,60,1280,20,*,DOWN,PDIF -S 30,1180,30,1300,10,*,DOWN,PTRANS -S 120,1200,120,1280,30,*,DOWN,PDIF -S 60,1850,190,1850,20,*,LEFT,ALU1 -S -20,1350,270,1350,320,*,RIGHT,NWELL -S -20,1610,270,1610,260,*,RIGHT,NWELL -S 30,1690,30,1800,10,*,DOWN,POLY -S 90,1690,90,1800,10,*,DOWN,POLY -S 160,1690,160,1800,10,*,DOWN,POLY -S 220,1690,220,1800,10,*,DOWN,POLY -S 30,1790,220,1790,10,*,LEFT,POLY -S 250,1210,250,1720,20,*,DOWN,ALU1 -S 90,1130,90,1180,10,*,DOWN,POLY -S 160,1130,160,1180,10,*,DOWN,POLY -S 220,1130,220,1180,10,*,DOWN,POLY -S 30,1060,30,1130,10,*,DOWN,NTRANS -S 60,1080,60,1110,30,*,DOWN,NDIF -S 90,1060,90,1130,10,*,DOWN,NTRANS -S 220,1060,220,1130,10,*,DOWN,NTRANS -S 160,1060,160,1130,10,*,DOWN,NTRANS -S 190,1080,190,1110,30,*,DOWN,NDIF -S 250,1040,250,1110,30,*,DOWN,NDIF -S 0,1040,0,1110,30,*,DOWN,NDIF -S 120,1040,120,1110,30,*,DOWN,NDIF -S 130,1040,130,1110,30,*,DOWN,NDIF -S 30,1150,220,1150,30,*,LEFT,POLY -S 250,1200,250,1280,30,*,DOWN,PDIF -S 220,1180,220,1300,10,*,UP,PTRANS -S 190,1200,190,1280,20,*,DOWN,PDIF -S 160,1180,160,1300,10,*,DOWN,PTRANS -S 130,1200,130,1280,30,*,DOWN,PDIF -S 190,1100,190,1210,20,*,UP,ALU1 -S 130,1260,250,1260,20,*,LEFT,ALU1 -S 250,1050,250,1100,20,*,UP,ALU1 -S 0,1050,0,1100,20,*,DOWN,ALU1 -S 130,1380,130,1670,30,*,DOWN,PDIF -S 120,1380,120,1670,30,*,DOWN,PDIF -S 60,1380,60,1670,30,*,DOWN,PDIF -S 30,1360,30,1690,10,*,UP,PTRANS -S 190,1380,190,1670,30,*,DOWN,PDIF -S 220,1360,220,1690,10,*,DOWN,PTRANS -S 90,1360,90,1690,10,*,DOWN,PTRANS -S 250,1380,250,1670,30,*,DOWN,PDIF -S 160,1360,160,1690,10,*,DOWN,PTRANS -S 0,1380,0,1670,30,*,UP,PDIF -S 220,1330,220,1360,10,*,UP,POLY -S 160,1330,160,1360,10,*,UP,POLY -S 90,1330,90,1360,10,*,UP,POLY -S 30,1330,30,1360,10,*,UP,POLY -S 50,1340,190,1340,20,*,LEFT,ALU1 -S 60,1210,60,1340,20,*,UP,ALU1 -S 60,1100,190,1100,20,*,LEFT,ALU1 -S 60,1210,190,1210,20,*,LEFT,ALU1 -S 0,1850,250,1850,20,*,RIGHT,TALU2 -S 0,1600,250,1600,20,*,RIGHT,TALU2 -S 0,1400,250,1400,20,*,RIGHT,TALU2 -S 0,600,250,600,20,*,RIGHT,TALU2 -S 0,400,250,400,20,*,RIGHT,TALU2 -S 0,150,250,150,20,*,RIGHT,TALU2 -S 0,900,250,900,20,nck,RIGHT,CALU2 -S 150,850,150,850,20,selw,LEFT,CALU2 -S 100,1150,100,1150,20,selr,LEFT,CALU2 -S 0,1970,250,1970,60,vss,LEFT,CALU1 -S 0,1470,250,1470,60,vdd,LEFT,CALU1 -S 0,1530,250,1530,60,vdd,LEFT,CALU1 -S 0,970,250,970,60,vss,RIGHT,CALU1 -S 0,1030,250,1030,60,vss,RIGHT,CALU1 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 0,530,250,530,60,vdd,RIGHT,CALU1 -S 0,30,250,30,60,vss,RIGHT,CALU1 -V 130,900,CONT_DIF_N,* -V 250,670,CONT_BODY_N,* -V 200,150,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 200,400,CONT_VIA,* -V 200,400,CONT_VIA2,* -V 200,600,CONT_VIA,* -V 200,600,CONT_VIA2,* -V 130,660,CONT_POLY,* -V 60,790,CONT_DIF_P,* -V 130,740,CONT_DIF_P,* -V 0,790,CONT_DIF_P,* -V 190,660,CONT_POLY,* -V 60,660,CONT_POLY,* -V 250,280,CONT_BODY_N,* -V 0,280,CONT_BODY_N,* -V 130,500,CONT_DIF_P,* -V 130,450,CONT_DIF_P,* -V 130,550,CONT_DIF_P,* -V 130,400,CONT_DIF_P,* -V 150,850,CONT_POLY,* -V 130,40,CONT_DIF_N,* -V 130,100,CONT_DIF_N,* -V 0,850,CONT_POLY,* -V 0,950,CONT_DIF_N,* -V 0,600,CONT_DIF_P,* -V 60,600,CONT_DIF_P,* -V 190,600,CONT_DIF_P,* -V 250,600,CONT_DIF_P,* -V 0,550,CONT_DIF_P,* -V 0,500,CONT_DIF_P,* -V 250,550,CONT_DIF_P,* -V 250,500,CONT_DIF_P,* -V 0,450,CONT_DIF_P,* -V 250,450,CONT_DIF_P,* -V 0,150,CONT_DIF_N,* -V 60,150,CONT_DIF_N,* -V 0,40,CONT_DIF_N,* -V 0,100,CONT_DIF_N,* -V 60,100,CONT_DIF_N,* -V 0,350,CONT_DIF_P,* -V 60,350,CONT_DIF_P,* -V 0,400,CONT_DIF_P,* -V 60,400,CONT_DIF_P,* -V 250,100,CONT_DIF_N,* -V 190,100,CONT_DIF_N,* -V 250,40,CONT_DIF_N,* -V 190,150,CONT_DIF_N,* -V 250,150,CONT_DIF_N,* -V 250,400,CONT_DIF_P,* -V 190,400,CONT_DIF_P,* -V 190,350,CONT_DIF_P,* -V 250,350,CONT_DIF_P,* -V 130,280,CONT_BODY_N,* -V 250,950,CONT_DIF_N,* -V 250,850,CONT_POLY,* -V 250,900,CONT_VIA,* -V 150,850,CONT_VIA,* -V 0,900,CONT_VIA,* -V 130,790,CONT_DIF_P,* -V 250,790,CONT_DIF_P,* -V 60,740,CONT_DIF_P,* -V 250,740,CONT_DIF_P,* -V 190,740,CONT_DIF_P,* -V 0,740,CONT_DIF_P,* -V 60,1850,CONT_VIA2,* -V 50,1600,CONT_VIA2,* -V 50,1400,CONT_VIA2,* -V 60,1850,CONT_VIA,* -V 50,1600,CONT_VIA,* -V 50,1400,CONT_VIA,* -V 130,1340,CONT_POLY,* -V 60,1210,CONT_DIF_P,* -V 0,1210,CONT_DIF_P,* -V 190,1340,CONT_POLY,* -V 60,1340,CONT_POLY,* -V 250,1720,CONT_BODY_N,* -V 0,1720,CONT_BODY_N,* -V 130,1500,CONT_DIF_P,* -V 130,1550,CONT_DIF_P,* -V 130,1450,CONT_DIF_P,* -V 130,1600,CONT_DIF_P,* -V 130,1960,CONT_DIF_N,* -V 130,1900,CONT_DIF_N,* -V 0,1050,CONT_DIF_N,* -V 0,1400,CONT_DIF_P,* -V 60,1400,CONT_DIF_P,* -V 190,1400,CONT_DIF_P,* -V 250,1400,CONT_DIF_P,* -V 0,1450,CONT_DIF_P,* -V 0,1500,CONT_DIF_P,* -V 250,1450,CONT_DIF_P,* -V 250,1500,CONT_DIF_P,* -V 0,1550,CONT_DIF_P,* -V 250,1550,CONT_DIF_P,* -V 0,1850,CONT_DIF_N,* -V 60,1850,CONT_DIF_N,* -V 0,1960,CONT_DIF_N,* -V 0,1900,CONT_DIF_N,* -V 60,1900,CONT_DIF_N,* -V 0,1650,CONT_DIF_P,* -V 60,1650,CONT_DIF_P,* -V 0,1600,CONT_DIF_P,* -V 60,1600,CONT_DIF_P,* -V 250,1900,CONT_DIF_N,* -V 190,1900,CONT_DIF_N,* -V 250,1960,CONT_DIF_N,* -V 190,1850,CONT_DIF_N,* -V 250,1850,CONT_DIF_N,* -V 250,1600,CONT_DIF_P,* -V 190,1600,CONT_DIF_P,* -V 190,1650,CONT_DIF_P,* -V 250,1650,CONT_DIF_P,* -V 130,1720,CONT_BODY_N,* -V 60,1260,CONT_DIF_P,* -V 0,1260,CONT_DIF_P,* -V 100,1150,CONT_VIA,* -V 100,1150,CONT_POLY,* -V 60,1100,CONT_DIF_N,* -V 120,1050,CONT_DIF_N,* -V 250,1050,CONT_DIF_N,* -V 190,1030,CONT_BODY_P,* -V 60,1030,CONT_BODY_P,* -V 190,1210,CONT_DIF_P,* -V 130,1260,CONT_DIF_P,* -V 190,1100,CONT_DIF_N,* -V 250,1210,CONT_DIF_P,* -V 250,1260,CONT_DIF_P,* -V 250,1100,CONT_DIF_N,* -V 0,1100,CONT_DIF_N,* -V 250,1330,CONT_BODY_N,* -V 0,1330,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_mid_buf_4.vbe b/alliance/share/cells/rflib/rf_mid_buf_4.vbe deleted file mode 100644 index 18cc9b4d..00000000 --- a/alliance/share/cells/rflib/rf_mid_buf_4.vbe +++ /dev/null @@ -1,23 +0,0 @@ -ENTITY rf_mid_buf_4 IS -PORT ( - selr : in BIT; - selw : in BIT; - nck : in BIT; - read : out BIT; - write : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_mid_buf_4; - -ARCHITECTURE VBE OF rf_mid_buf_4 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_mid_buf_4" - SEVERITY WARNING; - - read <= selr; - write <= selw and nck; - -END; diff --git a/alliance/share/cells/rflib/rf_mid_mem.ap b/alliance/share/cells/rflib/rf_mid_mem.ap deleted file mode 100644 index 0e7ed189..00000000 --- a/alliance/share/cells/rflib/rf_mid_mem.ap +++ /dev/null @@ -1,87 +0,0 @@ -V ALLIANCE : 6 -H rf_mid_mem,P,13/11/2000,10 -A 0,0,250,500 -S 200,150,250,150,20,*,RIGHT,TALU2 -S 50,300,50,300,20,read,LEFT,CALU3 -S 200,150,200,150,20,write,LEFT,CALU3 -S 190,150,220,150,30,*,RIGHT,POLY -S 220,50,220,140,10,*,UP,NTRANS -S 250,70,250,120,30,*,DOWN,NDIF -S 200,200,200,400,10,latch,DOWN,ALU1 -S 150,200,200,200,10,latch,LEFT,ALU1 -S 130,160,130,180,40,*,DOWN,NDIF -S 160,220,160,270,100,*,DOWN,NDIF -S 220,200,220,290,10,*,UP,NTRANS -S 0,230,50,230,20,*,RIGHT,ALU1 -S 100,250,150,250,10,*,RIGHT,ALU1 -S 30,280,100,280,10,*,RIGHT,ALU1 -S 100,250,100,280,10,*,DOWN,ALU1 -S 30,220,30,270,80,*,DOWN,NDIF -S 90,290,90,340,10,*,DOWN,POLY -S 90,200,90,290,10,*,UP,NTRANS -S 150,100,150,200,10,latch,UP,ALU1 -S 60,330,90,330,30,*,RIGHT,POLY -S 50,200,90,200,10,*,RIGHT,POLY -S 30,280,30,400,10,*,DOWN,ALU1 -S 0,30,0,230,20,*,UP,ALU1 -S 110,100,150,100,20,*,RIGHT,ALU1 -S 90,70,100,70,10,*,LEFT,POLY -S 100,70,100,110,10,*,DOWN,POLY -S 0,160,0,270,30,*,UP,NDIF -S 30,70,90,70,10,*,RIGHT,NTRANS -S 150,290,220,290,10,*,RIGHT,POLY -S 120,360,200,360,10,*,RIGHT,POLY -S 0,430,250,430,160,*,RIGHT,NWELL -S 250,220,250,270,30,*,UP,NDIF -S 60,100,60,140,20,*,DOWN,ALU1 -S 60,480,160,480,10,*,RIGHT,POLY -S 160,470,160,480,10,*,DOWN,POLY -S 100,450,140,450,30,*,RIGHT,PDIF -S 170,420,170,470,30,*,UP,PTRANS -S 200,420,220,420,70,*,RIGHT,PDIF -S 80,330,80,390,10,*,DOWN,ALU1 -S 80,390,150,390,10,*,RIGHT,ALU1 -S 120,360,120,420,10,*,DOWN,PTRANS -S 30,360,30,460,30,*,UP,PDIF -S 90,360,90,460,30,*,UP,PDIF -S 60,340,60,480,10,*,UP,PTRANS -S 20,160,20,180,20,*,DOWN,NDIF -S 70,150,70,200,50,*,UP,NTRANS -S 50,300,150,300,20,*,RIGHT,ALU2 -S 150,80,150,180,30,*,DOWN,NDIF -S 160,80,160,180,30,*,DOWN,NDIF -S 180,80,180,120,50,*,DOWN,NDIF -S 190,70,190,120,30,*,UP,NDIF -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 250,100,250,100,20,dinx,LEFT,CALU2 -S 50,300,150,300,20,ck,RIGHT,TALU2 -S 250,250,250,250,20,rbus,LEFT,CALU2 -V 200,150,CONT_VIA,* -V 200,150,CONT_VIA2,* -V 200,150,CONT_POLY,* -V 200,500,CONT_BODY_N,* -V 250,250,CONT_DIF_N,* -V 50,230,CONT_DIF_N,* -V 150,250,CONT_DIF_N,* -V 80,330,CONT_POLY,* -V 0,230,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 60,40,CONT_DIF_N,* -V 110,100,CONT_POLY,* -V 150,300,CONT_POLY,* -V 200,350,CONT_POLY,* -V 60,100,CONT_DIF_N,* -V 60,140,CONT_POLY,* -V 250,100,CONT_DIF_N,* -V 210,400,CONT_DIF_P,* -V 150,390,CONT_DIF_P,* -V 90,450,CONT_DIF_P,* -V 30,400,CONT_DIF_P,* -V 0,170,CONT_DIF_N,* -V 150,300,CONT_VIA,* -V 50,300,CONT_VIA2,* -V 250,100,CONT_VIA,* -V 250,250,CONT_VIA,* -V 120,30,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/rflib/rf_mid_mem.vbe b/alliance/share/cells/rflib/rf_mid_mem.vbe deleted file mode 100644 index abe96394..00000000 --- a/alliance/share/cells/rflib/rf_mid_mem.vbe +++ /dev/null @@ -1,30 +0,0 @@ -ENTITY rf_mid_mem IS -PORT ( - dinx : in BIT; - write : in BIT; - read : in BIT; - rbus : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END rf_mid_mem; - -ARCHITECTURE VBE OF rf_mid_mem IS - SIGNAL latch : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_mid_mem" - SEVERITY WARNING; - - label0 : BLOCK (write = '1') - BEGIN - latch <= GUARDED dinx; - END BLOCK label0; - - label1 : BLOCK (read = '1') - BEGIN - rbus <= GUARDED latch; - END BLOCK label1; - -END; diff --git a/alliance/share/cells/rflib/rf_mid_mem_r0.ap b/alliance/share/cells/rflib/rf_mid_mem_r0.ap deleted file mode 100644 index c2e99907..00000000 --- a/alliance/share/cells/rflib/rf_mid_mem_r0.ap +++ /dev/null @@ -1,30 +0,0 @@ -V ALLIANCE : 6 -H rf_mid_mem_r0,P,13/11/2000,10 -A 0,0,250,500 -S 200,150,250,150,20,*,RIGHT,TALU2 -S 250,250,250,250,20,rbus,LEFT,CALU2 -S 50,300,150,300,20,ck,RIGHT,TALU2 -S 250,100,250,100,20,dinx,LEFT,CALU2 -S 0,470,250,470,60,vdd,RIGHT,CALU1 -S 0,30,250,30,60,vss,RIGHT,CALU1 -S 50,300,150,300,20,*,RIGHT,ALU2 -S 250,220,250,270,30,*,UP,NDIF -S 0,430,250,430,160,*,RIGHT,NWELL -S 150,290,220,290,10,*,RIGHT,POLY -S 0,160,0,270,30,*,UP,NDIF -S 0,30,0,230,20,*,UP,ALU1 -S 220,200,220,290,10,*,UP,NTRANS -S 200,150,200,150,20,write,LEFT,CALU3 -S 50,300,50,300,20,read,LEFT,CALU3 -S 190,220,190,270,30,*,UP,NDIF -S 0,230,190,230,20,*,RIGHT,ALU1 -V 250,250,CONT_VIA,* -V 50,300,CONT_VIA2,* -V 150,300,CONT_VIA,* -V 0,170,CONT_DIF_N,* -V 150,300,CONT_POLY,* -V 0,230,CONT_DIF_N,* -V 250,250,CONT_DIF_N,* -V 200,500,CONT_BODY_N,* -V 190,230,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/rflib/rf_mid_mem_r0.vbe b/alliance/share/cells/rflib/rf_mid_mem_r0.vbe deleted file mode 100644 index 71c03d0e..00000000 --- a/alliance/share/cells/rflib/rf_mid_mem_r0.vbe +++ /dev/null @@ -1,25 +0,0 @@ -ENTITY rf_mid_mem_r0 IS -PORT ( - dinx : in BIT; - write : in BIT; - read : in BIT; - rbus : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END rf_mid_mem_r0; - -ARCHITECTURE VBE OF rf_mid_mem_r0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_mid_mem_r0" - SEVERITY WARNING; - - label1 : BLOCK (read = '1') - BEGIN - rbus <= GUARDED '0'; - END BLOCK label1; - - -END; diff --git a/alliance/share/cells/rflib/rf_out_buf_2.ap b/alliance/share/cells/rflib/rf_out_buf_2.ap deleted file mode 100644 index aeadedee..00000000 --- a/alliance/share/cells/rflib/rf_out_buf_2.ap +++ /dev/null @@ -1,79 +0,0 @@ -V ALLIANCE : 6 -H rf_out_buf_2,P,13/ 3/2001,10 -A 0,0,550,1000 -S 290,30,290,150,20,*,DOWN,ALU1 -S 150,650,150,900,20,*,DOWN,ALU1 -S 150,900,150,900,20,nck,LEFT,CALU2 -S 0,970,550,970,60,vss,RIGHT,CALU1 -S 0,30,550,30,60,vss,RIGHT,CALU1 -S 0,530,550,530,60,vdd,RIGHT,CALU1 -S 0,470,550,470,60,vdd,RIGHT,CALU1 -S -20,390,430,390,260,*,LEFT,NWELL -S -20,650,430,650,320,*,LEFT,NWELL -S 0,390,550,390,240,*,LEFT,NWELL -S 0,610,550,610,240,*,LEFT,NWELL -S 210,280,210,670,20,*,UP,ALU1 -S 90,280,90,670,20,*,UP,ALU1 -S 150,100,150,400,20,*,UP,ALU1 -S 90,40,90,150,20,*,UP,ALU1 -S 210,40,210,150,20,*,UP,ALU1 -S 120,210,180,210,30,*,RIGHT,POLY -S 120,650,180,650,30,*,RIGHT,POLY -S 180,200,180,310,10,*,UP,POLY -S 120,200,120,310,10,*,UP,POLY -S 210,30,210,180,30,*,UP,NDIF -S 150,30,150,180,30,*,UP,NDIF -S 90,30,90,180,30,*,UP,NDIF -S 180,10,180,200,10,*,DOWN,NTRANS -S 120,10,120,200,10,*,UP,NTRANS -S 120,310,120,640,10,*,UP,PTRANS -S 150,330,150,620,30,*,UP,PDIF -S 180,310,180,640,10,*,UP,PTRANS -S 90,330,90,620,30,*,UP,PDIF -S 210,330,210,620,30,*,UP,PDIF -S 150,150,150,600,20,xcks,UP,CALU3 -S 100,150,200,150,20,*,RIGHT,TALU2 -S 100,400,200,400,20,*,RIGHT,TALU2 -S 100,600,200,600,20,*,RIGHT,TALU2 -V 290,30,CONT_BODY_P,* -V 290,150,CONT_BODY_P,* -V 290,90,CONT_BODY_P,* -V 150,900,CONT_VIA,* -V 220,970,CONT_BODY_P,* -V 280,970,CONT_BODY_P,* -V 90,100,CONT_DIF_N,* -V 210,150,CONT_DIF_N,* -V 210,40,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 90,40,CONT_DIF_N,* -V 90,350,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,450,CONT_DIF_P,* -V 90,500,CONT_DIF_P,* -V 90,550,CONT_DIF_P,* -V 90,600,CONT_DIF_P,* -V 90,670,CONT_BODY_N,* -V 210,670,CONT_BODY_N,* -V 210,280,CONT_BODY_N,* -V 210,350,CONT_DIF_P,* -V 210,450,CONT_DIF_P,* -V 90,280,CONT_BODY_N,* -V 150,600,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,350,CONT_DIF_P,* -V 210,550,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 150,600,CONT_VIA2,* -V 150,600,CONT_VIA,* -V 150,400,CONT_VIA2,* -V 150,400,CONT_VIA,* -V 150,150,CONT_VIA2,* -V 150,150,CONT_VIA,* -V 290,470,CONT_BODY_N,* -V 290,530,CONT_BODY_N,* -V 150,650,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_out_buf_2.vbe b/alliance/share/cells/rflib/rf_out_buf_2.vbe deleted file mode 100644 index 6262aed7..00000000 --- a/alliance/share/cells/rflib/rf_out_buf_2.vbe +++ /dev/null @@ -1,19 +0,0 @@ -ENTITY rf_out_buf_2 IS -PORT ( - nck : in BIT; - xcks : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_out_buf_2; - -ARCHITECTURE VBE OF rf_out_buf_2 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_out_buf_2" - SEVERITY WARNING; - - xcks <= not nck; - -END; diff --git a/alliance/share/cells/rflib/rf_out_buf_4.ap b/alliance/share/cells/rflib/rf_out_buf_4.ap deleted file mode 100644 index 6287401e..00000000 --- a/alliance/share/cells/rflib/rf_out_buf_4.ap +++ /dev/null @@ -1,156 +0,0 @@ -V ALLIANCE : 6 -H rf_out_buf_4,P,14/11/2000,10 -A 0,0,550,2000 -S 100,1850,200,1850,20,*,RIGHT,TALU2 -S 100,1600,200,1600,20,*,RIGHT,TALU2 -S 100,1400,200,1400,20,*,RIGHT,TALU2 -S 100,600,200,600,20,*,RIGHT,TALU2 -S 100,400,200,400,20,*,RIGHT,TALU2 -S 100,150,200,150,20,*,RIGHT,TALU2 -S 450,0,450,2000,120,vdd,UP,CALU3 -S 0,30,550,30,60,vss,RIGHT,CALU1 -S 0,530,550,530,60,vdd,RIGHT,CALU1 -S 0,470,550,470,60,vdd,RIGHT,CALU1 -S 0,1530,550,1530,60,vdd,LEFT,CALU1 -S 0,1470,550,1470,60,vdd,LEFT,CALU1 -S 0,1970,550,1970,60,vss,LEFT,CALU1 -S 0,1030,550,1030,60,vss,LEFT,CALU1 -S 0,970,550,970,60,vss,LEFT,CALU1 -S 0,1390,550,1390,240,*,RIGHT,NWELL -S 0,1610,550,1610,240,*,RIGHT,NWELL -S -20,1350,430,1350,320,*,RIGHT,NWELL -S -20,1610,430,1610,260,*,RIGHT,NWELL -S 0,610,550,610,240,*,LEFT,NWELL -S 0,390,550,390,240,*,LEFT,NWELL -S -20,650,430,650,320,*,LEFT,NWELL -S -20,390,430,390,260,*,LEFT,NWELL -S 150,150,150,1850,20,xcks,DOWN,CALU3 -S 150,900,150,900,20,nck,LEFT,CALU2 -S 150,1600,150,1900,20,*,UP,ALU1 -S 90,1850,90,1960,20,*,UP,ALU1 -S 210,1330,210,1720,20,*,UP,ALU1 -S 90,1330,90,1720,20,*,UP,ALU1 -S 210,1850,210,1960,20,*,UP,ALU1 -S 120,1690,120,1800,10,*,UP,POLY -S 120,1790,180,1790,10,*,LEFT,POLY -S 180,1690,180,1800,10,*,UP,POLY -S 150,1820,150,1970,30,*,UP,NDIF -S 90,1820,90,1970,30,*,UP,NDIF -S 210,1820,210,1970,30,*,UP,NDIF -S 120,1800,120,1990,10,*,UP,NTRANS -S 180,1800,180,1990,10,*,DOWN,NTRANS -S 150,1380,150,1670,30,*,UP,PDIF -S 120,1360,120,1690,10,*,UP,PTRANS -S 90,1380,90,1670,30,*,UP,PDIF -S 180,1360,180,1690,10,*,UP,PTRANS -S 210,1380,210,1670,30,*,UP,PDIF -S 280,1850,280,1970,20,*,DOWN,ALU1 -S 120,640,120,1360,10,*,UP,POLY -S 180,640,180,1360,10,*,UP,POLY -S 120,900,180,900,30,*,RIGHT,POLY -S 90,40,90,150,20,*,UP,ALU1 -S 150,100,150,400,20,*,UP,ALU1 -S 210,280,210,670,20,*,UP,ALU1 -S 90,280,90,670,20,*,UP,ALU1 -S 180,200,180,310,10,*,UP,POLY -S 120,200,120,310,10,*,UP,POLY -S 120,210,180,210,10,*,RIGHT,POLY -S 90,30,90,180,30,*,UP,NDIF -S 150,30,150,180,30,*,UP,NDIF -S 120,10,120,200,10,*,UP,NTRANS -S 180,10,180,200,10,*,DOWN,NTRANS -S 90,330,90,620,30,*,UP,PDIF -S 180,310,180,640,10,*,UP,PTRANS -S 150,330,150,620,30,*,UP,PDIF -S 120,310,120,640,10,*,UP,PTRANS -S 210,330,210,620,30,*,UP,PDIF -S 270,30,270,150,20,*,DOWN,ALU1 -S 210,40,210,150,20,*,UP,ALU1 -S 210,30,210,180,30,*,UP,NDIF -S 400,500,500,500,20,*,RIGHT,TALU2 -S 400,1500,500,1500,20,*,RIGHT,TALU2 -B 450,1500,120,20,CONT_VIA,* -B 450,1500,120,20,CONT_VIA2,* -B 450,500,120,20,CONT_VIA2,* -B 450,500,120,20,CONT_VIA,* -V 460,1030,CONT_BODY_P,* -V 460,970,CONT_BODY_P,* -V 150,900,CONT_VIA,* -V 150,900,CONT_POLY,* -V 90,1900,CONT_DIF_N,* -V 90,1960,CONT_DIF_N,* -V 90,1850,CONT_DIF_N,* -V 150,1900,CONT_DIF_N,* -V 150,1850,CONT_DIF_N,* -V 210,1960,CONT_DIF_N,* -V 210,1900,CONT_DIF_N,* -V 210,1850,CONT_DIF_N,* -V 150,1600,CONT_DIF_P,* -V 150,1400,CONT_DIF_P,* -V 90,1720,CONT_BODY_N,* -V 90,1400,CONT_DIF_P,* -V 90,1450,CONT_DIF_P,* -V 90,1500,CONT_DIF_P,* -V 90,1550,CONT_DIF_P,* -V 90,1600,CONT_DIF_P,* -V 90,1650,CONT_DIF_P,* -V 150,1650,CONT_DIF_P,* -V 90,1330,CONT_BODY_N,* -V 210,1330,CONT_BODY_N,* -V 210,1650,CONT_DIF_P,* -V 210,1600,CONT_DIF_P,* -V 210,1550,CONT_DIF_P,* -V 210,1500,CONT_DIF_P,* -V 210,1450,CONT_DIF_P,* -V 210,1400,CONT_DIF_P,* -V 210,1720,CONT_BODY_N,* -V 280,1970,CONT_BODY_P,* -V 280,1850,CONT_BODY_P,* -V 280,1910,CONT_BODY_P,* -V 270,1530,CONT_BODY_N,* -V 270,1470,CONT_BODY_N,* -V 150,1850,CONT_VIA2,* -V 150,1850,CONT_VIA,* -V 150,1600,CONT_VIA2,* -V 150,1600,CONT_VIA,* -V 150,1400,CONT_VIA2,* -V 150,1400,CONT_VIA,* -V 90,100,CONT_DIF_N,* -V 90,40,CONT_DIF_N,* -V 90,150,CONT_DIF_N,* -V 150,100,CONT_DIF_N,* -V 150,150,CONT_DIF_N,* -V 150,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 150,600,CONT_DIF_P,* -V 90,280,CONT_BODY_N,* -V 90,600,CONT_DIF_P,* -V 90,550,CONT_DIF_P,* -V 90,500,CONT_DIF_P,* -V 90,450,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 90,350,CONT_DIF_P,* -V 90,670,CONT_BODY_N,* -V 210,280,CONT_BODY_N,* -V 210,670,CONT_BODY_N,* -V 210,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 210,450,CONT_DIF_P,* -V 210,500,CONT_DIF_P,* -V 210,550,CONT_DIF_P,* -V 210,600,CONT_DIF_P,* -V 270,530,CONT_BODY_N,* -V 270,470,CONT_BODY_N,* -V 270,90,CONT_BODY_P,* -V 270,150,CONT_BODY_P,* -V 270,30,CONT_BODY_P,* -V 210,150,CONT_DIF_N,* -V 210,40,CONT_DIF_N,* -V 210,100,CONT_DIF_N,* -V 150,600,CONT_VIA2,* -V 150,600,CONT_VIA,* -V 150,400,CONT_VIA2,* -V 150,400,CONT_VIA,* -V 150,150,CONT_VIA2,* -V 150,150,CONT_VIA,* -EOF diff --git a/alliance/share/cells/rflib/rf_out_buf_4.vbe b/alliance/share/cells/rflib/rf_out_buf_4.vbe deleted file mode 100644 index 868f2527..00000000 --- a/alliance/share/cells/rflib/rf_out_buf_4.vbe +++ /dev/null @@ -1,19 +0,0 @@ -ENTITY rf_out_buf_4 IS -PORT ( - nck : in BIT; - xcks : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_out_buf_4; - -ARCHITECTURE VBE OF rf_out_buf_4 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_out_buf_4" - SEVERITY WARNING; - - xcks <= not nck; - -END; diff --git a/alliance/share/cells/rflib/rf_out_mem.ap b/alliance/share/cells/rflib/rf_out_mem.ap deleted file mode 100644 index 31fb0579..00000000 --- a/alliance/share/cells/rflib/rf_out_mem.ap +++ /dev/null @@ -1,140 +0,0 @@ -V ALLIANCE : 6 -H rf_out_mem,P,14/ 6/2001,10 -A 0,0,550,500 -R 450,400,ref_ref,dataout_40 -R 450,350,ref_ref,dataout_35 -R 450,300,ref_ref,dataout_30 -R 450,250,ref_ref,dataout_25 -R 450,200,ref_ref,dataout_20 -R 450,150,ref_ref,dataout_15 -R 450,100,ref_ref,dataout_10 -S 150,250,250,250,20,*,RIGHT,TALU2 -S 150,310,150,470,30,*,UP,PDIF -S 210,310,210,420,30,*,UP,PDIF -S 180,290,180,440,10,*,UP,PTRANS -S 180,210,180,290,10,*,DOWN,POLY -S 450,100,450,400,20,dataout,DOWN,CALU1 -S 0,470,550,470,60,vdd,LEFT,CALU1 -S 0,30,550,30,60,vss,RIGHT,CALU1 -S 390,300,390,450,20,*,DOWN,ALU1 -S 390,50,390,150,20,*,UP,ALU1 -S 510,300,510,450,20,*,UP,ALU1 -S 510,50,510,150,20,*,UP,ALU1 -S 420,190,420,260,10,*,DOWN,POLY -S 480,190,480,260,10,*,DOWN,POLY -S 510,280,510,470,30,*,UP,PDIF -S 10,410,60,410,30,*,RIGHT,PTRANS -S 450,280,450,470,30,*,UP,PDIF -S 420,260,420,490,10,*,UP,PTRANS -S 90,380,90,470,30,*,UP,PDIF -S 390,280,390,470,30,*,UP,PDIF -S 120,360,120,490,10,*,UP,PTRANS -S 480,260,480,490,10,*,UP,PTRANS -S 480,60,480,190,10,*,UP,NTRANS -S 510,40,510,170,30,*,UP,NDIF -S 420,60,420,190,10,*,UP,NTRANS -S 450,80,450,170,30,*,UP,NDIF -S 0,430,550,430,160,*,RIGHT,NWELL -S 60,340,60,420,10,*,DOWN,POLY -S 60,350,90,350,30,*,RIGHT,POLY -S 330,250,400,250,10,*,RIGHT,ALU1 -S 390,250,480,250,30,*,RIGHT,POLY -S 110,390,550,390,240,*,LEFT,NWELL -S 360,290,360,390,10,*,UP,PTRANS -S 330,310,330,370,30,*,UP,PDIF -S 270,230,360,230,10,*,RIGHT,POLY -S 360,210,360,290,10,*,DOWN,POLY -S 360,110,360,210,10,*,UP,NTRANS -S 330,130,330,190,30,*,UP,NDIF -S 390,40,390,190,30,*,UP,NDIF -S 300,400,330,400,30,*,RIGHT,POLY -S 250,400,300,400,30,*,RIGHT,PTRANS -S 50,250,50,250,20,rbus,LEFT,CALU2 -S 30,300,50,300,20,*,LEFT,ALU1 -S 30,300,30,370,20,*,UP,ALU1 -S 250,80,300,80,40,*,RIGHT,NTRANS -S 240,120,240,210,10,*,UP,NTRANS -S 270,120,270,190,30,*,UP,NDIF -S 210,150,210,190,30,*,UP,NDIF -S 180,120,180,210,10,*,UP,NTRANS -S 330,100,330,400,10,*,DOWN,ALU1 -S 150,250,230,250,20,*,RIGHT,ALU2 -S 240,210,240,250,10,*,DOWN,POLY -S 150,30,150,190,30,*,UP,NDIF -S 300,80,330,80,40,*,RIGHT,POLY -S 150,250,150,250,20,xcks,LEFT,CALU3 -S 150,400,150,450,20,*,UP,ALU1 -S 150,50,150,100,20,*,DOWN,ALU1 -S 210,350,210,400,10,*,UP,ALU1 -S 150,350,210,350,10,*,LEFT,ALU1 -S 150,150,150,350,10,*,UP,ALU1 -S 150,150,210,150,10,*,RIGHT,ALU1 -S 100,260,180,260,10,*,RIGHT,POLY -S 50,200,50,300,20,*,UP,ALU1 -S 50,210,120,210,10,*,RIGHT,POLY -S 120,80,120,210,10,*,UP,NTRANS -S 90,100,90,190,30,*,UP,NDIF -S 50,310,120,310,10,*,RIGHT,POLY -S 120,310,120,360,10,*,DOWN,POLY -S 80,350,100,350,20,*,RIGHT,ALU1 -S 100,150,100,350,10,*,UP,ALU1 -S 90,350,90,400,10,*,DOWN,ALU1 -S 270,150,280,150,20,*,RIGHT,ALU1 -S 280,150,280,350,10,*,DOWN,ALU1 -S 270,350,280,350,10,*,LEFT,ALU1 -S 270,350,270,360,10,*,UP,ALU1 -V 270,440,CONT_DIF_P,* -V 330,30,CONT_BODY_P,* -V 450,30,CONT_BODY_P,* -V 210,470,CONT_BODY_N,* -V 390,300,CONT_DIF_P,* -V 510,350,CONT_DIF_P,* -V 210,400,CONT_DIF_P,* -V 510,400,CONT_DIF_P,* -V 390,350,CONT_DIF_P,* -V 390,400,CONT_DIF_P,* -V 30,370,CONT_DIF_P,* -V 510,300,CONT_DIF_P,* -V 150,450,CONT_DIF_P,* -V 390,450,CONT_DIF_P,* -V 510,450,CONT_DIF_P,* -V 450,400,CONT_DIF_P,* -V 30,450,CONT_DIF_P,* -V 90,400,CONT_DIF_P,* -V 210,350,CONT_DIF_P,* -V 330,350,CONT_DIF_P,* -V 450,300,CONT_DIF_P,* -V 450,350,CONT_DIF_P,* -V 150,400,CONT_DIF_P,* -V 390,150,CONT_DIF_N,* -V 510,150,CONT_DIF_N,* -V 330,150,CONT_DIF_N,* -V 510,50,CONT_DIF_N,* -V 390,100,CONT_DIF_N,* -V 450,100,CONT_DIF_N,* -V 450,150,CONT_DIF_N,* -V 390,50,CONT_DIF_N,* -V 510,100,CONT_DIF_N,* -V 80,350,CONT_POLY,* -V 330,470,CONT_BODY_N,* -V 400,250,CONT_POLY,* -V 270,360,CONT_DIF_P,* -V 320,400,CONT_POLY,* -V 50,250,CONT_VIA,* -V 50,300,CONT_POLY,* -V 270,30,CONT_DIF_N,* -V 270,150,CONT_DIF_N,* -V 280,230,CONT_POLY,* -V 210,150,CONT_DIF_N,* -V 320,100,CONT_POLY,* -V 150,250,CONT_VIA2,* -V 230,250,CONT_POLY,* -V 230,250,CONT_VIA,* -V 210,30,CONT_BODY_P,* -V 150,100,CONT_DIF_N,* -V 150,50,CONT_DIF_N,* -V 50,200,CONT_POLY,* -V 90,150,CONT_DIF_N,* -V 90,30,CONT_BODY_P,* -V 100,260,CONT_POLY,* -EOF diff --git a/alliance/share/cells/rflib/rf_out_mem.vbe b/alliance/share/cells/rflib/rf_out_mem.vbe deleted file mode 100644 index 86cd1067..00000000 --- a/alliance/share/cells/rflib/rf_out_mem.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY rf_out_mem IS -PORT ( - rbus : in BIT; - xcks : in BIT; - dataout : out BIT; - vdd : in BIT; - vss : in BIT -); -END rf_out_mem; - -ARCHITECTURE VBE OF rf_out_mem IS - SIGNAL latch : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rf_out_mem" - SEVERITY WARNING; - - label0 : BLOCK (xcks = '1') - BEGIN - latch <= GUARDED rbus; - END BLOCK label0; - - dataout <= latch; - -END; diff --git a/alliance/share/cells/rflib/rflib.lef b/alliance/share/cells/rflib/rflib.lef deleted file mode 100644 index a2bd4347..00000000 --- a/alliance/share/cells/rflib/rflib.lef +++ /dev/null @@ -1,2508 +0,0 @@ - -MACRO rf_dec_bufad0 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION INOUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END nq - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 24.00 29.00 26.00 31.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END rf_dec_bufad0 - - -MACRO rf_dec_bufad1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION INOUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END nq - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 19.00 19.00 31.00 21.00 ; - END -END rf_dec_bufad1 - - -MACRO rf_dec_bufad2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq0 - DIRECTION INOUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END nq0 - PIN nq1 - DIRECTION INOUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END nq1 - PIN q0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END q0 - PIN q1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 19.00 46.00 21.00 ; - END - END q1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 19.00 19.00 46.00 21.00 ; - END -END rf_dec_bufad2 - - -MACRO rf_dec_nand2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 19.00 19.00 36.00 21.00 ; - END -END rf_dec_nand2 - - -MACRO rf_dec_nand3 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 29.00 19.00 36.00 21.00 ; - RECT 19.00 19.00 41.00 21.00 ; - END -END rf_dec_nand3 - - -MACRO rf_dec_nand4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i0 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 14.00 19.00 41.00 21.00 ; - RECT 29.00 19.00 36.00 21.00 ; - END -END rf_dec_nand4 - - -MACRO rf_dec_nao3 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 34.00 21.00 36.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 39.00 11.00 41.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 19.00 11.00 21.00 ; - END -END rf_dec_nao3 - - -MACRO rf_dec_nbuf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 9.00 21.00 11.00 ; - RECT 14.00 9.00 16.00 11.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - END -END rf_dec_nbuf - - -MACRO rf_dec_nor3 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 39.00 11.00 41.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 19.00 11.00 21.00 ; - END -END rf_dec_nor3 - - -MACRO rf_fifo_buf - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN xcks - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END xcks - PIN xckm - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END xckm - PIN nw - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 89.00 26.00 91.00 ; - RECT 24.00 84.00 26.00 86.00 ; - RECT 24.00 79.00 26.00 81.00 ; - RECT 24.00 74.00 26.00 76.00 ; - RECT 24.00 69.00 26.00 71.00 ; - RECT 24.00 64.00 26.00 66.00 ; - RECT 24.00 59.00 26.00 61.00 ; - END - END nw - PIN nr - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 89.00 6.00 91.00 ; - RECT 4.00 84.00 6.00 86.00 ; - RECT 4.00 79.00 6.00 81.00 ; - RECT 4.00 74.00 6.00 76.00 ; - RECT 4.00 69.00 6.00 71.00 ; - RECT 4.00 64.00 6.00 66.00 ; - RECT 4.00 59.00 6.00 61.00 ; - END - END nr - PIN xreset - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END xreset - PIN nreset - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 44.00 59.00 46.00 61.00 ; - RECT 44.00 54.00 46.00 56.00 ; - RECT 44.00 49.00 46.00 51.00 ; - RECT 44.00 44.00 46.00 46.00 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - END - END nreset - PIN w - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 74.00 31.00 76.00 ; - END - END w - PIN r - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 84.00 11.00 86.00 ; - END - END r - PIN ckm - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END ckm - PIN cks - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 39.00 21.00 41.00 ; - END - END cks - PIN reset - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 39.00 79.00 41.00 81.00 ; - END - END reset - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 47.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 47.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - RECT 1.50 59.00 48.50 91.00 ; - LAYER L_ALU2 ; - RECT 44.00 59.00 51.00 61.00 ; - RECT 44.00 24.00 51.00 26.00 ; - END -END rf_fifo_buf - - -MACRO rf_fifo_clock - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN cks - DIRECTION INOUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 79.00 31.00 81.00 ; - RECT 29.00 74.00 31.00 76.00 ; - RECT 29.00 69.00 31.00 71.00 ; - RECT 29.00 64.00 31.00 66.00 ; - RECT 29.00 59.00 31.00 61.00 ; - RECT 29.00 54.00 31.00 56.00 ; - RECT 29.00 49.00 31.00 51.00 ; - RECT 29.00 44.00 31.00 46.00 ; - RECT 29.00 39.00 31.00 41.00 ; - END - END cks - PIN ckm - DIRECTION INOUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 84.00 21.00 86.00 ; - RECT 19.00 79.00 21.00 81.00 ; - RECT 19.00 74.00 21.00 76.00 ; - RECT 19.00 69.00 21.00 71.00 ; - RECT 19.00 64.00 21.00 66.00 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - END - END ckm - PIN ckok - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 89.00 11.00 91.00 ; - RECT 9.00 84.00 11.00 86.00 ; - RECT 9.00 79.00 11.00 81.00 ; - RECT 9.00 74.00 11.00 76.00 ; - RECT 9.00 69.00 11.00 71.00 ; - RECT 9.00 64.00 11.00 66.00 ; - RECT 9.00 59.00 11.00 61.00 ; - END - END ckok - PIN wok - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 79.00 6.00 81.00 ; - RECT 4.00 74.00 6.00 76.00 ; - RECT 4.00 69.00 6.00 71.00 ; - RECT 4.00 64.00 6.00 66.00 ; - END - END wok - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 49.00 69.00 51.00 71.00 ; - RECT 49.00 64.00 51.00 66.00 ; - RECT 49.00 59.00 51.00 61.00 ; - RECT 49.00 54.00 51.00 56.00 ; - RECT 49.00 49.00 51.00 51.00 ; - RECT 49.00 44.00 51.00 46.00 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - LAYER L_ALU2 ; - RECT 49.00 69.00 51.00 71.00 ; - RECT 44.00 69.00 46.00 71.00 ; - RECT 39.00 69.00 41.00 71.00 ; - RECT 34.00 69.00 36.00 71.00 ; - RECT 29.00 69.00 31.00 71.00 ; - RECT 24.00 69.00 26.00 71.00 ; - RECT 19.00 69.00 21.00 71.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 47.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 47.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - RECT 1.50 59.00 48.50 91.00 ; - LAYER L_ALU2 ; - RECT 19.00 84.00 36.00 86.00 ; - RECT 14.00 39.00 21.00 41.00 ; - RECT 9.00 24.00 51.00 26.00 ; - RECT 24.00 39.00 31.00 41.00 ; - RECT 29.00 19.00 41.00 21.00 ; - RECT 9.00 24.00 36.00 26.00 ; - RECT 34.00 59.00 41.00 61.00 ; - RECT 29.00 79.00 46.00 81.00 ; - RECT 9.00 84.00 36.00 86.00 ; - RECT 29.00 19.00 41.00 21.00 ; - RECT 9.00 39.00 46.00 41.00 ; - LAYER L_ALU3 ; - RECT 39.00 19.00 41.00 61.00 ; - RECT 34.00 24.00 36.00 61.00 ; - RECT 44.00 39.00 46.00 81.00 ; - RECT 44.00 39.00 46.00 81.00 ; - RECT 34.00 24.00 36.00 61.00 ; - RECT 39.00 19.00 41.00 61.00 ; - END -END rf_fifo_clock - - -MACRO rf_fifo_empty - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN empty - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END empty - PIN emptynext - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 29.00 11.00 31.00 ; - END - END emptynext - PIN nreset - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END nreset - PIN ckm - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END ckm - PIN cks - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END cks - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_empty - - -MACRO rf_fifo_full - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN full - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END full - PIN reset - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END reset - PIN ckm - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END ckm - PIN cks - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END cks - PIN fullnext - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 24.00 11.00 26.00 ; - END - END fullnext - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_full - - -MACRO rf_fifo_inc - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN inc - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 39.00 6.00 41.00 ; - END - END inc - PIN ckm - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END ckm - PIN nreset - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 24.00 21.00 26.00 ; - END - END nreset - PIN nval - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 39.00 31.00 41.00 ; - END - END nval - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_inc - - -MACRO rf_fifo_nop - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nval - DIRECTION INOUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 39.00 31.00 41.00 ; - END - END nval - PIN nop - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 39.00 6.00 41.00 ; - END - END nop - PIN rwok - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 39.00 29.00 41.00 31.00 ; - END - END rwok - PIN rw - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END rw - PIN nreset - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 24.00 21.00 26.00 ; - END - END nreset - PIN ckm - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END ckm - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_nop - - -MACRO rf_fifo_ok - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN ok - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END ok - PIN nextval - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 29.00 16.00 31.00 ; - END - END nextval - PIN ripple - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 44.00 34.00 46.00 36.00 ; - END - END ripple - PIN nrw - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END nrw - PIN rw - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 34.00 24.00 36.00 26.00 ; - END - END rw - PIN prev - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END prev - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_ok - - -MACRO rf_fifo_orand4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN rippleout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END rippleout - PIN b1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END b1 - PIN a1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END a1 - PIN b0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END b0 - PIN a0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END a0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_orand4 - - -MACRO rf_fifo_orand5 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN rippleout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END rippleout - PIN b1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END b1 - PIN a1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END a1 - PIN b0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END b0 - PIN a0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END a0 - PIN ripplein - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END ripplein - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END rf_fifo_orand5 - - -MACRO rf_fifo_ptreset - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN pt - DIRECTION INOUT ; - PORT - LAYER L_ALU2 ; - RECT 44.00 9.00 46.00 11.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END pt - PIN cks - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END cks - PIN nop - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END nop - PIN reset - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END reset - PIN inc - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END inc - PIN ptm1 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END ptm1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 34.00 41.00 36.00 ; - RECT 4.00 34.00 41.00 36.00 ; - RECT 34.00 19.00 41.00 21.00 ; - RECT 9.00 19.00 16.00 21.00 ; - RECT 9.00 19.00 41.00 21.00 ; - END -END rf_fifo_ptreset - - -MACRO rf_fifo_ptset - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN pt - DIRECTION INOUT ; - PORT - LAYER L_ALU2 ; - RECT 44.00 9.00 46.00 11.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END pt - PIN nop - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END nop - PIN ptm1 - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END ptm1 - PIN nreset - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END nreset - PIN cks - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END cks - PIN inc - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END inc - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - LAYER L_ALU2 ; - RECT 9.00 19.00 16.00 21.00 ; - RECT 34.00 19.00 41.00 21.00 ; - RECT 4.00 34.00 41.00 36.00 ; - RECT 9.00 19.00 41.00 21.00 ; - RECT 4.00 34.00 41.00 36.00 ; - END -END rf_fifo_ptset - - -MACRO rf_inmux_buf_2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN sel1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END sel1 - PIN sel0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 39.00 36.00 41.00 ; - END - END sel0 - PIN nck - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 34.00 89.00 36.00 91.00 ; - END - END nck - PIN sel - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 89.00 16.00 91.00 ; - RECT 14.00 84.00 16.00 86.00 ; - RECT 14.00 79.00 16.00 81.00 ; - RECT 14.00 74.00 16.00 76.00 ; - RECT 14.00 69.00 16.00 71.00 ; - END - END sel - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 89.00 21.00 91.00 ; - RECT 19.00 84.00 21.00 86.00 ; - RECT 19.00 79.00 21.00 81.00 ; - RECT 19.00 74.00 21.00 76.00 ; - RECT 19.00 69.00 21.00 71.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 42.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 42.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - RECT 1.50 59.00 43.50 91.00 ; - LAYER L_ALU2 ; - RECT 24.00 39.00 41.00 41.00 ; - RECT 4.00 14.00 26.00 16.00 ; - RECT 8.00 14.00 26.00 16.00 ; - RECT 26.00 39.00 40.00 41.00 ; - END -END rf_inmux_buf_2 - - -MACRO rf_inmux_buf_4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 200.00 ; - SYMMETRY Y ; - SITE core ; - PIN sel1 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 184.00 26.00 186.00 ; - RECT 24.00 179.00 26.00 181.00 ; - RECT 24.00 174.00 26.00 176.00 ; - RECT 24.00 169.00 26.00 171.00 ; - RECT 24.00 164.00 26.00 166.00 ; - RECT 24.00 159.00 26.00 161.00 ; - RECT 24.00 154.00 26.00 156.00 ; - RECT 24.00 149.00 26.00 151.00 ; - RECT 24.00 144.00 26.00 146.00 ; - RECT 24.00 139.00 26.00 141.00 ; - RECT 24.00 134.00 26.00 136.00 ; - RECT 24.00 129.00 26.00 131.00 ; - RECT 24.00 124.00 26.00 126.00 ; - RECT 24.00 119.00 26.00 121.00 ; - RECT 24.00 114.00 26.00 116.00 ; - RECT 24.00 109.00 26.00 111.00 ; - RECT 24.00 104.00 26.00 106.00 ; - RECT 24.00 99.00 26.00 101.00 ; - RECT 24.00 94.00 26.00 96.00 ; - RECT 24.00 89.00 26.00 91.00 ; - RECT 24.00 84.00 26.00 86.00 ; - RECT 24.00 79.00 26.00 81.00 ; - RECT 24.00 74.00 26.00 76.00 ; - RECT 24.00 69.00 26.00 71.00 ; - RECT 24.00 64.00 26.00 66.00 ; - RECT 24.00 59.00 26.00 61.00 ; - RECT 24.00 54.00 26.00 56.00 ; - RECT 24.00 49.00 26.00 51.00 ; - RECT 24.00 44.00 26.00 46.00 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END sel1 - PIN sel0 - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 159.00 36.00 161.00 ; - RECT 34.00 154.00 36.00 156.00 ; - RECT 34.00 149.00 36.00 151.00 ; - RECT 34.00 144.00 36.00 146.00 ; - RECT 34.00 139.00 36.00 141.00 ; - RECT 34.00 134.00 36.00 136.00 ; - RECT 34.00 129.00 36.00 131.00 ; - RECT 34.00 124.00 36.00 126.00 ; - RECT 34.00 119.00 36.00 121.00 ; - RECT 34.00 114.00 36.00 116.00 ; - RECT 34.00 109.00 36.00 111.00 ; - RECT 34.00 104.00 36.00 106.00 ; - RECT 34.00 99.00 36.00 101.00 ; - RECT 34.00 94.00 36.00 96.00 ; - RECT 34.00 89.00 36.00 91.00 ; - RECT 34.00 84.00 36.00 86.00 ; - RECT 34.00 79.00 36.00 81.00 ; - RECT 34.00 74.00 36.00 76.00 ; - RECT 34.00 69.00 36.00 71.00 ; - RECT 34.00 64.00 36.00 66.00 ; - RECT 34.00 59.00 36.00 61.00 ; - RECT 34.00 54.00 36.00 56.00 ; - RECT 34.00 49.00 36.00 51.00 ; - RECT 34.00 44.00 36.00 46.00 ; - RECT 34.00 39.00 36.00 41.00 ; - END - END sel0 - PIN nck - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 34.00 89.00 36.00 91.00 ; - RECT 29.00 89.00 31.00 91.00 ; - END - END nck - PIN sel - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 89.00 16.00 91.00 ; - RECT 14.00 84.00 16.00 86.00 ; - RECT 14.00 79.00 16.00 81.00 ; - RECT 14.00 74.00 16.00 76.00 ; - RECT 14.00 69.00 16.00 71.00 ; - END - END sel - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 89.00 21.00 91.00 ; - RECT 19.00 84.00 21.00 86.00 ; - RECT 19.00 79.00 21.00 81.00 ; - RECT 19.00 74.00 21.00 76.00 ; - RECT 19.00 69.00 21.00 71.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 42.00 53.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 147.00 42.00 147.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 153.00 42.00 153.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 42.00 97.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 103.00 42.00 103.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 197.00 42.00 197.00 ; - LAYER L_ALU3 ; - WIDTH 12.00 ; - PATH 10.00 6.00 10.00 194.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - RECT 1.50 59.00 43.50 91.00 ; - RECT 1.50 109.00 43.50 141.00 ; - RECT 1.50 159.00 43.50 191.00 ; - LAYER L_ALU2 ; - RECT 26.00 39.00 40.00 41.00 ; - RECT 8.00 14.00 26.00 16.00 ; - RECT 26.00 159.00 40.00 161.00 ; - RECT 8.00 184.00 26.00 186.00 ; - RECT 26.00 39.00 40.00 41.00 ; - RECT 8.00 14.00 26.00 16.00 ; - RECT 8.00 184.00 26.00 186.00 ; - RECT 26.00 159.00 40.00 161.00 ; - RECT 4.00 99.00 16.00 101.00 ; - RECT 4.00 -1.00 16.00 1.00 ; - RECT 4.00 199.00 16.00 201.00 ; - END -END rf_inmux_buf_4 - - -MACRO rf_inmux_mem - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN dinx - DIRECTION OUTPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END dinx - PIN sel1 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 24.00 29.00 26.00 31.00 ; - END - END sel1 - PIN sel0 - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 34.00 29.00 36.00 31.00 ; - END - END sel0 - PIN datain0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END datain0 - PIN datain1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END datain1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - LAYER L_ALU2 ; - RECT 24.00 29.00 36.00 31.00 ; - END -END rf_inmux_mem - - -MACRO rf_mid_buf_2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN write - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END write - PIN read - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 4.00 59.00 6.00 61.00 ; - RECT 4.00 54.00 6.00 56.00 ; - RECT 4.00 49.00 6.00 51.00 ; - RECT 4.00 44.00 6.00 46.00 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END read - PIN nck - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 24.00 89.00 26.00 91.00 ; - END - END nck - PIN selr - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 79.00 11.00 81.00 ; - END - END selr - PIN selw - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END selw - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 22.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 22.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - RECT 1.50 59.00 23.50 91.00 ; - LAYER L_ALU2 ; - RECT 4.00 14.00 21.00 16.00 ; - RECT 4.00 39.00 21.00 41.00 ; - RECT 4.00 59.00 21.00 61.00 ; - END -END rf_mid_buf_2 - - -MACRO rf_mid_buf_4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 200.00 ; - SYMMETRY Y ; - SITE core ; - PIN read - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 4.00 184.00 6.00 186.00 ; - RECT 4.00 179.00 6.00 181.00 ; - RECT 4.00 174.00 6.00 176.00 ; - RECT 4.00 169.00 6.00 171.00 ; - RECT 4.00 164.00 6.00 166.00 ; - RECT 4.00 159.00 6.00 161.00 ; - RECT 4.00 154.00 6.00 156.00 ; - RECT 4.00 149.00 6.00 151.00 ; - RECT 4.00 144.00 6.00 146.00 ; - RECT 4.00 139.00 6.00 141.00 ; - END - END read - PIN write - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 59.00 21.00 61.00 ; - RECT 19.00 54.00 21.00 56.00 ; - RECT 19.00 49.00 21.00 51.00 ; - RECT 19.00 44.00 21.00 46.00 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END write - PIN nck - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 24.00 89.00 26.00 91.00 ; - RECT 19.00 89.00 21.00 91.00 ; - RECT 14.00 89.00 16.00 91.00 ; - RECT 9.00 89.00 11.00 91.00 ; - RECT 4.00 89.00 6.00 91.00 ; - RECT -1.00 89.00 1.00 91.00 ; - END - END nck - PIN selw - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 84.00 16.00 86.00 ; - END - END selw - PIN selr - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 9.00 114.00 11.00 116.00 ; - END - END selr - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 22.00 53.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 147.00 22.00 147.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 153.00 22.00 153.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 22.00 97.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 103.00 22.00 103.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 197.00 22.00 197.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - RECT 1.50 59.00 23.50 91.00 ; - RECT 1.50 109.00 23.50 141.00 ; - RECT 1.50 159.00 23.50 191.00 ; - LAYER L_ALU2 ; - RECT -1.00 14.00 26.00 16.00 ; - RECT -1.00 39.00 26.00 41.00 ; - RECT -1.00 59.00 26.00 61.00 ; - RECT -1.00 139.00 26.00 141.00 ; - RECT -1.00 159.00 26.00 161.00 ; - RECT -1.00 184.00 26.00 186.00 ; - END -END rf_mid_buf_4 - - -MACRO rf_mid_mem - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN rbus - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU2 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END rbus - PIN read - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 4.00 29.00 6.00 31.00 ; - END - END read - PIN write - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END write - PIN dinx - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END dinx - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 29.00 16.00 31.00 ; - RECT 4.00 29.00 16.00 31.00 ; - RECT 19.00 14.00 26.00 16.00 ; - END -END rf_mid_mem - - -MACRO rf_mid_mem_r0 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN rbus - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU2 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END rbus - PIN dinx - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END dinx - PIN write - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END write - PIN read - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 4.00 29.00 6.00 31.00 ; - END - END read - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - LAYER L_ALU2 ; - RECT 4.00 29.00 16.00 31.00 ; - RECT 4.00 29.00 16.00 31.00 ; - RECT 19.00 14.00 26.00 16.00 ; - END -END rf_mid_mem_r0 - - -MACRO rf_out_buf_2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 100.00 ; - SYMMETRY Y ; - SITE core ; - PIN xcks - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 59.00 16.00 61.00 ; - RECT 14.00 54.00 16.00 56.00 ; - RECT 14.00 49.00 16.00 51.00 ; - RECT 14.00 44.00 16.00 46.00 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END xcks - PIN nck - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 89.00 16.00 91.00 ; - END - END nck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 52.00 53.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 52.00 97.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - RECT 1.50 59.00 53.50 91.00 ; - LAYER L_ALU2 ; - RECT 9.00 59.00 21.00 61.00 ; - RECT 9.00 39.00 21.00 41.00 ; - RECT 9.00 14.00 21.00 16.00 ; - END -END rf_out_buf_2 - - -MACRO rf_out_buf_4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 200.00 ; - SYMMETRY Y ; - SITE core ; - PIN xcks - DIRECTION OUTPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 184.00 16.00 186.00 ; - RECT 14.00 179.00 16.00 181.00 ; - RECT 14.00 174.00 16.00 176.00 ; - RECT 14.00 169.00 16.00 171.00 ; - RECT 14.00 164.00 16.00 166.00 ; - RECT 14.00 159.00 16.00 161.00 ; - RECT 14.00 154.00 16.00 156.00 ; - RECT 14.00 149.00 16.00 151.00 ; - RECT 14.00 144.00 16.00 146.00 ; - RECT 14.00 139.00 16.00 141.00 ; - RECT 14.00 134.00 16.00 136.00 ; - RECT 14.00 129.00 16.00 131.00 ; - RECT 14.00 124.00 16.00 126.00 ; - RECT 14.00 119.00 16.00 121.00 ; - RECT 14.00 114.00 16.00 116.00 ; - RECT 14.00 109.00 16.00 111.00 ; - RECT 14.00 104.00 16.00 106.00 ; - RECT 14.00 99.00 16.00 101.00 ; - RECT 14.00 94.00 16.00 96.00 ; - RECT 14.00 89.00 16.00 91.00 ; - RECT 14.00 84.00 16.00 86.00 ; - RECT 14.00 79.00 16.00 81.00 ; - RECT 14.00 74.00 16.00 76.00 ; - RECT 14.00 69.00 16.00 71.00 ; - RECT 14.00 64.00 16.00 66.00 ; - RECT 14.00 59.00 16.00 61.00 ; - RECT 14.00 54.00 16.00 56.00 ; - RECT 14.00 49.00 16.00 51.00 ; - RECT 14.00 44.00 16.00 46.00 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END xcks - PIN nck - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 14.00 89.00 16.00 91.00 ; - END - END nck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 53.00 52.00 53.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 147.00 52.00 147.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 153.00 52.00 153.00 ; - LAYER L_ALU3 ; - WIDTH 12.00 ; - PATH 45.00 6.00 45.00 194.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 97.00 52.00 97.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 103.00 52.00 103.00 ; - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 197.00 52.00 197.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - RECT 1.50 59.00 53.50 91.00 ; - RECT 1.50 109.00 53.50 141.00 ; - RECT 1.50 159.00 53.50 191.00 ; - LAYER L_ALU2 ; - RECT 39.00 149.00 51.00 151.00 ; - RECT 39.00 49.00 51.00 51.00 ; - RECT 9.00 14.00 21.00 16.00 ; - RECT 9.00 39.00 21.00 41.00 ; - RECT 9.00 59.00 21.00 61.00 ; - RECT 9.00 139.00 21.00 141.00 ; - RECT 9.00 159.00 21.00 161.00 ; - RECT 9.00 184.00 21.00 186.00 ; - END -END rf_out_buf_4 - - -MACRO rf_out_mem - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN dataout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END dataout - PIN rbus - DIRECTION INPUT ; - PORT - LAYER L_ALU2 ; - RECT 4.00 24.00 6.00 26.00 ; - END - END rbus - PIN xcks - DIRECTION INPUT ; - PORT - LAYER L_ALU3 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END xcks - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - LAYER L_ALU2 ; - RECT 14.00 24.00 24.00 26.00 ; - RECT 14.00 24.00 26.00 26.00 ; - END -END rf_out_mem - - -END LIBRARY diff --git a/alliance/share/cells/sxlib/000000002.dat b/alliance/share/cells/sxlib/000000002.dat deleted file mode 100644 index 8f5f6414..00000000 Binary files a/alliance/share/cells/sxlib/000000002.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000003.dat b/alliance/share/cells/sxlib/000000003.dat deleted file mode 100644 index 2cc0a6b6..00000000 Binary files a/alliance/share/cells/sxlib/000000003.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000004.dat b/alliance/share/cells/sxlib/000000004.dat deleted file mode 100644 index bb0180ee..00000000 Binary files a/alliance/share/cells/sxlib/000000004.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000005.dat b/alliance/share/cells/sxlib/000000005.dat deleted file mode 100644 index b9c01ea0..00000000 Binary files a/alliance/share/cells/sxlib/000000005.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000006.dat b/alliance/share/cells/sxlib/000000006.dat deleted file mode 100644 index 04eea4f5..00000000 Binary files a/alliance/share/cells/sxlib/000000006.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000007.dat b/alliance/share/cells/sxlib/000000007.dat deleted file mode 100644 index cd8150e9..00000000 Binary files a/alliance/share/cells/sxlib/000000007.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000008.dat b/alliance/share/cells/sxlib/000000008.dat deleted file mode 100644 index 2bf65cac..00000000 Binary files a/alliance/share/cells/sxlib/000000008.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000009.dat b/alliance/share/cells/sxlib/000000009.dat deleted file mode 100644 index 639b813b..00000000 Binary files a/alliance/share/cells/sxlib/000000009.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000010.dat b/alliance/share/cells/sxlib/000000010.dat deleted file mode 100644 index 8ea6907b..00000000 Binary files a/alliance/share/cells/sxlib/000000010.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000011.dat b/alliance/share/cells/sxlib/000000011.dat deleted file mode 100644 index e23d8aa5..00000000 Binary files a/alliance/share/cells/sxlib/000000011.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000012.dat b/alliance/share/cells/sxlib/000000012.dat deleted file mode 100644 index 68fee161..00000000 Binary files a/alliance/share/cells/sxlib/000000012.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000013.dat b/alliance/share/cells/sxlib/000000013.dat deleted file mode 100644 index 3647fbf3..00000000 Binary files a/alliance/share/cells/sxlib/000000013.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000014.dat b/alliance/share/cells/sxlib/000000014.dat deleted file mode 100644 index 5074e607..00000000 Binary files a/alliance/share/cells/sxlib/000000014.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000015.dat b/alliance/share/cells/sxlib/000000015.dat deleted file mode 100644 index f0f207eb..00000000 Binary files a/alliance/share/cells/sxlib/000000015.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000016.dat b/alliance/share/cells/sxlib/000000016.dat deleted file mode 100644 index 027c98ea..00000000 Binary files a/alliance/share/cells/sxlib/000000016.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000017.dat b/alliance/share/cells/sxlib/000000017.dat deleted file mode 100644 index 1e0d8abb..00000000 Binary files a/alliance/share/cells/sxlib/000000017.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000018.dat b/alliance/share/cells/sxlib/000000018.dat deleted file mode 100644 index 215eb3a6..00000000 Binary files a/alliance/share/cells/sxlib/000000018.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000019.dat b/alliance/share/cells/sxlib/000000019.dat deleted file mode 100644 index af54d08e..00000000 Binary files a/alliance/share/cells/sxlib/000000019.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000020.dat b/alliance/share/cells/sxlib/000000020.dat deleted file mode 100644 index 6a9d5fa2..00000000 Binary files a/alliance/share/cells/sxlib/000000020.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000021.dat b/alliance/share/cells/sxlib/000000021.dat deleted file mode 100644 index ad82e746..00000000 Binary files a/alliance/share/cells/sxlib/000000021.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000022.dat b/alliance/share/cells/sxlib/000000022.dat deleted file mode 100644 index eef3ed2c..00000000 Binary files a/alliance/share/cells/sxlib/000000022.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000023.dat b/alliance/share/cells/sxlib/000000023.dat deleted file mode 100644 index ac7ee646..00000000 Binary files a/alliance/share/cells/sxlib/000000023.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000024.dat b/alliance/share/cells/sxlib/000000024.dat deleted file mode 100644 index 9040c905..00000000 Binary files a/alliance/share/cells/sxlib/000000024.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000025.dat b/alliance/share/cells/sxlib/000000025.dat deleted file mode 100644 index 2d48d57b..00000000 Binary files a/alliance/share/cells/sxlib/000000025.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000026.dat b/alliance/share/cells/sxlib/000000026.dat deleted file mode 100644 index 75cc1c86..00000000 Binary files a/alliance/share/cells/sxlib/000000026.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000027.dat b/alliance/share/cells/sxlib/000000027.dat deleted file mode 100644 index 6053abeb..00000000 Binary files a/alliance/share/cells/sxlib/000000027.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000028.dat b/alliance/share/cells/sxlib/000000028.dat deleted file mode 100644 index 98574bc3..00000000 Binary files a/alliance/share/cells/sxlib/000000028.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000029.dat b/alliance/share/cells/sxlib/000000029.dat deleted file mode 100644 index 1c502145..00000000 Binary files a/alliance/share/cells/sxlib/000000029.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000030.dat b/alliance/share/cells/sxlib/000000030.dat deleted file mode 100644 index 67091bb5..00000000 Binary files a/alliance/share/cells/sxlib/000000030.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000031.dat b/alliance/share/cells/sxlib/000000031.dat deleted file mode 100644 index 6f0b6367..00000000 Binary files a/alliance/share/cells/sxlib/000000031.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000032.dat b/alliance/share/cells/sxlib/000000032.dat deleted file mode 100644 index 5248383e..00000000 Binary files a/alliance/share/cells/sxlib/000000032.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000033.dat b/alliance/share/cells/sxlib/000000033.dat deleted file mode 100644 index e1d1b458..00000000 Binary files a/alliance/share/cells/sxlib/000000033.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000034.dat b/alliance/share/cells/sxlib/000000034.dat deleted file mode 100644 index f8045799..00000000 Binary files a/alliance/share/cells/sxlib/000000034.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000035.dat b/alliance/share/cells/sxlib/000000035.dat deleted file mode 100644 index 2dd9cfef..00000000 Binary files a/alliance/share/cells/sxlib/000000035.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000036.dat b/alliance/share/cells/sxlib/000000036.dat deleted file mode 100644 index c75da1a8..00000000 Binary files a/alliance/share/cells/sxlib/000000036.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000037.dat b/alliance/share/cells/sxlib/000000037.dat deleted file mode 100644 index 601f914b..00000000 Binary files a/alliance/share/cells/sxlib/000000037.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000038.dat b/alliance/share/cells/sxlib/000000038.dat deleted file mode 100644 index 253753e3..00000000 Binary files a/alliance/share/cells/sxlib/000000038.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000039.dat b/alliance/share/cells/sxlib/000000039.dat deleted file mode 100644 index 1f7f0584..00000000 Binary files a/alliance/share/cells/sxlib/000000039.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000040.dat b/alliance/share/cells/sxlib/000000040.dat deleted file mode 100644 index b209e767..00000000 Binary files a/alliance/share/cells/sxlib/000000040.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000041.dat b/alliance/share/cells/sxlib/000000041.dat deleted file mode 100644 index 8063dabc..00000000 Binary files a/alliance/share/cells/sxlib/000000041.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000042.dat b/alliance/share/cells/sxlib/000000042.dat deleted file mode 100644 index 2899495e..00000000 Binary files a/alliance/share/cells/sxlib/000000042.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000043.dat b/alliance/share/cells/sxlib/000000043.dat deleted file mode 100644 index 51d64a28..00000000 Binary files a/alliance/share/cells/sxlib/000000043.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000044.dat b/alliance/share/cells/sxlib/000000044.dat deleted file mode 100644 index a52170f7..00000000 Binary files a/alliance/share/cells/sxlib/000000044.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000045.dat b/alliance/share/cells/sxlib/000000045.dat deleted file mode 100644 index f50bf8b0..00000000 Binary files a/alliance/share/cells/sxlib/000000045.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000046.dat b/alliance/share/cells/sxlib/000000046.dat deleted file mode 100644 index 625737c4..00000000 Binary files a/alliance/share/cells/sxlib/000000046.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000047.dat b/alliance/share/cells/sxlib/000000047.dat deleted file mode 100644 index 59801cd7..00000000 Binary files a/alliance/share/cells/sxlib/000000047.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000048.dat b/alliance/share/cells/sxlib/000000048.dat deleted file mode 100644 index ce817eb2..00000000 Binary files a/alliance/share/cells/sxlib/000000048.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000049.dat b/alliance/share/cells/sxlib/000000049.dat deleted file mode 100644 index e2aa0f95..00000000 Binary files a/alliance/share/cells/sxlib/000000049.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000050.dat b/alliance/share/cells/sxlib/000000050.dat deleted file mode 100644 index 3d028628..00000000 Binary files a/alliance/share/cells/sxlib/000000050.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000051.dat b/alliance/share/cells/sxlib/000000051.dat deleted file mode 100644 index dbe52418..00000000 Binary files a/alliance/share/cells/sxlib/000000051.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000052.dat b/alliance/share/cells/sxlib/000000052.dat deleted file mode 100644 index 12fcf5fb..00000000 Binary files a/alliance/share/cells/sxlib/000000052.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000053.dat b/alliance/share/cells/sxlib/000000053.dat deleted file mode 100644 index 28227e04..00000000 Binary files a/alliance/share/cells/sxlib/000000053.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000054.dat b/alliance/share/cells/sxlib/000000054.dat deleted file mode 100644 index 742b60bd..00000000 Binary files a/alliance/share/cells/sxlib/000000054.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000055.dat b/alliance/share/cells/sxlib/000000055.dat deleted file mode 100644 index d4ddfa7b..00000000 Binary files a/alliance/share/cells/sxlib/000000055.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000056.dat b/alliance/share/cells/sxlib/000000056.dat deleted file mode 100644 index 075be6df..00000000 Binary files a/alliance/share/cells/sxlib/000000056.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000057.dat b/alliance/share/cells/sxlib/000000057.dat deleted file mode 100644 index f1195e62..00000000 Binary files a/alliance/share/cells/sxlib/000000057.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000058.dat b/alliance/share/cells/sxlib/000000058.dat deleted file mode 100644 index 18e58bca..00000000 Binary files a/alliance/share/cells/sxlib/000000058.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000059.dat b/alliance/share/cells/sxlib/000000059.dat deleted file mode 100644 index e21a27e7..00000000 Binary files a/alliance/share/cells/sxlib/000000059.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000060.dat b/alliance/share/cells/sxlib/000000060.dat deleted file mode 100644 index 94635540..00000000 Binary files a/alliance/share/cells/sxlib/000000060.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000061.dat b/alliance/share/cells/sxlib/000000061.dat deleted file mode 100644 index e8d5b694..00000000 Binary files a/alliance/share/cells/sxlib/000000061.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000062.dat b/alliance/share/cells/sxlib/000000062.dat deleted file mode 100644 index aa9dbdd4..00000000 Binary files a/alliance/share/cells/sxlib/000000062.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000063.dat b/alliance/share/cells/sxlib/000000063.dat deleted file mode 100644 index b77116dd..00000000 Binary files a/alliance/share/cells/sxlib/000000063.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000064.dat b/alliance/share/cells/sxlib/000000064.dat deleted file mode 100644 index cbd34d07..00000000 Binary files a/alliance/share/cells/sxlib/000000064.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000065.dat b/alliance/share/cells/sxlib/000000065.dat deleted file mode 100644 index 0b0fb736..00000000 Binary files a/alliance/share/cells/sxlib/000000065.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000066.dat b/alliance/share/cells/sxlib/000000066.dat deleted file mode 100644 index 0d4e876e..00000000 Binary files a/alliance/share/cells/sxlib/000000066.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000067.dat b/alliance/share/cells/sxlib/000000067.dat deleted file mode 100644 index d2ebacfc..00000000 Binary files a/alliance/share/cells/sxlib/000000067.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000068.dat b/alliance/share/cells/sxlib/000000068.dat deleted file mode 100644 index d81ad246..00000000 Binary files a/alliance/share/cells/sxlib/000000068.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000069.dat b/alliance/share/cells/sxlib/000000069.dat deleted file mode 100644 index 97c43878..00000000 Binary files a/alliance/share/cells/sxlib/000000069.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000070.dat b/alliance/share/cells/sxlib/000000070.dat deleted file mode 100644 index 7ebf61c4..00000000 Binary files a/alliance/share/cells/sxlib/000000070.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000071.dat b/alliance/share/cells/sxlib/000000071.dat deleted file mode 100644 index 1711230c..00000000 Binary files a/alliance/share/cells/sxlib/000000071.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000072.dat b/alliance/share/cells/sxlib/000000072.dat deleted file mode 100644 index a3e4f3a4..00000000 Binary files a/alliance/share/cells/sxlib/000000072.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000073.dat b/alliance/share/cells/sxlib/000000073.dat deleted file mode 100644 index 33603c4a..00000000 Binary files a/alliance/share/cells/sxlib/000000073.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000074.dat b/alliance/share/cells/sxlib/000000074.dat deleted file mode 100644 index b657aff8..00000000 Binary files a/alliance/share/cells/sxlib/000000074.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000075.dat b/alliance/share/cells/sxlib/000000075.dat deleted file mode 100644 index 41b13f03..00000000 Binary files a/alliance/share/cells/sxlib/000000075.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000076.dat b/alliance/share/cells/sxlib/000000076.dat deleted file mode 100644 index 17336d59..00000000 Binary files a/alliance/share/cells/sxlib/000000076.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000077.dat b/alliance/share/cells/sxlib/000000077.dat deleted file mode 100644 index 3fca3a3f..00000000 Binary files a/alliance/share/cells/sxlib/000000077.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000078.dat b/alliance/share/cells/sxlib/000000078.dat deleted file mode 100644 index 438b0179..00000000 Binary files a/alliance/share/cells/sxlib/000000078.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000079.dat b/alliance/share/cells/sxlib/000000079.dat deleted file mode 100644 index 08fb7959..00000000 Binary files a/alliance/share/cells/sxlib/000000079.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000080.dat b/alliance/share/cells/sxlib/000000080.dat deleted file mode 100644 index 079fa138..00000000 Binary files a/alliance/share/cells/sxlib/000000080.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000081.dat b/alliance/share/cells/sxlib/000000081.dat deleted file mode 100644 index 5acdb047..00000000 Binary files a/alliance/share/cells/sxlib/000000081.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000082.dat b/alliance/share/cells/sxlib/000000082.dat deleted file mode 100644 index 6e1b2a3c..00000000 Binary files a/alliance/share/cells/sxlib/000000082.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000083.dat b/alliance/share/cells/sxlib/000000083.dat deleted file mode 100644 index c1d9db20..00000000 Binary files a/alliance/share/cells/sxlib/000000083.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000084.dat b/alliance/share/cells/sxlib/000000084.dat deleted file mode 100644 index c25e6b5a..00000000 Binary files a/alliance/share/cells/sxlib/000000084.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000085.dat b/alliance/share/cells/sxlib/000000085.dat deleted file mode 100644 index d6ca4e4b..00000000 Binary files a/alliance/share/cells/sxlib/000000085.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000086.dat b/alliance/share/cells/sxlib/000000086.dat deleted file mode 100644 index 0dd55540..00000000 Binary files a/alliance/share/cells/sxlib/000000086.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000087.dat b/alliance/share/cells/sxlib/000000087.dat deleted file mode 100644 index a35939ef..00000000 Binary files a/alliance/share/cells/sxlib/000000087.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000088.dat b/alliance/share/cells/sxlib/000000088.dat deleted file mode 100644 index 72d4a443..00000000 Binary files a/alliance/share/cells/sxlib/000000088.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000089.dat b/alliance/share/cells/sxlib/000000089.dat deleted file mode 100644 index 98b81956..00000000 Binary files a/alliance/share/cells/sxlib/000000089.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000090.dat b/alliance/share/cells/sxlib/000000090.dat deleted file mode 100644 index 8087a990..00000000 Binary files a/alliance/share/cells/sxlib/000000090.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000091.dat b/alliance/share/cells/sxlib/000000091.dat deleted file mode 100644 index 8342b5bf..00000000 Binary files a/alliance/share/cells/sxlib/000000091.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000092.dat b/alliance/share/cells/sxlib/000000092.dat deleted file mode 100644 index 641fb488..00000000 Binary files a/alliance/share/cells/sxlib/000000092.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000093.dat b/alliance/share/cells/sxlib/000000093.dat deleted file mode 100644 index 6c0c4f2a..00000000 Binary files a/alliance/share/cells/sxlib/000000093.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000094.dat b/alliance/share/cells/sxlib/000000094.dat deleted file mode 100644 index fa8213a0..00000000 Binary files a/alliance/share/cells/sxlib/000000094.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/000000095.dat b/alliance/share/cells/sxlib/000000095.dat deleted file mode 100644 index e5e48067..00000000 Binary files a/alliance/share/cells/sxlib/000000095.dat and /dev/null differ diff --git a/alliance/share/cells/sxlib/CATAL b/alliance/share/cells/sxlib/CATAL deleted file mode 100644 index 8b40a929..00000000 --- a/alliance/share/cells/sxlib/CATAL +++ /dev/null @@ -1,98 +0,0 @@ -a2_x2 C -a2_x4 C -a3_x2 C -a3_x4 C -a4_x2 C -a4_x4 C -an12_x1 C -an12_x4 C -ao22_x2 C -ao22_x4 C -ao2o22_x2 C -ao2o22_x4 C -buf_x2 C -buf_x4 C -buf_x8 C -fulladder_x2 C -fulladder_x4 C -halfadder_x2 C -halfadder_x4 C -inv_x1 C -inv_x2 C -inv_x4 C -inv_x8 C -mx2_x2 C -mx2_x4 C -mx3_x2 C -mx3_x4 C -na2_x1 C -na2_x4 C -na3_x1 C -na3_x4 C -na4_x1 C -na4_x4 C -nao22_x1 C -nao22_x4 C -nao2o22_x1 C -nao2o22_x4 C -nmx2_x1 C -nmx2_x4 C -nmx3_x1 C -nmx3_x4 C -no2_x1 C -no2_x4 C -no3_x1 C -no3_x4 C -no4_x1 C -no4_x4 C -noa22_x1 C -noa22_x4 C -noa2a22_x1 C -noa2a22_x4 C -noa2a2a23_x1 C -noa2a2a23_x4 C -noa2a2a2a24_x1 C -noa2a2a2a24_x4 C -noa2ao222_x1 C -noa2ao222_x4 C -noa3ao322_x1 C -noa3ao322_x4 C -nts_x1 C -nts_x2 C -nxr2_x1 C -nxr2_x4 C -o2_x2 C -o2_x4 C -o3_x2 C -o3_x4 C -o4_x2 C -o4_x4 C -oa22_x2 C -oa22_x4 C -oa2a22_x2 C -oa2a22_x4 C -oa2a2a23_x2 C -oa2a2a23_x4 C -oa2a2a2a24_x2 C -oa2a2a2a24_x4 C -oa2ao222_x2 C -oa2ao222_x4 C -oa3ao322_x2 C -oa3ao322_x4 C -on12_x1 C -on12_x4 C -one_x0 C -powmid_x0 C -powmid_x0 F -rowend_x0 C -rowend_x0 F -sff1_x4 C -sff2_x4 C -sff3_x4 C -tie_x0 C -tie_x0 F -ts_x4 C -ts_x8 C -xr2_x1 C -xr2_x4 C -zero_x0 C diff --git a/alliance/share/cells/sxlib/CIRCUIT.IDX b/alliance/share/cells/sxlib/CIRCUIT.IDX deleted file mode 100644 index c0fc8a91..00000000 --- a/alliance/share/cells/sxlib/CIRCUIT.IDX +++ /dev/null @@ -1,97 +0,0 @@ -SystemHILO -uQPTQCZ1ZEJLA7-WS -95 -3 A2_X2 2 -3 A2_X4 3 -3 A3_X2 4 -3 A3_X4 5 -3 A4_X2 6 -3 A4_X4 7 -3 AN12_X1 8 -3 AN12_X4 9 -3 AO22_X2 10 -3 AO22_X4 11 -3 AO2O22_X2 12 -3 AO2O22_X4 13 -3 BUF_X2 14 -3 BUF_X4 15 -3 BUF_X8 16 -3 FULLADDER_X2 17 -3 FULLADDER_X4 18 -3 HALFADDER_X2 19 -3 HALFADDER_X4 20 -3 INV_X1 21 -3 INV_X2 22 -3 INV_X4 23 -3 INV_X8 24 -3 MX2_X2 25 -3 MX2_X4 26 -3 MX3_X2 27 -3 MX3_X4 28 -3 NA2_X1 29 -3 NA2_X4 30 -3 NA3_X1 31 -3 NA3_X4 32 -3 NA4_X1 33 -3 NA4_X4 34 -3 NAO22_X1 35 -3 NAO22_X4 36 -3 NAO2O22_X1 37 -3 NAO2O22_X4 38 -3 NMX2_X1 39 -3 NMX2_X4 40 -3 NMX3_X1 41 -3 NMX3_X4 42 -3 NO2_X1 43 -3 NO2_X4 44 -3 NO3_X1 45 -3 NO3_X4 46 -3 NO4_X1 47 -3 NO4_X4 48 -3 NOA22_X1 49 -3 NOA22_X4 50 -3 NOA2A22_X1 51 -3 NOA2A22_X4 52 -3 NOA2A2A23_X1 53 -3 NOA2A2A23_X4 54 -3 NOA2A2A2A24_X1 55 -3 NOA2A2A2A24_X4 56 -3 NOA2AO222_X1 57 -3 NOA2AO222_X4 58 -3 NOA3AO322_X1 59 -3 NOA3AO322_X4 60 -3 NTS_X1 61 -3 NTS_X2 62 -3 NXR2_X1 63 -3 NXR2_X4 64 -3 O2_X2 65 -3 O2_X4 66 -3 O3_X2 67 -3 O3_X4 68 -3 O4_X2 69 -3 O4_X4 70 -3 OA22_X2 71 -3 OA22_X4 72 -3 OA2A22_X2 73 -3 OA2A22_X4 74 -3 OA2A2A23_X2 75 -3 OA2A2A23_X4 76 -3 OA2A2A2A24_X2 77 -3 OA2A2A2A24_X4 78 -3 OA2AO222_X2 79 -3 OA2AO222_X4 80 -3 OA3AO322_X2 81 -3 OA3AO322_X4 82 -3 ON12_X1 83 -3 ON12_X4 84 -3 ONE_X0 85 -3 ROWEND_X0 86 -3 SFF1_X4 87 -3 SFF2_X4 88 -3 SFF3_X4 89 -3 TIE_X0 90 -3 TS_X4 91 -3 TS_X8 92 -3 XR2_X1 93 -3 XR2_X4 94 -3 ZERO_X0 95 diff --git a/alliance/share/cells/sxlib/Makefile b/alliance/share/cells/sxlib/Makefile deleted file mode 100644 index 4cc01da1..00000000 --- a/alliance/share/cells/sxlib/Makefile +++ /dev/null @@ -1,2 +0,0 @@ -sxlib.log : sxlib.db sxlib.sdb - liban -arch FTGS sxlib.db > sxlib.log diff --git a/alliance/share/cells/sxlib/a2_x2.al b/alliance/share/cells/sxlib/a2_x2.al deleted file mode 100644 index 56135369..00000000 --- a/alliance/share/cells/sxlib/a2_x2.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 6 -H a2_x2,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,1,2,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,2.9,5,6,2,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00005 -T P,0.35,2.9,2,7,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00004 -T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00003 -T N,0.35,2.9,4,2,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 -T N,0.35,2.9,3,6,4,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 -S 7,EXTERNAL,i0 -Q 0.00214738 -S 6,EXTERNAL,i1 -Q 0.00400776 -S 5,EXTERNAL,vdd -Q 0.00374949 -S 4,EXTERNAL,vss -Q 0.00298567 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00463918 -S 1,EXTERNAL,q -Q 0.00258522 -EOF diff --git a/alliance/share/cells/sxlib/a2_x2.ap b/alliance/share/cells/sxlib/a2_x2.ap deleted file mode 100644 index fa59a07f..00000000 --- a/alliance/share/cells/sxlib/a2_x2.ap +++ /dev/null @@ -1,73 +0,0 @@ -V ALLIANCE : 6 -H a2_x2,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 2000,2000,ref_ref,q_20 -R 2000,1500,ref_ref,q_15 -R 2000,1000,ref_ref,q_10 -R 2000,4000,ref_ref,q_40 -R 2000,3500,ref_ref,q_35 -R 2000,3000,ref_ref,q_30 -R 2000,2500,ref_ref,q_25 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 1500,1000,ref_ref,i1_10 -R 1500,1500,ref_ref,i1_15 -R 1500,2000,ref_ref,i1_20 -R 1500,2500,ref_ref,i1_25 -R 1500,3000,ref_ref,i1_30 -R 1500,3500,ref_ref,i1_35 -R 1500,4000,ref_ref,i1_40 -S 2000,1000,2000,4000,200,*,DOWN,ALU1 -S 300,4000,300,4500,200,*,UP,ALU1 -S 300,1000,950,1000,100,*,RIGHT,ALU1 -S 950,1000,950,4000,100,*,DOWN,ALU1 -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 900,3300,900,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1200,2400,1200,3100,100,*,DOWN,POLY -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,1000,1500,4000,100,*,DOWN,ALU1 -S 1800,1400,1800,2600,100,*,UP,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 0,300,2500,300,600,vss,RIGHT,ALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,ALU1 -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 1000,2000,1800,2000,100,*,RIGHT,POLY -S 600,600,600,1900,100,*,DOWN,NTRANS -S 300,800,300,1700,300,*,UP,NDIF -S 900,300,900,1700,300,*,UP,NDIF -S 2000,1000,2000,4000,200,q,DOWN,CALU1 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1500,1000,1500,4000,200,i1,DOWN,CALU1 -V 300,4000,CONT_DIF_P,* -V 500,3000,CONT_POLY,* -V 1500,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1400,1500,CONT_POLY,* -V 2100,1000,CONT_DIF_N,* -V 900,4700,CONT_BODY_N,* -V 2100,3000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 1000,2000,CONT_POLY,* -V 1400,2500,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 300,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/a2_x2.sym b/alliance/share/cells/sxlib/a2_x2.sym deleted file mode 100644 index 4ef52f4a..00000000 Binary files a/alliance/share/cells/sxlib/a2_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a2_x2.vbe b/alliance/share/cells/sxlib/a2_x2.vbe deleted file mode 100644 index 8e6db7cd..00000000 --- a/alliance/share/cells/sxlib/a2_x2.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY a2_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT tphh_i1_q : NATURAL := 203; - CONSTANT tphh_i0_q : NATURAL := 261; - CONSTANT tpll_i0_q : NATURAL := 388; - CONSTANT tpll_i1_q : NATURAL := 434; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a2_x2; - -ARCHITECTURE behaviour_data_flow OF a2_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a2_x2" - SEVERITY WARNING; - q <= (i0 and i1) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/a2_x2.vhd b/alliance/share/cells/sxlib/a2_x2.vhd deleted file mode 100644 index 9c04bc77..00000000 --- a/alliance/share/cells/sxlib/a2_x2.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a2_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a2_x2; - -ARCHITECTURE RTL OF a2_x2 IS -BEGIN - q <= (i0 AND i1); -END RTL; diff --git a/alliance/share/cells/sxlib/a2_x4.al b/alliance/share/cells/sxlib/a2_x4.al deleted file mode 100644 index 70f58873..00000000 --- a/alliance/share/cells/sxlib/a2_x4.al +++ /dev/null @@ -1,30 +0,0 @@ -V ALLIANCE : 6 -H a2_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,2,4,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 -T P,0.35,5.9,5,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00007 -T P,0.35,2.9,5,6,4,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00006 -T P,0.35,2.9,4,7,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00005 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00004 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,3,6,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,4,7,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 7,EXTERNAL,i0 -Q 0.00214738 -S 6,EXTERNAL,i1 -Q 0.00400776 -S 5,EXTERNAL,vdd -Q 0.00579486 -S 4,INTERNAL -Q 0.00596944 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,q -Q 0.00258522 -S 1,EXTERNAL,vss -Q 0.00450225 -EOF diff --git a/alliance/share/cells/sxlib/a2_x4.ap b/alliance/share/cells/sxlib/a2_x4.ap deleted file mode 100644 index 80b16acc..00000000 --- a/alliance/share/cells/sxlib/a2_x4.ap +++ /dev/null @@ -1,84 +0,0 @@ -V ALLIANCE : 6 -H a2_x4,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2000,2000,ref_ref,q_20 -R 2000,1500,ref_ref,q_15 -R 2000,1000,ref_ref,q_10 -R 2000,4000,ref_ref,q_40 -R 2000,3500,ref_ref,q_35 -R 2000,3000,ref_ref,q_30 -R 2000,2500,ref_ref,q_25 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 1500,1000,ref_ref,i1_10 -R 1500,1500,ref_ref,i1_15 -R 1500,2000,ref_ref,i1_20 -R 1500,2500,ref_ref,i1_25 -R 1500,3000,ref_ref,i1_30 -R 1500,3500,ref_ref,i1_35 -R 1500,4000,ref_ref,i1_40 -S 2000,1000,2000,4000,200,*,DOWN,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 900,3300,900,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1200,2400,1200,3100,100,*,DOWN,POLY -S 600,100,600,1400,100,*,DOWN,NTRANS -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 2700,500,2700,1700,200,*,DOWN,ALU1 -S 2700,300,2700,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 1500,300,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,1000,1500,4000,100,*,DOWN,ALU1 -S 1000,2000,2400,2000,100,*,RIGHT,POLY -S 1800,1400,1800,2600,100,*,UP,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 2700,3000,2700,4500,200,*,DOWN,ALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 950,1000,950,4000,100,*,DOWN,ALU1 -S 300,1000,950,1000,100,*,RIGHT,ALU1 -S 300,4000,300,4500,200,*,UP,ALU1 -S 2000,1000,2000,4000,200,q,DOWN,CALU1 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1500,1000,1500,4000,200,i1,DOWN,CALU1 -V 500,3000,CONT_POLY,* -V 2700,1700,CONT_BODY_P,* -V 2700,500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1400,1500,CONT_POLY,* -V 500,1500,CONT_POLY,* -V 2100,1000,CONT_DIF_N,* -V 900,4700,CONT_BODY_N,* -V 2100,3000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 1000,2000,CONT_POLY,* -V 1400,2500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/a2_x4.sym b/alliance/share/cells/sxlib/a2_x4.sym deleted file mode 100644 index db1efc87..00000000 Binary files a/alliance/share/cells/sxlib/a2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a2_x4.vbe b/alliance/share/cells/sxlib/a2_x4.vbe deleted file mode 100644 index f6955d6e..00000000 --- a/alliance/share/cells/sxlib/a2_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY a2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tphh_i1_q : NATURAL := 269; - CONSTANT tphh_i0_q : NATURAL := 338; - CONSTANT tpll_i0_q : NATURAL := 476; - CONSTANT tpll_i1_q : NATURAL := 518; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a2_x4; - -ARCHITECTURE behaviour_data_flow OF a2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a2_x4" - SEVERITY WARNING; - q <= (i0 and i1) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/a2_x4.vhd b/alliance/share/cells/sxlib/a2_x4.vhd deleted file mode 100644 index 577cea82..00000000 --- a/alliance/share/cells/sxlib/a2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a2_x4; - -ARCHITECTURE RTL OF a2_x4 IS -BEGIN - q <= (i0 AND i1); -END RTL; diff --git a/alliance/share/cells/sxlib/a3_x2.al b/alliance/share/cells/sxlib/a3_x2.al deleted file mode 100644 index 87820e7b..00000000 --- a/alliance/share/cells/sxlib/a3_x2.al +++ /dev/null @@ -1,35 +0,0 @@ -V ALLIANCE : 6 -H a3_x2,L,30/10/99 -C i0,IN,EXTERNAL,9 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,5 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,4 -T P,0.35,2.9,3,8,6,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T P,0.35,5.9,5,3,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00006 -T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00005 -T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00004 -T N,0.35,2.9,1,8,2,0,0.75,0.75,7.3,7.3,3,3.75,tr_00003 -T N,0.35,2.9,2,7,4,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00002 -T N,0.35,2.9,4,3,5,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00001 -S 9,EXTERNAL,i0 -Q 0.00260759 -S 8,EXTERNAL,i1 -Q 0.00282737 -S 7,EXTERNAL,i2 -Q 0.00304715 -S 6,EXTERNAL,vdd -Q 0.00350341 -S 5,EXTERNAL,q -Q 0.00364281 -S 4,EXTERNAL,vss -Q 0.00332715 -S 3,INTERNAL -Q 0.00629467 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/a3_x2.ap b/alliance/share/cells/sxlib/a3_x2.ap deleted file mode 100644 index f29b2379..00000000 --- a/alliance/share/cells/sxlib/a3_x2.ap +++ /dev/null @@ -1,90 +0,0 @@ -V ALLIANCE : 6 -H a3_x2,P, 6/ 9/2000,100 -A 0,0,3000,5000 -R 1500,2500,ref_ref,i2_25 -R 1500,2000,ref_ref,i2_20 -R 1500,1500,ref_ref,i2_15 -R 500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1500,3000,ref_ref,i2_30 -R 1500,3500,ref_ref,i2_35 -R 2500,2000,ref_ref,q_20 -R 2500,2500,ref_ref,q_25 -R 2500,3000,ref_ref,q_30 -R 2500,3500,ref_ref,q_35 -R 2500,4000,ref_ref,q_40 -R 2500,1500,ref_ref,q_15 -R 2500,1000,ref_ref,q_10 -S 1900,2000,2400,2000,300,*,RIGHT,POLY -S 300,300,1100,300,300,*,RIGHT,PTIE -S 2500,3000,2700,3000,200,*,LEFT,ALU1 -S 2500,3500,2700,3500,200,*,LEFT,ALU1 -S 1800,2600,1800,3100,100,*,UP,POLY -S 1400,1900,1400,2600,100,*,UP,POLY -S 1400,2600,1800,2600,100,*,RIGHT,POLY -S 1500,1500,1500,3500,100,*,DOWN,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 300,1000,2000,1000,100,*,RIGHT,ALU1 -S 300,800,300,1700,300,*,UP,NDIF -S 600,600,600,1900,100,*,DOWN,NTRANS -S 1000,600,1000,1900,100,*,DOWN,NTRANS -S 1400,600,1400,1900,100,*,DOWN,NTRANS -S 1000,1900,1000,3100,100,*,UP,POLY -S 600,1900,600,3100,100,*,UP,POLY -S 1000,3100,1200,3100,100,*,LEFT,POLY -S 900,3300,900,4600,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 1000,1500,1000,3500,100,*,DOWN,ALU1 -S 300,4000,2000,4000,100,*,RIGHT,ALU1 -S 2100,2800,2100,4700,300,*,UP,PDIF -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 2400,1400,2400,2600,100,*,UP,POLY -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 2500,950,2500,4050,200,*,DOWN,ALU1 -S 2450,4000,2700,4000,200,*,LEFT,ALU1 -S 2450,1000,2700,1000,200,*,LEFT,ALU1 -S 1500,1500,1500,3500,200,i2,DOWN,CALU1 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 2000,300,2000,1200,400,*,UP,NDIF -S 1700,300,1700,1700,300,*,UP,NDIF -V 1500,4700,CONT_BODY_N,* -V 1100,300,CONT_BODY_P,* -V 700,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 2000,2000,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 300,1000,CONT_DIF_N,* -V 500,2000,CONT_POLY,* -V 900,4500,CONT_DIF_P,* -V 1000,2500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 2700,3000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,1000,CONT_DIF_N,* -V 2100,4500,CONT_DIF_P,* -V 2100,500,CONT_DIF_N,* -V 1700,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/a3_x2.sym b/alliance/share/cells/sxlib/a3_x2.sym deleted file mode 100644 index 64f0ad54..00000000 Binary files a/alliance/share/cells/sxlib/a3_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a3_x2.vbe b/alliance/share/cells/sxlib/a3_x2.vbe deleted file mode 100644 index 7a7b521b..00000000 --- a/alliance/share/cells/sxlib/a3_x2.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY a3_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT tphh_i2_q : NATURAL := 290; - CONSTANT tphh_i1_q : NATURAL := 353; - CONSTANT tphh_i0_q : NATURAL := 395; - CONSTANT tpll_i0_q : NATURAL := 435; - CONSTANT tpll_i1_q : NATURAL := 479; - CONSTANT tpll_i2_q : NATURAL := 521; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a3_x2; - -ARCHITECTURE behaviour_data_flow OF a3_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a3_x2" - SEVERITY WARNING; - q <= ((i0 and i1) and i2) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/a3_x2.vhd b/alliance/share/cells/sxlib/a3_x2.vhd deleted file mode 100644 index 08ae6662..00000000 --- a/alliance/share/cells/sxlib/a3_x2.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a3_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a3_x2; - -ARCHITECTURE RTL OF a3_x2 IS -BEGIN - q <= ((i0 AND i1) AND i2); -END RTL; diff --git a/alliance/share/cells/sxlib/a3_x4.al b/alliance/share/cells/sxlib/a3_x4.al deleted file mode 100644 index a0b7376e..00000000 --- a/alliance/share/cells/sxlib/a3_x4.al +++ /dev/null @@ -1,37 +0,0 @@ -V ALLIANCE : 6 -H a3_x4,L,30/10/99 -C i0,IN,EXTERNAL,9 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,6,4,3,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 -T P,0.35,5.9,3,4,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00009 -T P,0.35,2.9,6,7,4,0,0.75,0.75,7.3,7.3,5.4,10.65,tr_00008 -T P,0.35,2.9,4,8,6,0,0.75,0.75,7.3,7.3,3.6,10.65,tr_00007 -T P,0.35,2.9,6,9,4,0,0.75,0.75,7.3,7.3,1.8,10.65,tr_00006 -T N,0.35,2.9,4,9,5,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00005 -T N,0.35,2.9,3,4,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00004 -T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00003 -T N,0.35,2.9,5,8,1,0,0.75,0.75,7.3,7.3,3,2.25,tr_00002 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00001 -S 9,EXTERNAL,i0 -Q 0.0028158 -S 8,EXTERNAL,i1 -Q 0.00331294 -S 7,EXTERNAL,i2 -Q 0.00325537 -S 6,EXTERNAL,vdd -Q 0.00554878 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00773401 -S 3,EXTERNAL,q -Q 0.00264397 -S 2,EXTERNAL,vss -Q 0.00484372 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/a3_x4.ap b/alliance/share/cells/sxlib/a3_x4.ap deleted file mode 100644 index 2f1c1791..00000000 --- a/alliance/share/cells/sxlib/a3_x4.ap +++ /dev/null @@ -1,96 +0,0 @@ -V ALLIANCE : 6 -H a3_x4,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 2500,1500,ref_ref,q_15 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,1500,ref_ref,i2_15 -R 1500,2000,ref_ref,i2_20 -R 1500,2500,ref_ref,i2_25 -R 1500,3000,ref_ref,i2_30 -R 1500,3500,ref_ref,i2_35 -R 2500,4000,ref_ref,q_40 -R 2500,3500,ref_ref,q_35 -R 2500,3000,ref_ref,q_30 -R 2500,2500,ref_ref,q_25 -R 2500,2000,ref_ref,q_20 -R 2500,1000,ref_ref,q_10 -S 2000,4500,2000,4700,300,*,UP,PDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 600,100,600,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 3200,300,3200,1200,300,*,UP,NDIF -S 2900,100,2900,1400,100,*,DOWN,NTRANS -S 2600,300,2600,1200,300,*,UP,NDIF -S 2300,100,2300,1400,100,*,DOWN,NTRANS -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 3200,2800,3200,4700,300,*,DOWN,PDIF -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 2600,2800,2600,4700,300,*,DOWN,PDIF -S 2300,2600,2300,4900,100,*,UP,PTRANS -S 2900,1400,2900,2600,100,*,UP,POLY -S 2300,1400,2300,2600,100,*,UP,POLY -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 1000,1500,1000,3500,100,*,DOWN,ALU1 -S 1500,1500,1500,3500,100,*,DOWN,ALU1 -S 1800,2900,1800,4200,100,*,UP,PTRANS -S 300,1000,2000,1000,100,*,RIGHT,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 300,4000,2000,4000,100,*,RIGHT,ALU1 -S 1000,2500,1200,2500,300,*,RIGHT,POLY -S 1000,100,1000,1400,100,*,DOWN,NTRANS -S 1400,100,1400,1400,100,*,DOWN,NTRANS -S 1000,1400,1000,2600,100,*,UP,POLY -S 1400,1400,1400,2100,100,*,UP,POLY -S 1600,2900,1800,2900,100,*,RIGHT,POLY -S 1600,1900,1600,2900,100,*,DOWN,POLY -S 1900,2000,2900,2000,300,*,RIGHT,POLY -S 2100,2800,2100,4700,300,*,UP,PDIF -S 300,3100,300,4000,300,*,DOWN,PDIF -S 1200,2900,1200,4200,100,*,UP,PTRANS -S 600,2900,600,4200,100,*,UP,PTRANS -S 1500,3100,1500,4000,300,*,DOWN,PDIF -S 900,3100,900,4600,300,*,DOWN,PDIF -S 1900,300,1900,1200,300,*,UP,NDIF -S 1700,300,1700,1200,300,*,UP,NDIF -S 3200,3000,3200,4500,200,*,DOWN,ALU1 -S 3200,500,3200,1700,200,*,DOWN,ALU1 -S 1200,2400,1200,2900,100,*,DOWN,POLY -S 600,1400,600,2900,100,*,UP,POLY -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 2500,950,2500,4050,200,*,DOWN,ALU1 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 1500,1500,1500,3500,200,i2,DOWN,CALU1 -V 2000,4600,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 500,1500,CONT_POLY,* -V 3200,500,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2000,500,CONT_DIF_N,* -V 2600,1000,CONT_DIF_N,* -V 2600,3000,CONT_DIF_P,* -V 2600,4000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,3500,CONT_DIF_P,* -V 3200,4500,CONT_DIF_P,* -V 2600,3500,CONT_DIF_P,* -V 3200,1700,CONT_BODY_P,* -V 900,4500,CONT_DIF_P,* -V 1000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/a3_x4.sym b/alliance/share/cells/sxlib/a3_x4.sym deleted file mode 100644 index 3f536421..00000000 Binary files a/alliance/share/cells/sxlib/a3_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a3_x4.vbe b/alliance/share/cells/sxlib/a3_x4.vbe deleted file mode 100644 index 556b6b0f..00000000 --- a/alliance/share/cells/sxlib/a3_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY a3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tphh_i2_q : NATURAL := 356; - CONSTANT tphh_i1_q : NATURAL := 428; - CONSTANT tphh_i0_q : NATURAL := 478; - CONSTANT tpll_i0_q : NATURAL := 514; - CONSTANT tpll_i1_q : NATURAL := 554; - CONSTANT tpll_i2_q : NATURAL := 592; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a3_x4; - -ARCHITECTURE behaviour_data_flow OF a3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a3_x4" - SEVERITY WARNING; - q <= ((i0 and i1) and i2) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/a3_x4.vhd b/alliance/share/cells/sxlib/a3_x4.vhd deleted file mode 100644 index 751f7ee5..00000000 --- a/alliance/share/cells/sxlib/a3_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a3_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a3_x4; - -ARCHITECTURE RTL OF a3_x4 IS -BEGIN - q <= ((i0 AND i1) AND i2); -END RTL; diff --git a/alliance/share/cells/sxlib/a4_x2.al b/alliance/share/cells/sxlib/a4_x2.al deleted file mode 100644 index bd8536a8..00000000 --- a/alliance/share/cells/sxlib/a4_x2.al +++ /dev/null @@ -1,42 +0,0 @@ -V ALLIANCE : 6 -H a4_x2,L,30/10/99 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,11,1,6,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 -T P,0.35,2.9,1,10,6,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 -T P,0.35,2.9,6,9,1,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,2.9,1,8,6,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00007 -T P,0.35,2.9,6,7,1,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00006 -T N,0.35,2.9,4,8,5,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00005 -T N,0.35,2.9,2,10,3,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00004 -T N,0.35,2.9,5,7,1,0,0.75,0.75,7.3,7.3,5.4,3.75,tr_00003 -T N,0.35,2.9,3,9,4,0,0.75,0.75,7.3,7.3,3,3.75,tr_00002 -T N,0.35,2.9,2,1,11,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00001 -S 11,EXTERNAL,q -Q 0.00364281 -S 10,EXTERNAL,i0 -Q 0.00288944 -S 9,EXTERNAL,i1 -Q 0.00310922 -S 8,EXTERNAL,i2 -Q 0.00332901 -S 7,EXTERNAL,i3 -Q 0.00318596 -S 6,EXTERNAL,vdd -Q 0.0046087 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.00402115 -S 1,INTERNAL -Q 0.00564944 -EOF diff --git a/alliance/share/cells/sxlib/a4_x2.ap b/alliance/share/cells/sxlib/a4_x2.ap deleted file mode 100644 index cecffc5a..00000000 --- a/alliance/share/cells/sxlib/a4_x2.ap +++ /dev/null @@ -1,107 +0,0 @@ -V ALLIANCE : 6 -H a4_x2,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 1500,2500,ref_ref,i2_25 -R 1000,3000,ref_ref,i1_30 -R 2000,1500,ref_ref,i3_15 -R 2000,2000,ref_ref,i3_20 -R 2000,2500,ref_ref,i3_25 -R 2000,3000,ref_ref,i3_30 -R 2000,3500,ref_ref,i3_35 -R 1500,3500,ref_ref,i2_35 -R 1500,3000,ref_ref,i2_30 -R 1000,3500,ref_ref,i1_35 -R 1500,2000,ref_ref,i2_20 -R 1500,1500,ref_ref,i2_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 3000,4000,ref_ref,q_40 -R 3000,3500,ref_ref,q_35 -R 3000,3000,ref_ref,q_30 -R 3000,2500,ref_ref,q_25 -R 3000,2000,ref_ref,q_20 -R 3000,1500,ref_ref,q_15 -R 3000,1000,ref_ref,q_10 -R 500,1000,ref_ref,i0_10 -R 1000,1000,ref_ref,i1_10 -R 1500,1000,ref_ref,i2_10 -S 300,4000,300,4500,200,*,UP,ALU1 -S 2950,4000,3200,4000,200,*,RIGHT,ALU1 -S 2950,1000,3200,1000,200,*,LEFT,ALU1 -S 3000,950,3000,4050,200,*,DOWN,ALU1 -S 900,4000,2550,4000,100,*,RIGHT,ALU1 -S 2100,1000,2550,1000,100,*,RIGHT,ALU1 -S 2550,1000,2550,4000,100,*,DOWN,ALU1 -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 900,3300,900,4200,300,*,DOWN,PDIF -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 1500,3300,1500,4600,300,*,DOWN,PDIF -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 1000,3100,1200,3100,100,*,RIGHT,POLY -S 1600,3100,1800,3100,100,*,RIGHT,POLY -S 2100,3100,2400,3100,100,*,LEFT,POLY -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 3200,2800,3200,4700,300,*,DOWN,PDIF -S 2900,1400,2900,2600,100,*,UP,POLY -S 2900,100,2900,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 2400,2500,2900,2500,300,*,RIGHT,POLY -S 3200,300,3200,1200,300,*,UP,NDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 1800,1900,2100,1900,100,*,RIGHT,POLY -S 1600,2400,1600,3100,100,*,UP,POLY -S 2100,1900,2100,3100,100,*,DOWN,POLY -S 1400,1900,1400,2600,100,*,UP,POLY -S 1000,1900,1000,3100,100,*,UP,POLY -S 600,1900,600,3100,100,*,DOWN,POLY -S 1000,600,1000,1900,100,*,DOWN,NTRANS -S 1800,600,1800,1900,100,*,DOWN,NTRANS -S 600,600,600,1900,100,*,DOWN,NTRANS -S 1400,600,1400,1900,100,*,DOWN,NTRANS -S 300,400,300,1700,300,*,UP,NDIF -S 2000,800,2000,1700,300,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 3000,3500,3200,3500,200,*,RIGHT,ALU1 -S 3000,3000,3200,3000,200,*,RIGHT,ALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 1500,1000,1500,3500,200,i2,DOWN,CALU1 -S 1000,1000,1000,3500,200,i1,DOWN,CALU1 -S 2000,1500,2000,3500,200,i3,DOWN,CALU1 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -V 300,4000,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 900,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 300,500,CONT_DIF_N,* -V 1000,2500,CONT_POLY,* -V 2600,4700,CONT_DIF_P,* -V 2500,2500,CONT_POLY,* -V 3200,4000,CONT_DIF_P,* -V 3200,3500,CONT_DIF_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 2600,400,CONT_DIF_N,* -V 2000,2000,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 1000,300,CONT_BODY_P,* -V 1800,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/a4_x2.sym b/alliance/share/cells/sxlib/a4_x2.sym deleted file mode 100644 index 716d5421..00000000 Binary files a/alliance/share/cells/sxlib/a4_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a4_x2.vbe b/alliance/share/cells/sxlib/a4_x2.vbe deleted file mode 100644 index 3a635396..00000000 --- a/alliance/share/cells/sxlib/a4_x2.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY a4_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT tphh_i0_q : NATURAL := 374; - CONSTANT tphh_i1_q : NATURAL := 441; - CONSTANT tpll_i3_q : NATURAL := 455; - CONSTANT tphh_i2_q : NATURAL := 482; - CONSTANT tpll_i2_q : NATURAL := 498; - CONSTANT tphh_i3_q : NATURAL := 506; - CONSTANT tpll_i1_q : NATURAL := 539; - CONSTANT tpll_i0_q : NATURAL := 578; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a4_x2; - -ARCHITECTURE behaviour_data_flow OF a4_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a4_x2" - SEVERITY WARNING; - q <= (((i0 and i1) and i2) and i3) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/a4_x2.vhd b/alliance/share/cells/sxlib/a4_x2.vhd deleted file mode 100644 index 5819d66a..00000000 --- a/alliance/share/cells/sxlib/a4_x2.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a4_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a4_x2; - -ARCHITECTURE RTL OF a4_x2 IS -BEGIN - q <= (((i0 AND i1) AND i2) AND i3); -END RTL; diff --git a/alliance/share/cells/sxlib/a4_x4.al b/alliance/share/cells/sxlib/a4_x4.al deleted file mode 100644 index 7ce75993..00000000 --- a/alliance/share/cells/sxlib/a4_x4.al +++ /dev/null @@ -1,45 +0,0 @@ -V ALLIANCE : 6 -H a4_x4,L,30/10/99 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,5 -T P,0.35,5.9,11,3,6,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00013 -T P,0.35,5.9,11,3,6,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00012 -T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 -T P,0.35,2.9,3,8,6,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 -T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00009 -T P,0.35,2.9,3,10,6,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 -T N,0.35,2.9,11,3,5,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00007 -T N,0.35,2.9,11,3,5,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00006 -T N,0.35,2.9,5,3,11,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00005 -T N,0.35,2.9,1,9,4,0,0.75,0.75,7.3,7.3,3,3.75,tr_00004 -T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,5.4,3.75,tr_00003 -T N,0.35,2.9,5,10,1,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00002 -T N,0.35,2.9,4,8,2,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00001 -S 11,EXTERNAL,q -Q 0.00264397 -S 10,EXTERNAL,i0 -Q 0.00288944 -S 9,EXTERNAL,i1 -Q 0.00310922 -S 8,EXTERNAL,i2 -Q 0.00332901 -S 7,EXTERNAL,i3 -Q 0.00318597 -S 6,EXTERNAL,vdd -Q 0.00665407 -S 5,EXTERNAL,vss -Q 0.00571399 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.0070012 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/a4_x4.ap b/alliance/share/cells/sxlib/a4_x4.ap deleted file mode 100644 index 08860dfc..00000000 --- a/alliance/share/cells/sxlib/a4_x4.ap +++ /dev/null @@ -1,116 +0,0 @@ -V ALLIANCE : 6 -H a4_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 1500,1000,ref_ref,i2_10 -R 1000,1000,ref_ref,i1_10 -R 500,1000,ref_ref,i0_10 -R 3000,1000,ref_ref,q_10 -R 3000,1500,ref_ref,q_15 -R 3000,2000,ref_ref,q_20 -R 3000,2500,ref_ref,q_25 -R 3000,3000,ref_ref,q_30 -R 3000,3500,ref_ref,q_35 -R 3000,4000,ref_ref,q_40 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,1500,ref_ref,i2_15 -R 1500,2000,ref_ref,i2_20 -R 1000,3500,ref_ref,i1_35 -R 1500,3000,ref_ref,i2_30 -R 1500,3500,ref_ref,i2_35 -R 2000,3500,ref_ref,i3_35 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,2000,ref_ref,i3_20 -R 2000,1500,ref_ref,i3_15 -R 1000,3000,ref_ref,i1_30 -R 1500,2500,ref_ref,i2_25 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 2000,1500,2000,3500,200,i3,DOWN,CALU1 -S 1000,1000,1000,3500,200,i1,DOWN,CALU1 -S 1500,1000,1500,3500,200,i2,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 300,4000,300,4500,200,*,UP,ALU1 -S 3000,950,3000,4050,200,*,DOWN,ALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 2000,900,2000,1700,300,*,UP,NDIF -S 2550,1000,2550,4000,100,*,DOWN,ALU1 -S 900,4000,2550,4000,100,*,RIGHT,ALU1 -S 2100,1000,2550,1000,100,*,RIGHT,ALU1 -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 300,400,300,1700,300,*,UP,NDIF -S 1400,600,1400,1900,100,*,DOWN,NTRANS -S 600,600,600,1900,100,*,DOWN,NTRANS -S 1800,600,1800,1900,100,*,DOWN,NTRANS -S 1000,600,1000,1900,100,*,DOWN,NTRANS -S 600,1900,600,3100,100,*,DOWN,POLY -S 1000,1900,1000,3100,100,*,UP,POLY -S 1400,1900,1400,2600,100,*,UP,POLY -S 2100,1900,2100,3100,100,*,DOWN,POLY -S 1600,2400,1600,3100,100,*,UP,POLY -S 1800,1900,2100,1900,100,*,RIGHT,POLY -S 3200,300,3200,1200,300,*,UP,NDIF -S 3200,2800,3200,4700,300,*,DOWN,PDIF -S 1000,3100,1200,3100,100,*,RIGHT,POLY -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 300,3300,300,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 900,3300,900,4200,300,*,DOWN,PDIF -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 2800,100,2800,1400,100,*,DOWN,NTRANS -S 2800,1400,2800,2600,100,*,UP,POLY -S 3400,100,3400,1400,100,*,DOWN,NTRANS -S 2800,2600,2800,4900,100,*,UP,PTRANS -S 3400,2600,3400,4900,100,*,DOWN,PTRANS -S 3700,2800,3700,4700,300,*,UP,PDIF -S 3700,300,3700,1200,300,*,DOWN,NDIF -S 3700,3000,3700,4500,200,*,UP,ALU1 -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 2400,2500,3400,2500,300,*,RIGHT,POLY -S 3700,500,3700,1700,200,*,DOWN,ALU1 -S 1450,3300,1450,4600,200,*,DOWN,PDIF -S 1700,3100,1700,4400,100,*,UP,PTRANS -S 2300,3100,2300,4400,100,*,UP,PTRANS -S 2100,3100,2300,3100,100,*,LEFT,POLY -S 1600,3100,1700,3100,100,*,RIGHT,POLY -S 2550,2800,2550,4700,200,*,DOWN,PDIF -V 300,4000,CONT_DIF_P,* -V 1800,300,CONT_BODY_P,* -V 1000,300,CONT_BODY_P,* -V 1500,2500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 2100,1000,CONT_DIF_N,* -V 2500,2500,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 300,500,CONT_DIF_N,* -V 300,4500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 2500,400,CONT_DIF_N,* -V 3100,1000,CONT_DIF_N,* -V 3100,4000,CONT_DIF_P,* -V 3100,3000,CONT_DIF_P,* -V 3100,3500,CONT_DIF_P,* -V 2500,4700,CONT_DIF_P,* -V 3700,1000,CONT_DIF_N,* -V 3700,500,CONT_DIF_N,* -V 3700,4500,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 3700,3500,CONT_DIF_P,* -V 3700,3000,CONT_DIF_P,* -V 3700,1700,CONT_BODY_P,* -V 1500,4700,CONT_DIF_P,* -V 2000,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/a4_x4.sym b/alliance/share/cells/sxlib/a4_x4.sym deleted file mode 100644 index d6f59e2b..00000000 Binary files a/alliance/share/cells/sxlib/a4_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/a4_x4.vbe b/alliance/share/cells/sxlib/a4_x4.vbe deleted file mode 100644 index 4f96afa4..00000000 --- a/alliance/share/cells/sxlib/a4_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY a4_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 540; - CONSTANT rdown_i1_q : NATURAL := 540; - CONSTANT rdown_i2_q : NATURAL := 540; - CONSTANT rdown_i3_q : NATURAL := 540; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tphh_i0_q : NATURAL := 505; - CONSTANT tpll_i3_q : NATURAL := 538; - CONSTANT tpll_i2_q : NATURAL := 576; - CONSTANT tphh_i1_q : NATURAL := 578; - CONSTANT tpll_i1_q : NATURAL := 614; - CONSTANT tphh_i2_q : NATURAL := 627; - CONSTANT tpll_i0_q : NATURAL := 650; - CONSTANT tphh_i3_q : NATURAL := 661; - CONSTANT transistors : NATURAL := 13 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END a4_x4; - -ARCHITECTURE behaviour_data_flow OF a4_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on a4_x4" - SEVERITY WARNING; - q <= (((i0 and i1) and i2) and i3) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/a4_x4.vhd b/alliance/share/cells/sxlib/a4_x4.vhd deleted file mode 100644 index 93ffcf82..00000000 --- a/alliance/share/cells/sxlib/a4_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY a4_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END a4_x4; - -ARCHITECTURE RTL OF a4_x4 IS -BEGIN - q <= (((i0 AND i1) AND i2) AND i3); -END RTL; diff --git a/alliance/share/cells/sxlib/an12_x1.al b/alliance/share/cells/sxlib/an12_x1.al deleted file mode 100644 index fd469213..00000000 --- a/alliance/share/cells/sxlib/an12_x1.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 6 -H an12_x1,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,4,7,1,0,0.75,0.75,13.3,13.3,2.7,11.25,tr_00006 -T P,0.35,5.9,5,3,4,0,0.75,0.75,13.3,13.3,3.9,11.25,tr_00005 -T P,0.35,2.9,3,6,5,0,0.75,0.75,7.3,7.3,5.7,9.75,tr_00004 -T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,2.1,3,tr_00003 -T N,0.35,1.4,1,3,2,0,0.75,0.75,4.3,4.3,3.9,3,tr_00002 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,5.7,3,tr_00001 -S 7,EXTERNAL,i0 -Q 0.00319019 -S 6,EXTERNAL,i1 -Q 0.00362068 -S 5,EXTERNAL,vdd -Q 0.00298567 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00417012 -S 2,EXTERNAL,vss -Q 0.00351447 -S 1,EXTERNAL,q -Q 0.00384845 -EOF diff --git a/alliance/share/cells/sxlib/an12_x1.ap b/alliance/share/cells/sxlib/an12_x1.ap deleted file mode 100644 index c77449fb..00000000 --- a/alliance/share/cells/sxlib/an12_x1.ap +++ /dev/null @@ -1,84 +0,0 @@ -V ALLIANCE : 6 -H an12_x1,P, 6/ 9/2000,100 -A 0,0,2500,5000 -R 1500,1000,ref_ref,i1_10 -R 500,1000,ref_ref,q_10 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2500,ref_ref,i0_25 -R 500,4000,ref_ref,q_40 -R 500,3500,ref_ref,q_35 -R 1500,2500,ref_ref,i1_25 -R 1500,3000,ref_ref,i1_30 -R 1500,3500,ref_ref,i1_35 -R 1500,4000,ref_ref,i1_40 -R 500,3000,ref_ref,q_30 -R 500,2500,ref_ref,q_25 -R 500,1500,ref_ref,q_15 -R 1000,2000,ref_ref,i0_20 -R 1000,1500,ref_ref,i0_15 -R 1500,1500,ref_ref,i1_15 -R 1500,2000,ref_ref,i1_20 -S 700,2000,900,2000,300,*,LEFT,POLY -S 1700,1500,1900,1500,300,*,RIGHT,POLY -S 1700,2500,1900,2500,300,*,RIGHT,POLY -S 500,1000,500,1550,200,*,DOWN,ALU1 -S 250,2500,400,2500,200,*,LEFT,ALU1 -S 250,1500,500,1500,200,*,RIGHT,ALU1 -S 300,1450,300,2550,200,*,DOWN,ALU1 -S 900,2000,900,2600,100,*,UP,POLY -S 700,2000,900,2000,100,*,RIGHT,POLY -S 700,1400,700,2000,100,*,UP,POLY -S 1900,2400,1900,2600,100,*,UP,POLY -S 1900,1400,1900,1600,100,*,UP,POLY -S 1500,1500,1700,1500,200,*,LEFT,ALU1 -S 1500,2500,1700,2500,200,*,LEFT,ALU1 -S 2200,1000,2200,3500,100,*,UP,ALU1 -S 1300,2000,2200,2000,100,*,RIGHT,POLY -S 2200,2800,2200,3700,300,*,UP,PDIF -S 2200,800,2200,1200,300,*,DOWN,NDIF -S 1300,2050,1300,2600,100,*,DOWN,POLY -S 400,2800,400,4200,300,*,DOWN,PDIF -S 1900,2600,1900,3900,100,*,UP,PTRANS -S 600,2800,600,4200,300,*,DOWN,PDIF -S 1300,2600,1300,4900,100,*,UP,PTRANS -S 1600,2800,1600,4700,300,*,UP,PDIF -S 900,2600,900,4900,100,*,UP,PTRANS -S 1900,600,1900,1400,100,*,DOWN,NTRANS -S 1300,600,1300,1400,100,*,DOWN,NTRANS -S 1600,400,1600,1200,300,*,UP,NDIF -S 400,400,400,1200,300,*,UP,NDIF -S 700,600,700,1400,100,*,DOWN,NTRANS -S 1000,800,1000,1200,300,*,UP,NDIF -S 1300,1400,1300,2000,100,*,UP,POLY -S 450,1000,1000,1000,200,*,LEFT,ALU1 -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 1500,1000,1500,4000,200,i1,DOWN,CALU1 -S 1000,1500,1000,4000,200,i0,DOWN,CALU1 -S 500,2500,500,4000,200,q,DOWN,CALU1 -S 500,1000,500,1500,200,q,DOWN,CALU1 -S 500,2450,500,4000,200,*,DOWN,ALU1 -V 900,2000,CONT_POLY,* -V 1000,300,CONT_BODY_P,* -V 2200,300,CONT_BODY_P,* -V 1700,1500,CONT_POLY,* -V 1700,2500,CONT_POLY,* -V 2200,2000,CONT_POLY,* -V 2200,1000,CONT_DIF_N,* -V 2200,3500,CONT_DIF_P,* -V 2200,4700,CONT_BODY_N,* -V 400,4000,CONT_DIF_P,* -V 400,3500,CONT_DIF_P,* -V 400,3000,CONT_DIF_P,* -V 1600,4500,CONT_DIF_P,* -V 2200,3000,CONT_DIF_P,* -V 1600,500,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/an12_x1.sym b/alliance/share/cells/sxlib/an12_x1.sym deleted file mode 100644 index eafa148f..00000000 Binary files a/alliance/share/cells/sxlib/an12_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/an12_x1.vbe b/alliance/share/cells/sxlib/an12_x1.vbe deleted file mode 100644 index 10267b44..00000000 --- a/alliance/share/cells/sxlib/an12_x1.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY an12_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 3640; - CONSTANT rdown_i1_q : NATURAL := 3640; - CONSTANT rup_i0_q : NATURAL := 3210; - CONSTANT rup_i1_q : NATURAL := 3210; - CONSTANT tplh_i0_q : NATURAL := 168; - CONSTANT tphl_i0_q : NATURAL := 200; - CONSTANT tphh_i1_q : NATURAL := 285; - CONSTANT tpll_i1_q : NATURAL := 405; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END an12_x1; - -ARCHITECTURE behaviour_data_flow OF an12_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on an12_x1" - SEVERITY WARNING; - q <= (not (i0) and i1) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/an12_x1.vhd b/alliance/share/cells/sxlib/an12_x1.vhd deleted file mode 100644 index 6779ed37..00000000 --- a/alliance/share/cells/sxlib/an12_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY an12_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END an12_x1; - -ARCHITECTURE RTL OF an12_x1 IS -BEGIN - q <= (NOT(i0) AND i1); -END RTL; diff --git a/alliance/share/cells/sxlib/an12_x4.al b/alliance/share/cells/sxlib/an12_x4.al deleted file mode 100644 index 95b23dae..00000000 --- a/alliance/share/cells/sxlib/an12_x4.al +++ /dev/null @@ -1,34 +0,0 @@ -V ALLIANCE : 6 -H an12_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,5,6,4,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00010 -T P,0.35,2.9,1,4,5,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00009 -T P,0.35,5.9,8,1,5,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00008 -T P,0.35,5.9,5,1,8,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00007 -T P,0.35,2.9,5,7,1,0,0.75,0.75,7.3,7.3,6.6,11.25,tr_00006 -T N,0.35,1.4,3,6,4,0,0.75,0.75,4.3,4.3,1.8,2.1,tr_00005 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00004 -T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00003 -T N,0.35,2.9,3,1,8,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00002 -T N,0.35,2.9,8,1,3,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00001 -S 8,EXTERNAL,q -Q 0.00258522 -S 7,EXTERNAL,i1 -Q 0.00400776 -S 6,EXTERNAL,i0 -Q 0.00372902 -S 5,EXTERNAL,vdd -Q 0.00606652 -S 4,INTERNAL -Q 0.00525013 -S 3,EXTERNAL,vss -Q 0.00536146 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0.00603296 -EOF diff --git a/alliance/share/cells/sxlib/an12_x4.ap b/alliance/share/cells/sxlib/an12_x4.ap deleted file mode 100644 index eaf81a9e..00000000 --- a/alliance/share/cells/sxlib/an12_x4.ap +++ /dev/null @@ -1,103 +0,0 @@ -V ALLIANCE : 6 -H an12_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 2500,1500,ref_ref,i1_15 -R 2500,2000,ref_ref,i1_20 -R 2500,2500,ref_ref,i1_25 -R 2500,3000,ref_ref,i1_30 -R 2500,3500,ref_ref,i1_35 -R 2500,4000,ref_ref,i1_40 -R 3000,4000,ref_ref,q_40 -R 3000,3500,ref_ref,q_35 -R 3000,3000,ref_ref,q_30 -R 3000,2500,ref_ref,q_25 -R 3000,2000,ref_ref,q_20 -R 3000,1500,ref_ref,q_15 -R 3000,1000,ref_ref,q_10 -R 2500,1000,ref_ref,i1_10 -R 1000,1500,ref_ref,i0_15 -R 1000,3000,ref_ref,i0_30 -R 1000,3500,ref_ref,i0_35 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,1000,ref_ref,i0_10 -R 1000,4000,ref_ref,i0_40 -S 3000,1000,3000,4000,200,*,DOWN,ALU1 -S 3700,3000,3700,4500,200,*,DOWN,ALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 3700,500,3700,1700,200,*,DOWN,ALU1 -S 2500,1000,2500,4000,100,*,DOWN,ALU1 -S 1950,1000,1950,4000,100,*,DOWN,ALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 2000,2000,3400,2000,100,*,RIGHT,POLY -S 2800,1400,2800,2600,100,*,UP,POLY -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 2200,2500,2500,2500,300,*,RIGHT,POLY -S 2200,1500,2500,1500,300,*,RIGHT,POLY -S 2200,2400,2200,3100,100,*,DOWN,POLY -S 3700,300,3700,1200,300,*,UP,NDIF -S 3400,100,3400,1400,100,*,DOWN,NTRANS -S 2500,300,2500,1200,300,*,UP,NDIF -S 3100,300,3100,1200,300,*,UP,NDIF -S 2800,100,2800,1400,100,*,DOWN,NTRANS -S 2200,100,2200,1400,100,*,DOWN,NTRANS -S 2200,3100,2200,4400,100,*,UP,PTRANS -S 3100,2800,3100,4700,300,*,DOWN,PDIF -S 2500,2800,2500,4700,300,*,DOWN,PDIF -S 3700,2800,3700,4700,300,*,DOWN,PDIF -S 3400,2600,3400,4900,100,*,UP,PTRANS -S 2800,2600,2800,4900,100,*,UP,PTRANS -S 1900,3300,1900,4200,300,*,DOWN,PDIF -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 1600,3100,1600,4400,100,*,UP,PTRANS -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,1000,1950,1000,100,*,RIGHT,ALU1 -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,500,900,900,300,*,UP,NDIF -S 600,300,600,1100,100,*,UP,NTRANS -S 300,500,300,900,300,*,UP,NDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,DOWN,PDIF -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 1100,3300,1100,4600,700,*,DOWN,PDIF -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 300,2500,1600,2500,100,*,RIGHT,POLY -S 1600,1400,1600,3100,100,*,DOWN,POLY -S 1600,1400,1800,1400,100,*,RIGHT,POLY -S 600,3100,1000,3100,100,*,RIGHT,POLY -S 1000,3000,1000,3100,100,*,DOWN,POLY -S 600,1100,1000,1100,100,*,RIGHT,POLY -S 1000,1100,1000,1200,100,*,UP,POLY -S 2500,1000,2500,4000,200,i1,DOWN,CALU1 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -V 1900,3500,CONT_DIF_P,* -V 2000,2000,CONT_POLY,* -V 2400,2500,CONT_POLY,* -V 2400,1500,CONT_POLY,* -V 3700,1700,CONT_BODY_P,* -V 2500,500,CONT_DIF_N,* -V 3100,1000,CONT_DIF_N,* -V 3700,500,CONT_DIF_N,* -V 3700,1000,CONT_DIF_N,* -V 2500,4500,CONT_DIF_P,* -V 3700,4500,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 1900,4000,CONT_DIF_P,* -V 1900,4700,CONT_BODY_N,* -V 3100,3000,CONT_DIF_P,* -V 3100,3500,CONT_DIF_P,* -V 3100,4000,CONT_DIF_P,* -V 3700,3500,CONT_DIF_P,* -V 3700,3000,CONT_DIF_P,* -V 1300,4500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1000,3000,CONT_POLY,* -V 900,4500,CONT_DIF_P,* -V 300,2500,CONT_POLY,* -V 1000,1200,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/an12_x4.sym b/alliance/share/cells/sxlib/an12_x4.sym deleted file mode 100644 index 4b6274ce..00000000 Binary files a/alliance/share/cells/sxlib/an12_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/an12_x4.vbe b/alliance/share/cells/sxlib/an12_x4.vbe deleted file mode 100644 index 0d030a6c..00000000 --- a/alliance/share/cells/sxlib/an12_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY an12_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tphh_i1_q : NATURAL := 269; - CONSTANT tphl_i0_q : NATURAL := 461; - CONSTANT tplh_i0_q : NATURAL := 471; - CONSTANT tpll_i1_q : NATURAL := 518; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END an12_x4; - -ARCHITECTURE behaviour_data_flow OF an12_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on an12_x4" - SEVERITY WARNING; - q <= (not (i0) and i1) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/an12_x4.vhd b/alliance/share/cells/sxlib/an12_x4.vhd deleted file mode 100644 index cc1252a1..00000000 --- a/alliance/share/cells/sxlib/an12_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY an12_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END an12_x4; - -ARCHITECTURE RTL OF an12_x4 IS -BEGIN - q <= (NOT(i0) AND i1); -END RTL; diff --git a/alliance/share/cells/sxlib/ao22_x2.al b/alliance/share/cells/sxlib/ao22_x2.al deleted file mode 100644 index 7a3497ad..00000000 --- a/alliance/share/cells/sxlib/ao22_x2.al +++ /dev/null @@ -1,35 +0,0 @@ -V ALLIANCE : 6 -H ao22_x2,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,6 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,9,6,2,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,2.9,5,8,9,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T P,0.35,2.9,2,7,5,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00006 -T P,0.35,5.9,5,2,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 -T N,0.35,2.9,4,2,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,1.4,1,7,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 -T N,0.35,1.4,3,6,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 -T N,0.35,1.4,2,8,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 9,INTERNAL -Q 0 -S 8,EXTERNAL,i0 -Q 0.00295462 -S 7,EXTERNAL,i2 -Q 0.00371745 -S 6,EXTERNAL,i1 -Q 0.00344928 -S 5,EXTERNAL,vdd -Q 0.00367968 -S 4,EXTERNAL,q -Q 0.00358405 -S 3,INTERNAL -Q 0.00114171 -S 2,INTERNAL -Q 0.00464422 -S 1,EXTERNAL,vss -Q 0.00367968 -EOF diff --git a/alliance/share/cells/sxlib/ao22_x2.ap b/alliance/share/cells/sxlib/ao22_x2.ap deleted file mode 100644 index 9b7b6482..00000000 --- a/alliance/share/cells/sxlib/ao22_x2.ap +++ /dev/null @@ -1,97 +0,0 @@ -V ALLIANCE : 6 -H ao22_x2,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 500,4000,ref_ref,i0_40 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 2000,4000,ref_ref,i2_40 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 2500,4000,ref_ref,q_40 -R 2500,3500,ref_ref,q_35 -R 2500,3000,ref_ref,q_30 -R 2500,2500,ref_ref,q_25 -R 2500,2000,ref_ref,q_20 -R 2500,1500,ref_ref,q_15 -R 2500,1000,ref_ref,q_10 -R 2000,1000,ref_ref,i2_10 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 2100,2800,2100,4700,300,*,UP,PDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 1800,3100,1800,4400,100,*,DOWN,PTRANS -S 300,3300,300,4600,300,*,UP,PDIF -S 900,3300,900,4200,300,*,UP,PDIF -S 1500,3300,1500,4200,300,*,UP,PDIF -S 2400,2600,2400,4900,100,*,DOWN,PTRANS -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 900,800,900,1600,300,*,DOWN,NDIF -S 2400,100,2400,1400,100,*,UP,NTRANS -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 1800,600,1800,1400,100,*,UP,NTRANS -S 300,800,300,1200,300,*,DOWN,NDIF -S 1500,800,1500,1200,300,*,DOWN,NDIF -S 1200,600,1200,1400,100,*,UP,NTRANS -S 600,600,600,1400,100,*,UP,NTRANS -S 1400,2100,2400,2100,100,*,RIGHT,POLY -S 1000,1800,1000,2100,300,*,UP,POLY -S 1800,2600,2100,2600,100,*,LEFT,POLY -S 1800,2600,1800,3100,100,*,DOWN,POLY -S 900,3100,1200,3100,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 900,1800,1200,1800,100,*,RIGHT,POLY -S 1200,1400,1200,1800,100,*,DOWN,POLY -S 600,1400,600,3100,100,*,UP,POLY -S 2400,1400,2400,2600,100,*,UP,POLY -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 2500,3500,2700,3500,200,*,RIGHT,ALU1 -S 2500,4000,2700,4000,200,*,RIGHT,ALU1 -S 2500,1000,2700,1000,200,*,RIGHT,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 1000,2000,1000,4000,100,*,UP,ALU1 -S 300,1000,1500,1000,100,*,RIGHT,ALU1 -S 1500,1500,1500,4000,100,*,DOWN,ALU1 -S 900,1500,1500,1500,100,*,RIGHT,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 2500,3000,2700,3000,200,*,RIGHT,ALU1 -S 2500,950,2500,4050,200,*,DOWN,ALU1 -V 2700,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 2100,4500,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 900,1500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 1500,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 1500,2200,CONT_POLY,* -V 1000,3000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/ao22_x2.sym b/alliance/share/cells/sxlib/ao22_x2.sym deleted file mode 100644 index ce180b7b..00000000 Binary files a/alliance/share/cells/sxlib/ao22_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ao22_x2.vbe b/alliance/share/cells/sxlib/ao22_x2.vbe deleted file mode 100644 index 7cfca61f..00000000 --- a/alliance/share/cells/sxlib/ao22_x2.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY ao22_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT tphh_i2_q : NATURAL := 420; - CONSTANT tpll_i2_q : NATURAL := 425; - CONSTANT tpll_i0_q : NATURAL := 447; - CONSTANT tphh_i1_q : NATURAL := 493; - CONSTANT tpll_i1_q : NATURAL := 526; - CONSTANT tphh_i0_q : NATURAL := 558; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END ao22_x2; - -ARCHITECTURE behaviour_data_flow OF ao22_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ao22_x2" - SEVERITY WARNING; - q <= ((i0 or i1) and i2) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/ao22_x2.vhd b/alliance/share/cells/sxlib/ao22_x2.vhd deleted file mode 100644 index e0a0dd3e..00000000 --- a/alliance/share/cells/sxlib/ao22_x2.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ao22_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ao22_x2; - -ARCHITECTURE RTL OF ao22_x2 IS -BEGIN - q <= ((i0 OR i1) AND i2); -END RTL; diff --git a/alliance/share/cells/sxlib/ao22_x4.al b/alliance/share/cells/sxlib/ao22_x4.al deleted file mode 100644 index 97b82f3d..00000000 --- a/alliance/share/cells/sxlib/ao22_x4.al +++ /dev/null @@ -1,37 +0,0 @@ -V ALLIANCE : 6 -H ao22_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,2.9,3,6,5,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 -T P,0.35,2.9,5,8,9,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 -T P,0.35,2.9,9,7,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,5.9,5,3,4,0,0.75,0.75,13.3,13.3,8.1,11.25,tr_00007 -T P,0.35,5.9,4,3,5,0,0.75,0.75,13.3,13.3,9.9,11.25,tr_00006 -T N,0.35,1.4,3,8,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 -T N,0.35,1.4,1,7,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00004 -T N,0.35,1.4,2,6,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 -T N,0.35,2.9,2,3,4,0,0.75,0.75,7.3,7.3,9.9,2.25,tr_00002 -T N,0.35,2.9,4,3,2,0,0.75,0.75,7.3,7.3,8.1,2.25,tr_00001 -S 9,INTERNAL -Q 0 -S 8,EXTERNAL,i0 -Q 0.00295461 -S 7,EXTERNAL,i1 -Q 0.00344928 -S 6,EXTERNAL,i2 -Q 0.00371745 -S 5,EXTERNAL,vdd -Q 0.00606652 -S 4,EXTERNAL,q -Q 0.00258522 -S 3,INTERNAL -Q 0.00618269 -S 2,EXTERNAL,vss -Q 0.00512644 -S 1,INTERNAL -Q 0.00114171 -EOF diff --git a/alliance/share/cells/sxlib/ao22_x4.ap b/alliance/share/cells/sxlib/ao22_x4.ap deleted file mode 100644 index d4d655f2..00000000 --- a/alliance/share/cells/sxlib/ao22_x4.ap +++ /dev/null @@ -1,108 +0,0 @@ -V ALLIANCE : 6 -H ao22_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 2000,1000,ref_ref,i2_10 -R 3000,1500,ref_ref,q_15 -R 3000,2000,ref_ref,q_20 -R 3000,2500,ref_ref,q_25 -R 3000,3000,ref_ref,q_30 -R 3000,3500,ref_ref,q_35 -R 3000,4000,ref_ref,q_40 -R 3000,1000,ref_ref,q_10 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 2000,4000,ref_ref,i2_40 -R 2000,3500,ref_ref,i2_35 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 500,4000,ref_ref,i0_40 -R 1000,4000,ref_ref,i1_40 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 900,1500,1500,1500,100,*,RIGHT,ALU1 -S 1500,1500,1500,4000,100,*,DOWN,ALU1 -S 300,1000,1500,1000,100,*,RIGHT,ALU1 -S 1000,2000,1000,4000,100,*,UP,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 3600,500,3600,1000,200,*,DOWN,ALU1 -S 3600,3000,3600,4500,200,*,UP,ALU1 -S 3000,1000,3000,4000,200,*,DOWN,ALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 600,1400,600,3100,100,*,UP,POLY -S 1200,1400,1200,1800,100,*,DOWN,POLY -S 900,1800,1200,1800,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 900,3100,1200,3100,100,*,RIGHT,POLY -S 1800,2600,1800,3100,100,*,DOWN,POLY -S 1800,2600,2100,2600,100,*,LEFT,POLY -S 2700,1400,2700,2600,100,*,UP,POLY -S 1400,2100,3300,2100,100,*,RIGHT,POLY -S 1000,1800,1000,2100,300,*,UP,POLY -S 3300,1400,3300,2600,100,*,UP,POLY -S 600,600,600,1400,100,*,UP,NTRANS -S 1200,600,1200,1400,100,*,UP,NTRANS -S 1500,800,1500,1200,300,*,DOWN,NDIF -S 300,800,300,1200,300,*,DOWN,NDIF -S 1800,600,1800,1400,100,*,UP,NTRANS -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 3300,100,3300,1400,100,*,UP,NTRANS -S 900,800,900,1600,300,*,DOWN,NDIF -S 2700,100,2700,1400,100,*,UP,NTRANS -S 3000,300,3000,1200,300,*,DOWN,NDIF -S 3600,300,3600,1200,300,*,DOWN,NDIF -S 2400,300,2400,1200,300,*,DOWN,NDIF -S 2400,2800,2400,4700,300,*,UP,PDIF -S 1500,3300,1500,4200,300,*,UP,PDIF -S 900,3300,900,4200,300,*,UP,PDIF -S 300,3300,300,4600,300,*,UP,PDIF -S 1800,3100,1800,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 2700,2600,2700,4900,100,*,DOWN,PTRANS -S 3000,2800,3000,4700,300,*,UP,PDIF -S 3300,2600,3300,4900,100,*,DOWN,PTRANS -S 3600,2800,3600,4700,300,*,UP,PDIF -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -V 1000,3000,CONT_POLY,* -V 1500,2200,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 1500,300,CONT_BODY_P,* -V 3600,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 3000,1000,CONT_DIF_N,* -V 2300,500,CONT_DIF_N,* -V 3600,500,CONT_DIF_N,* -V 900,1500,CONT_DIF_N,* -V 3600,3000,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 3000,4000,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 3600,4500,CONT_DIF_P,* -V 2300,4500,CONT_DIF_P,* -V 3600,4000,CONT_DIF_P,* -V 3600,3500,CONT_DIF_P,* -V 3000,3000,CONT_DIF_P,* -V 3000,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/ao22_x4.sym b/alliance/share/cells/sxlib/ao22_x4.sym deleted file mode 100644 index a74c5237..00000000 Binary files a/alliance/share/cells/sxlib/ao22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ao22_x4.vbe b/alliance/share/cells/sxlib/ao22_x4.vbe deleted file mode 100644 index 2995c9cc..00000000 --- a/alliance/share/cells/sxlib/ao22_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY ao22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tpll_i2_q : NATURAL := 505; - CONSTANT tphh_i2_q : NATURAL := 526; - CONSTANT tpll_i0_q : NATURAL := 552; - CONSTANT tphh_i1_q : NATURAL := 615; - CONSTANT tpll_i1_q : NATURAL := 647; - CONSTANT tphh_i0_q : NATURAL := 674; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END ao22_x4; - -ARCHITECTURE behaviour_data_flow OF ao22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ao22_x4" - SEVERITY WARNING; - q <= ((i0 or i1) and i2) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/ao22_x4.vhd b/alliance/share/cells/sxlib/ao22_x4.vhd deleted file mode 100644 index 9edee9dd..00000000 --- a/alliance/share/cells/sxlib/ao22_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ao22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ao22_x4; - -ARCHITECTURE RTL OF ao22_x4 IS -BEGIN - q <= ((i0 OR i1) AND i2); -END RTL; diff --git a/alliance/share/cells/sxlib/ao2o22_x2.al b/alliance/share/cells/sxlib/ao2o22_x2.al deleted file mode 100644 index c9435003..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x2.al +++ /dev/null @@ -1,42 +0,0 @@ -V ALLIANCE : 6 -H ao2o22_x2,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,4 -C i2,IN,EXTERNAL,5 -C i3,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,9 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,10,6,9,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00010 -T P,0.35,2.9,11,5,3,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00009 -T P,0.35,2.9,9,7,11,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00008 -T P,0.35,2.9,3,4,10,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00007 -T P,0.35,5.9,8,3,9,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00006 -T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00005 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00004 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,3,4,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 -T N,0.35,2.9,1,3,8,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00001 -S 11,INTERNAL -Q 0 -S 10,INTERNAL -Q 0 -S 9,EXTERNAL,vdd -Q 0.00505663 -S 8,EXTERNAL,q -Q 0.00258522 -S 7,EXTERNAL,i3 -Q 0.00295462 -S 6,EXTERNAL,i0 -Q 0.00295462 -S 5,EXTERNAL,i2 -Q 0.00323197 -S 4,EXTERNAL,i1 -Q 0.00323197 -S 3,INTERNAL -Q 0.00640584 -S 2,INTERNAL -Q 0.00199441 -S 1,EXTERNAL,vss -Q 0.00564418 -EOF diff --git a/alliance/share/cells/sxlib/ao2o22_x2.ap b/alliance/share/cells/sxlib/ao2o22_x2.ap deleted file mode 100644 index 6d49c1c9..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x2.ap +++ /dev/null @@ -1,111 +0,0 @@ -V ALLIANCE : 6 -H ao2o22_x2,P, 6/ 9/2000,100 -A 0,0,4500,5000 -R 4000,1000,ref_ref,q_10 -R 4000,1500,ref_ref,q_15 -R 4000,2500,ref_ref,q_25 -R 4000,3500,ref_ref,q_35 -R 4000,3000,ref_ref,q_30 -R 4000,2000,ref_ref,q_20 -R 4000,4000,ref_ref,q_40 -R 2500,3500,ref_ref,i3_35 -R 2000,3500,ref_ref,i2_35 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 500,4000,ref_ref,i0_40 -R 500,3500,ref_ref,i0_35 -R 2500,1500,ref_ref,i3_15 -R 2500,2000,ref_ref,i3_20 -R 2500,2500,ref_ref,i3_25 -R 2500,3000,ref_ref,i3_30 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -S 3500,2000,3700,2000,300,*,RIGHT,POLY -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 3000,2000,3500,2000,100,*,RIGHT,ALU1 -S 3000,2000,3000,4000,100,*,DOWN,ALU1 -S 1600,4000,3000,4000,100,*,LEFT,ALU1 -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 3400,300,3400,1200,300,*,UP,NDIF -S 4000,300,4000,1200,300,*,UP,NDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 3400,500,3400,1000,200,*,DOWN,ALU1 -S 300,800,300,1200,300,*,UP,NDIF -S 2500,1500,2500,3500,100,*,DOWN,ALU1 -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 900,1500,1500,1500,100,*,RIGHT,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 1000,2000,1000,4000,100,*,DOWN,ALU1 -S 900,800,900,1600,300,*,UP,NDIF -S 300,1000,2700,1000,100,*,RIGHT,ALU1 -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 2700,800,2700,1200,300,*,UP,NDIF -S 2100,400,2100,1200,300,*,UP,NDIF -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 300,3300,300,4600,300,*,DOWN,PDIF -S 2700,3300,2700,4600,300,*,DOWN,PDIF -S 600,1400,600,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 2500,1500,2500,3500,200,i3,DOWN,CALU1 -S 2000,1500,2000,3500,200,i2,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -V 4000,4000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,3000,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 4000,1000,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 3500,2000,CONT_POLY,* -V 300,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2700,300,CONT_BODY_P,* -V 900,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 900,1500,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 1500,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 1500,300,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/ao2o22_x2.sym b/alliance/share/cells/sxlib/ao2o22_x2.sym deleted file mode 100644 index e11d7a60..00000000 Binary files a/alliance/share/cells/sxlib/ao2o22_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ao2o22_x2.vbe b/alliance/share/cells/sxlib/ao2o22_x2.vbe deleted file mode 100644 index c503d1b9..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x2.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY ao2o22_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT tphh_i2_q : NATURAL := 432; - CONSTANT tpll_i0_q : NATURAL := 451; - CONSTANT tphh_i3_q : NATURAL := 488; - CONSTANT tphh_i1_q : NATURAL := 508; - CONSTANT tpll_i3_q : NATURAL := 526; - CONSTANT tpll_i1_q : NATURAL := 542; - CONSTANT tphh_i0_q : NATURAL := 572; - CONSTANT tpll_i2_q : NATURAL := 627; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END ao2o22_x2; - -ARCHITECTURE behaviour_data_flow OF ao2o22_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ao2o22_x2" - SEVERITY WARNING; - q <= ((i0 or i1) and (i2 or i3)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/ao2o22_x2.vhd b/alliance/share/cells/sxlib/ao2o22_x2.vhd deleted file mode 100644 index 1e6a58e7..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x2.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ao2o22_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ao2o22_x2; - -ARCHITECTURE RTL OF ao2o22_x2 IS -BEGIN - q <= ((i0 OR i1) AND (i2 OR i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/ao2o22_x4.al b/alliance/share/cells/sxlib/ao2o22_x4.al deleted file mode 100644 index b54bd5fc..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x4.al +++ /dev/null @@ -1,44 +0,0 @@ -V ALLIANCE : 6 -H ao2o22_x4,L,30/10/99 -C i0,IN,EXTERNAL,5 -C i1,IN,EXTERNAL,4 -C i2,IN,EXTERNAL,6 -C i3,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,9 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,8,1,9,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00012 -T P,0.35,5.9,9,1,8,0,0.75,0.75,13.3,13.3,12.9,11.25,tr_00011 -T P,0.35,2.9,1,4,11,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00010 -T P,0.35,2.9,9,7,10,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00009 -T P,0.35,2.9,10,6,1,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00008 -T P,0.35,2.9,11,5,9,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T N,0.35,2.9,8,1,3,0,0.75,0.75,7.3,7.3,12.9,2.25,tr_00006 -T N,0.35,2.9,3,1,8,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00005 -T N,0.35,1.4,1,4,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00004 -T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,3,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00002 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00001 -S 11,INTERNAL -Q 0 -S 10,INTERNAL -Q 0 -S 9,EXTERNAL,vdd -Q 0.007102 -S 8,EXTERNAL,q -Q 0.00258522 -S 7,EXTERNAL,i3 -Q 0.00295462 -S 6,EXTERNAL,i2 -Q 0.00323197 -S 5,EXTERNAL,i0 -Q 0.00295461 -S 4,EXTERNAL,i1 -Q 0.00323197 -S 3,EXTERNAL,vss -Q 0.00674947 -S 2,INTERNAL -Q 0.00199441 -S 1,INTERNAL -Q 0.00812254 -EOF diff --git a/alliance/share/cells/sxlib/ao2o22_x4.ap b/alliance/share/cells/sxlib/ao2o22_x4.ap deleted file mode 100644 index 072ba9f6..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x4.ap +++ /dev/null @@ -1,124 +0,0 @@ -V ALLIANCE : 6 -H ao2o22_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 4000,1000,ref_ref,q_10 -R 4000,1500,ref_ref,q_15 -R 4000,2500,ref_ref,q_25 -R 4000,3500,ref_ref,q_35 -R 4000,3000,ref_ref,q_30 -R 4000,2000,ref_ref,q_20 -R 4000,4000,ref_ref,q_40 -R 2500,3500,ref_ref,i3_35 -R 2000,3500,ref_ref,i2_35 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 500,4000,ref_ref,i0_40 -R 500,3500,ref_ref,i0_35 -R 2500,1500,ref_ref,i3_15 -R 2500,2000,ref_ref,i3_20 -R 2500,2500,ref_ref,i3_25 -R 2500,3000,ref_ref,i3_30 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 2500,1500,2500,3500,200,i3,DOWN,CALU1 -S 2000,1500,2000,3500,200,i2,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 3000,2000,3500,2000,100,*,RIGHT,ALU1 -S 3000,2000,3000,4000,100,*,DOWN,ALU1 -S 1600,4000,3000,4000,100,*,LEFT,ALU1 -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 4300,2600,4300,4900,100,*,UP,PTRANS -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 4600,2800,4600,4700,300,*,DOWN,PDIF -S 4300,100,4300,1400,100,*,DOWN,NTRANS -S 3400,300,3400,1200,300,*,UP,NDIF -S 4000,300,4000,1200,300,*,UP,NDIF -S 4600,300,4600,1200,300,*,UP,NDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 3500,2000,4300,2000,300,*,RIGHT,POLY -S 4300,1400,4300,2600,100,*,DOWN,POLY -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 3400,500,3400,1000,200,*,DOWN,ALU1 -S 4600,500,4600,1000,200,*,DOWN,ALU1 -S 4600,3000,4600,4500,200,*,DOWN,ALU1 -S 300,800,300,1200,300,*,UP,NDIF -S 2500,1500,2500,3500,100,*,DOWN,ALU1 -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 900,1500,1500,1500,100,*,RIGHT,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 1000,2000,1000,4000,100,*,DOWN,ALU1 -S 900,800,900,1600,300,*,UP,NDIF -S 300,1000,2700,1000,100,*,RIGHT,ALU1 -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 2700,800,2700,1200,300,*,UP,NDIF -S 2100,400,2100,1200,300,*,UP,NDIF -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 300,3300,300,4600,300,*,DOWN,PDIF -S 2700,3300,2700,4600,300,*,DOWN,PDIF -S 600,1400,600,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1800,2000,2000,2000,300,*,RIGHT,POLY -V 4000,4000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,3000,CONT_DIF_P,* -V 4600,3000,CONT_DIF_P,* -V 4600,3500,CONT_DIF_P,* -V 4600,4000,CONT_DIF_P,* -V 4600,4500,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 4600,500,CONT_DIF_N,* -V 4000,1000,CONT_DIF_N,* -V 4600,1000,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 3500,2000,CONT_POLY,* -V 300,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2700,300,CONT_BODY_P,* -V 900,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 900,1500,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 1500,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 1500,300,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/ao2o22_x4.sym b/alliance/share/cells/sxlib/ao2o22_x4.sym deleted file mode 100644 index b81d17b3..00000000 Binary files a/alliance/share/cells/sxlib/ao2o22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ao2o22_x4.vbe b/alliance/share/cells/sxlib/ao2o22_x4.vbe deleted file mode 100644 index 61a5bff6..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY ao2o22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tphh_i2_q : NATURAL := 554; - CONSTANT tpll_i0_q : NATURAL := 569; - CONSTANT tphh_i3_q : NATURAL := 606; - CONSTANT tphh_i1_q : NATURAL := 637; - CONSTANT tpll_i3_q : NATURAL := 639; - CONSTANT tpll_i1_q : NATURAL := 666; - CONSTANT tphh_i0_q : NATURAL := 696; - CONSTANT tpll_i2_q : NATURAL := 744; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END ao2o22_x4; - -ARCHITECTURE behaviour_data_flow OF ao2o22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ao2o22_x4" - SEVERITY WARNING; - q <= ((i0 or i1) and (i2 or i3)) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/ao2o22_x4.vhd b/alliance/share/cells/sxlib/ao2o22_x4.vhd deleted file mode 100644 index e056132e..00000000 --- a/alliance/share/cells/sxlib/ao2o22_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ao2o22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ao2o22_x4; - -ARCHITECTURE RTL OF ao2o22_x4 IS -BEGIN - q <= ((i0 OR i1) AND (i2 OR i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/buf_x2.al b/alliance/share/cells/sxlib/buf_x2.al deleted file mode 100644 index 1fcb2f7a..00000000 --- a/alliance/share/cells/sxlib/buf_x2.al +++ /dev/null @@ -1,21 +0,0 @@ -V ALLIANCE : 6 -H buf_x2,L,30/10/99 -C i,IN,EXTERNAL,5 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,2,3,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00004 -T P,0.35,1.7,4,5,3,0,0.75,0.75,4.9,4.9,1.8,9.15,tr_00003 -T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,0.8,3,5,1,0,0.75,0.75,3.1,3.1,1.8,3.3,tr_00001 -S 5,EXTERNAL,i -Q 0.00373582 -S 4,EXTERNAL,vdd -Q 0.00323175 -S 3,INTERNAL -Q 0.00370178 -S 2,EXTERNAL,q -Q 0.00258522 -S 1,EXTERNAL,vss -Q 0.0026442 -EOF diff --git a/alliance/share/cells/sxlib/buf_x2.ap b/alliance/share/cells/sxlib/buf_x2.ap deleted file mode 100644 index 6fb7cab2..00000000 --- a/alliance/share/cells/sxlib/buf_x2.ap +++ /dev/null @@ -1,58 +0,0 @@ -V ALLIANCE : 6 -H buf_x2,P,30/ 8/2000,100 -A 0,0,2000,5000 -R 1000,1000,ref_ref,i_10 -R 1000,1500,ref_ref,i_15 -R 1500,1000,ref_ref,q_10 -R 1500,2500,ref_ref,q_25 -R 1500,1500,ref_ref,q_15 -R 1500,4000,ref_ref,q_40 -R 1500,3500,ref_ref,q_35 -R 1500,3000,ref_ref,q_30 -R 1500,2000,ref_ref,q_20 -R 1000,4000,ref_ref,i_40 -R 1000,3500,ref_ref,i_35 -R 1000,3000,ref_ref,i_30 -R 1000,2500,ref_ref,i_25 -R 1000,2000,ref_ref,i_20 -S 1500,1000,1500,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,i,DOWN,CALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 800,1500,1000,1500,200,*,RIGHT,ALU1 -S 600,1500,800,1500,300,*,RIGHT,POLY -S 300,4200,300,4700,200,*,DOWN,ALU1 -S 600,2500,800,2500,300,*,RIGHT,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 300,4200,300,4700,300,*,DOWN,NTIE -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 800,2500,1000,2500,200,*,RIGHT,ALU1 -S 1500,1000,1500,4000,200,*,UP,ALU1 -S 0,4700,2000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,2000,3900,2400,*,RIGHT,NWELL -S 0,300,2000,300,600,vss,RIGHT,CALU1 -S 600,800,600,1400,100,*,DOWN,NTRANS -S 600,2600,600,3500,100,*,UP,PTRANS -S 300,2800,300,3300,300,*,DOWN,PDIF -S 300,1000,300,1200,300,*,UP,NDIF -S 300,1100,300,3000,100,*,DOWN,ALU1 -S 300,2000,1200,2000,200,*,RIGHT,POLY -V 1500,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 800,1500,CONT_POLY,* -V 300,2000,CONT_POLY,* -V 800,2500,CONT_POLY,* -V 300,300,CONT_BODY_P,* -V 300,4200,CONT_BODY_N,* -V 300,4700,CONT_BODY_N,* -V 300,3000,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 900,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1100,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/buf_x2.sym b/alliance/share/cells/sxlib/buf_x2.sym deleted file mode 100644 index 9fb82c89..00000000 Binary files a/alliance/share/cells/sxlib/buf_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/buf_x2.vbe b/alliance/share/cells/sxlib/buf_x2.vbe deleted file mode 100644 index e2e4c344..00000000 --- a/alliance/share/cells/sxlib/buf_x2.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY buf_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1000; - CONSTANT cin_i : NATURAL := 6; - CONSTANT rdown_i_q : NATURAL := 1620; - CONSTANT rup_i_q : NATURAL := 1790; - CONSTANT tpll_i_q : NATURAL := 391; - CONSTANT tphh_i_q : NATURAL := 409; - CONSTANT transistors : NATURAL := 4 -); -PORT ( - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END buf_x2; - -ARCHITECTURE behaviour_data_flow OF buf_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on buf_x2" - SEVERITY WARNING; - q <= i after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/buf_x2.vhd b/alliance/share/cells/sxlib/buf_x2.vhd deleted file mode 100644 index e5c84422..00000000 --- a/alliance/share/cells/sxlib/buf_x2.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY buf_x2 IS -PORT( - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END buf_x2; - -ARCHITECTURE RTL OF buf_x2 IS -BEGIN - q <= i; -END RTL; diff --git a/alliance/share/cells/sxlib/buf_x4.al b/alliance/share/cells/sxlib/buf_x4.al deleted file mode 100644 index f72dee40..00000000 --- a/alliance/share/cells/sxlib/buf_x4.al +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 6 -H buf_x4,L,30/10/99 -C i,IN,EXTERNAL,5 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,2,3,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00006 -T P,0.35,5.9,4,3,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00005 -T P,0.35,2.9,4,5,3,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00004 -T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 -T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,1.4,3,5,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 5,EXTERNAL,i -Q 0.00373582 -S 4,EXTERNAL,vdd -Q 0.00527712 -S 3,INTERNAL -Q 0.00574803 -S 2,EXTERNAL,q -Q 0.00258522 -S 1,EXTERNAL,vss -Q 0.00374949 -EOF diff --git a/alliance/share/cells/sxlib/buf_x4.ap b/alliance/share/cells/sxlib/buf_x4.ap deleted file mode 100644 index 9dbc6a6e..00000000 --- a/alliance/share/cells/sxlib/buf_x4.ap +++ /dev/null @@ -1,72 +0,0 @@ -V ALLIANCE : 6 -H buf_x4,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 1000,2000,ref_ref,i_20 -R 1000,2500,ref_ref,i_25 -R 1000,3000,ref_ref,i_30 -R 1000,3500,ref_ref,i_35 -R 1000,4000,ref_ref,i_40 -R 1500,2000,ref_ref,q_20 -R 1500,3000,ref_ref,q_30 -R 1500,3500,ref_ref,q_35 -R 1500,4000,ref_ref,q_40 -R 1500,1500,ref_ref,q_15 -R 1500,2500,ref_ref,q_25 -R 1500,1000,ref_ref,q_10 -R 1000,1500,ref_ref,i_15 -R 1000,1000,ref_ref,i_10 -S 1500,1000,1500,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,i,DOWN,CALU1 -S 1500,1000,1500,4000,200,*,UP,ALU1 -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 800,2500,1000,2500,200,*,RIGHT,ALU1 -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 300,2800,300,3700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 600,2600,600,3900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 300,4200,300,4700,300,*,DOWN,NTIE -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 600,2500,800,2500,300,*,RIGHT,POLY -S 300,4200,300,4700,200,*,DOWN,ALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 2100,3000,2100,4500,200,*,DOWN,ALU1 -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 2100,500,2100,1000,200,*,DOWN,ALU1 -S 300,2000,1800,2000,300,*,RIGHT,POLY -S 600,1500,800,1500,300,*,RIGHT,POLY -S 800,1500,1000,1500,200,*,RIGHT,ALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 300,1000,300,3500,100,*,DOWN,ALU1 -V 2100,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 2100,4000,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 300,4200,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 800,2500,CONT_POLY,* -V 300,2000,CONT_POLY,* -V 800,1500,CONT_POLY,* -V 1500,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/buf_x4.sym b/alliance/share/cells/sxlib/buf_x4.sym deleted file mode 100644 index d4472e27..00000000 Binary files a/alliance/share/cells/sxlib/buf_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/buf_x4.vbe b/alliance/share/cells/sxlib/buf_x4.vbe deleted file mode 100644 index 0b7726ef..00000000 --- a/alliance/share/cells/sxlib/buf_x4.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY buf_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i : NATURAL := 9; - CONSTANT rdown_i_q : NATURAL := 810; - CONSTANT rup_i_q : NATURAL := 890; - CONSTANT tphh_i_q : NATURAL := 379; - CONSTANT tpll_i_q : NATURAL := 409; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END buf_x4; - -ARCHITECTURE behaviour_data_flow OF buf_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on buf_x4" - SEVERITY WARNING; - q <= i after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/buf_x4.vhd b/alliance/share/cells/sxlib/buf_x4.vhd deleted file mode 100644 index 208df74a..00000000 --- a/alliance/share/cells/sxlib/buf_x4.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY buf_x4 IS -PORT( - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END buf_x4; - -ARCHITECTURE RTL OF buf_x4 IS -BEGIN - q <= i; -END RTL; diff --git a/alliance/share/cells/sxlib/buf_x8.al b/alliance/share/cells/sxlib/buf_x8.al deleted file mode 100644 index 55ee04cf..00000000 --- a/alliance/share/cells/sxlib/buf_x8.al +++ /dev/null @@ -1,27 +0,0 @@ -V ALLIANCE : 6 -H buf_x8,L,30/10/99 -C i,IN,EXTERNAL,5 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,1,3,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T P,0.35,5.9,4,3,1,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,5.9,1,3,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 -T P,0.35,5.9,4,3,1,0,0.75,0.75,13.3,13.3,9,11.25,tr_00007 -T P,0.35,5.9,4,5,3,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00006 -T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00005 -T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00004 -T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,9,2.25,tr_00002 -T N,0.35,2.9,3,5,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 5,EXTERNAL,i -Q 0.00373582 -S 4,EXTERNAL,vdd -Q 0.00782917 -S 3,INTERNAL -Q 0.00908482 -S 2,EXTERNAL,vss -Q 0.00647781 -S 1,EXTERNAL,q -Q 0.00599301 -EOF diff --git a/alliance/share/cells/sxlib/buf_x8.ap b/alliance/share/cells/sxlib/buf_x8.ap deleted file mode 100644 index 4e80fba3..00000000 --- a/alliance/share/cells/sxlib/buf_x8.ap +++ /dev/null @@ -1,99 +0,0 @@ -V ALLIANCE : 6 -H buf_x8,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 1000,2000,ref_ref,i_20 -R 1000,2500,ref_ref,i_25 -R 1000,3000,ref_ref,i_30 -R 1000,3500,ref_ref,i_35 -R 1000,4000,ref_ref,i_40 -R 1000,1500,ref_ref,i_15 -R 1000,1000,ref_ref,i_10 -R 1500,1500,ref_ref,q_15 -R 1500,2500,ref_ref,q_25 -R 1500,1000,ref_ref,q_10 -R 1500,4000,ref_ref,q_40 -R 1500,3500,ref_ref,q_35 -R 1500,3000,ref_ref,q_30 -R 1500,2000,ref_ref,q_20 -S 1000,1000,1000,4000,200,i,DOWN,CALU1 -S 1500,1000,1500,4000,200,q,DOWN,CALU1 -S 1500,1000,1500,4000,200,*,UP,ALU1 -S 2700,1000,2700,4000,200,*,UP,ALU1 -S 1500,2000,2700,2000,200,*,RIGHT,ALU1 -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 800,2500,1000,2500,200,*,RIGHT,ALU1 -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 2100,3000,2100,4500,200,*,DOWN,ALU1 -S 2100,500,2100,1000,200,*,DOWN,ALU1 -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 3300,300,3300,1200,300,*,UP,NDIF -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 3300,4000,3300,4700,300,*,DOWN,PDIF -S 3700,2900,3700,3400,300,*,DOWN,NTIE -S 600,100,600,1400,100,*,DOWN,NTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 300,300,300,1200,300,*,UP,NDIF -S 3200,1700,3800,1700,300,*,RIGHT,PTIE -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 300,2000,3000,2000,300,*,RIGHT,POLY -S 600,2500,800,2500,300,*,RIGHT,POLY -S 600,1500,800,1500,300,*,RIGHT,POLY -S 800,1500,1000,1500,200,*,RIGHT,ALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 3300,500,3300,1700,200,*,UP,ALU1 -S 3300,1700,3700,1700,200,*,RIGHT,ALU1 -S 3700,2900,3700,3400,200,*,DOWN,ALU1 -S 3250,3400,3700,3400,200,*,RIGHT,ALU1 -S 3300,3350,3300,4500,200,*,DOWN,ALU1 -V 2100,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 2100,4000,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 800,2500,CONT_POLY,* -V 3300,500,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 3300,4000,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 3700,2900,CONT_BODY_N,* -V 3700,3400,CONT_BODY_N,* -V 3300,1700,CONT_BODY_P,* -V 3700,1700,CONT_BODY_P,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 300,2000,CONT_POLY,* -V 800,1500,CONT_POLY,* -V 1500,1000,CONT_DIF_N,* -V 2700,3000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,1000,CONT_DIF_N,* -V 1500,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/buf_x8.sym b/alliance/share/cells/sxlib/buf_x8.sym deleted file mode 100644 index 21c53cae..00000000 Binary files a/alliance/share/cells/sxlib/buf_x8.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/buf_x8.vbe b/alliance/share/cells/sxlib/buf_x8.vbe deleted file mode 100644 index 3b2ecc3b..00000000 --- a/alliance/share/cells/sxlib/buf_x8.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY buf_x8 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i : NATURAL := 15; - CONSTANT rdown_i_q : NATURAL := 400; - CONSTANT rup_i_q : NATURAL := 450; - CONSTANT tphh_i_q : NATURAL := 343; - CONSTANT tpll_i_q : NATURAL := 396; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END buf_x8; - -ARCHITECTURE behaviour_data_flow OF buf_x8 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on buf_x8" - SEVERITY WARNING; - q <= i after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/buf_x8.vhd b/alliance/share/cells/sxlib/buf_x8.vhd deleted file mode 100644 index cf5f0e48..00000000 --- a/alliance/share/cells/sxlib/buf_x8.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY buf_x8 IS -PORT( - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END buf_x8; - -ARCHITECTURE RTL OF buf_x8 IS -BEGIN - q <= i; -END RTL; diff --git a/alliance/share/cells/sxlib/fulladder_x2.al b/alliance/share/cells/sxlib/fulladder_x2.al deleted file mode 100644 index 10a81b4e..00000000 --- a/alliance/share/cells/sxlib/fulladder_x2.al +++ /dev/null @@ -1,100 +0,0 @@ -V ALLIANCE : 6 -H fulladder_x2,L,30/10/99 -C a1,UNKNOWN,EXTERNAL,9 -C a2,UNKNOWN,EXTERNAL,10 -C a3,UNKNOWN,EXTERNAL,16 -C a4,UNKNOWN,EXTERNAL,21 -C b1,UNKNOWN,EXTERNAL,7 -C b2,UNKNOWN,EXTERNAL,6 -C b3,UNKNOWN,EXTERNAL,23 -C b4,UNKNOWN,EXTERNAL,24 -C cin1,IN,EXTERNAL,8 -C cin2,IN,EXTERNAL,22 -C cin3,IN,EXTERNAL,20 -C cout,OUT,EXTERNAL,11 -C sout,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,1 -T P,0.35,2,27,24,25,0,0.75,0.75,5.5,5.5,28.2,10.8,tr_00028 -T P,0.35,2,25,21,26,0,0.75,0.75,5.5,5.5,26.7,10.8,tr_00027 -T P,0.35,2,26,20,15,0,0.75,0.75,5.5,5.5,25.2,10.8,tr_00026 -T P,0.35,2.6,15,2,27,0,0.75,0.75,6.7,6.7,23.4,11.1,tr_00025 -T P,0.35,2,27,22,14,0,0.75,0.75,5.5,5.5,21.6,11.4,tr_00024 -T P,0.35,2,14,23,27,0,0.75,0.75,5.5,5.5,20.1,11.4,tr_00023 -T P,0.35,2,27,16,14,0,0.75,0.75,5.5,5.5,18.3,11.4,tr_00022 -T P,0.35,2.6,14,9,13,0,0.75,0.75,6.7,6.7,1.8,11.1,tr_00021 -T P,0.35,3.8,13,6,5,0,0.75,0.75,9.1,9.1,8.7,10.5,tr_00020 -T P,0.35,3.8,5,10,2,0,0.75,0.75,9.1,9.1,7.2,10.5,tr_00019 -T P,0.35,2.6,2,8,13,0,0.75,0.75,6.7,6.7,5.4,11.1,tr_00018 -T P,0.35,2.6,13,7,14,0,0.75,0.75,6.7,6.7,3.6,11.1,tr_00017 -T P,0.35,5.9,14,2,11,0,0.75,0.75,13.3,13.3,12.3,11.25,tr_00016 -T P,0.35,5.9,12,15,14,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00015 -T N,0.35,1.4,17,2,15,0,0.75,0.75,4.3,4.3,23.1,3.3,tr_00014 -T N,0.35,1.1,1,24,17,0,0.75,0.75,3.7,3.7,28.2,3.15,tr_00013 -T N,0.35,1.1,1,20,17,0,0.75,0.75,3.7,3.7,24.9,3.15,tr_00012 -T N,0.35,1.1,17,21,1,0,0.75,0.75,3.7,3.7,26.4,3.15,tr_00011 -T N,0.35,1.1,18,23,19,0,0.75,0.75,3.7,3.7,19.8,3.15,tr_00010 -T N,0.35,1.1,19,16,1,0,0.75,0.75,3.7,3.7,18.3,3.15,tr_00009 -T N,0.35,1.1,15,22,18,0,0.75,0.75,3.7,3.7,21.3,3.15,tr_00008 -T N,0.35,1.7,2,7,3,0,0.75,0.75,4.9,4.9,3.3,3.45,tr_00007 -T N,0.35,1.4,3,9,1,0,0.75,0.75,4.3,4.3,1.8,3.3,tr_00006 -T N,0.35,1.1,4,8,2,0,0.75,0.75,3.7,3.7,5.1,3.15,tr_00005 -T N,0.35,1.1,1,10,4,0,0.75,0.75,3.7,3.7,6.9,3.15,tr_00004 -T N,0.35,1.1,4,6,1,0,0.75,0.75,3.7,3.7,8.7,3.15,tr_00003 -T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,12.3,2.25,tr_00002 -T N,0.35,2.9,1,15,12,0,0.75,0.75,7.3,7.3,14.1,2.25,tr_00001 -S 27,INTERNAL -Q 0.00250174 -S 26,INTERNAL -Q 0 -S 25,INTERNAL -Q 0 -S 24,EXTERNAL,b4 -Q 0.00295462 -S 23,EXTERNAL,b3 -Q 0.00296195 -S 22,EXTERNAL,cin2 -Q 0.00296195 -S 21,EXTERNAL,a4 -Q 0.00310499 -S 20,EXTERNAL,cin3 -Q 0.00283471 -S 19,INTERNAL -Q 0 -S 18,INTERNAL -Q 0 -S 17,INTERNAL -Q 0.00108534 -S 16,EXTERNAL,a3 -Q 0.00281157 -S 15,INTERNAL -Q 0.00630209 -S 14,EXTERNAL,vdd -Q 0.0105755 -S 13,INTERNAL -Q 0.00227626 -S 12,EXTERNAL,sout -Q 0.00211518 -S 11,EXTERNAL,cout -Q 0.00276149 -S 10,EXTERNAL,a2 -Q 0.00262649 -S 9,EXTERNAL,a1 -Q 0.00316706 -S 8,EXTERNAL,cin1 -Q 0.00311233 -S 7,EXTERNAL,b1 -Q 0.00311656 -S 6,EXTERNAL,b2 -Q 0.00239514 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00114171 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.0112381 -S 1,EXTERNAL,vss -Q 0.0111043 -EOF diff --git a/alliance/share/cells/sxlib/fulladder_x2.ap b/alliance/share/cells/sxlib/fulladder_x2.ap deleted file mode 100644 index 95608e04..00000000 --- a/alliance/share/cells/sxlib/fulladder_x2.ap +++ /dev/null @@ -1,275 +0,0 @@ -V ALLIANCE : 6 -H fulladder_x2,P, 6/ 9/2000,100 -A 0,0,10000,5000 -R 9500,3500,ref_ref,b4_35 -R 9000,3500,ref_ref,a4_35 -R 1000,3500,ref_ref,b1_35 -R 500,3500,ref_ref,a1_35 -R 500,1000,ref_ref,a1_10 -R 9500,3000,ref_ref,b4_30 -R 9500,2500,ref_ref,b4_25 -R 9500,2000,ref_ref,b4_20 -R 9500,1500,ref_ref,b4_15 -R 9000,3000,ref_ref,a4_30 -R 9000,2500,ref_ref,a4_25 -R 9000,2000,ref_ref,a4_20 -R 9000,1500,ref_ref,a4_15 -R 8500,3000,ref_ref,cin3_30 -R 8500,2500,ref_ref,cin3_25 -R 8500,2000,ref_ref,cin3_20 -R 8500,1500,ref_ref,cin3_15 -R 7000,3000,ref_ref,cin2_30 -R 7000,2500,ref_ref,cin2_25 -R 7000,2000,ref_ref,cin2_20 -R 7000,1500,ref_ref,cin2_15 -R 6500,3000,ref_ref,b3_30 -R 6500,2500,ref_ref,b3_25 -R 6500,2000,ref_ref,b3_20 -R 6500,1500,ref_ref,b3_15 -R 6000,3000,ref_ref,a3_30 -R 6000,2500,ref_ref,a3_25 -R 6000,2000,ref_ref,a3_20 -R 6000,1500,ref_ref,a3_15 -R 5000,3500,ref_ref,sout_35 -R 5000,3000,ref_ref,sout_30 -R 5000,2500,ref_ref,sout_25 -R 5000,2000,ref_ref,sout_20 -R 5000,1500,ref_ref,sout_15 -R 5000,1000,ref_ref,sout_10 -R 4000,1000,ref_ref,cout_10 -R 3500,3000,ref_ref,cout_30 -R 3500,2500,ref_ref,cout_25 -R 3500,2000,ref_ref,cout_20 -R 3500,1500,ref_ref,cout_15 -R 3000,3000,ref_ref,b2_30 -R 3000,2500,ref_ref,b2_25 -R 3000,2000,ref_ref,b2_20 -R 3000,1500,ref_ref,b2_15 -R 2500,3000,ref_ref,a2_30 -R 2500,2500,ref_ref,a2_25 -R 2500,2000,ref_ref,a2_20 -R 2500,1500,ref_ref,a2_15 -R 2000,3000,ref_ref,cin1_30 -R 2000,2500,ref_ref,cin1_25 -R 2000,2000,ref_ref,cin1_20 -R 2000,1500,ref_ref,cin1_15 -R 1000,3000,ref_ref,b1_30 -R 1000,2500,ref_ref,b1_25 -R 1000,2000,ref_ref,b1_20 -R 1000,1500,ref_ref,b1_15 -R 500,3000,ref_ref,a1_30 -R 500,2500,ref_ref,a1_25 -R 500,2000,ref_ref,a1_20 -R 500,1500,ref_ref,a1_15 -S 9100,900,9100,1200,300,*,UP,NDIF -S 8000,900,8000,1200,300,*,UP,NDIF -S 6400,3500,6400,4100,300,*,UP,PDIF -S 300,3300,300,4100,300,*,UP,PDIF -S 1500,3300,1500,4100,300,*,UP,PDIF -S 6950,3600,6950,4650,200,*,UP,PDIF -S 8550,450,8550,1200,200,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 9000,1500,9000,3500,100,*,UP,ALU1 -S 9500,1500,9500,3500,100,*,DOWN,ALU1 -S 900,400,2000,400,300,*,RIGHT,PTIE -S 300,500,300,1300,300,*,UP,NDIF -S 7400,900,7400,1200,300,*,UP,NDIF -S 7700,700,7700,1500,100,*,UP,NTRANS -S 7700,1500,7700,3100,100,*,UP,POLY -S 0,3900,10000,3900,2400,*,RIGHT,NWELL -S 1600,4700,3200,4700,300,*,RIGHT,NTIE -S 7600,4700,9200,4700,300,*,RIGHT,NTIE -S 6400,400,7900,400,300,*,RIGHT,PTIE -S 8400,2500,8400,3100,100,*,DOWN,POLY -S 6100,1400,6100,3300,100,*,UP,POLY -S 6600,1400,6600,3300,100,*,UP,POLY -S 7100,1400,7100,3300,100,*,UP,POLY -S 8900,1400,8900,3100,100,*,UP,POLY -S 9400,1400,9400,3100,100,*,DOWN,POLY -S 6600,3300,6700,3300,100,*,RIGHT,POLY -S 7100,3300,7200,3300,100,*,RIGHT,POLY -S 7700,3100,7800,3100,100,*,RIGHT,POLY -S 9700,3300,9700,4000,300,*,UP,PDIF -S 7500,3300,7500,4100,300,*,UP,PDIF -S 8100,3300,8100,4100,200,*,UP,PDIF -S 8700,3300,8700,3900,200,*,UP,PDIF -S 9400,3100,9400,4100,100,*,UP,PTRANS -S 8900,3100,8900,4100,100,*,UP,PTRANS -S 8400,3100,8400,4100,100,*,UP,PTRANS -S 7800,3100,7800,4300,100,*,UP,PTRANS -S 5700,3500,5700,4600,400,*,UP,PDIF -S 7200,3300,7200,4300,100,*,UP,PTRANS -S 6700,3300,6700,4300,100,*,UP,PTRANS -S 6100,3300,6100,4300,100,*,UP,PTRANS -S 8300,1400,8300,2400,100,*,UP,POLY -S 5800,500,5800,1200,300,*,UP,NDIF -S 9700,1000,9700,1200,300,*,UP,NDIF -S 9400,700,9400,1400,100,*,UP,NTRANS -S 8300,700,8300,1400,100,*,UP,NTRANS -S 8800,700,8800,1400,100,*,UP,NTRANS -S 6600,700,6600,1400,100,*,UP,NTRANS -S 6100,700,6100,1400,100,*,UP,NTRANS -S 7100,700,7100,1400,100,*,UP,NTRANS -S 8800,1400,8900,1400,100,*,RIGHT,POLY -S 1100,700,1100,1600,100,*,UP,NTRANS -S 600,1500,600,3100,100,*,UP,POLY -S 1000,2000,1200,2000,100,*,LEFT,POLY -S 1700,2500,2000,2500,100,*,RIGHT,POLY -S 1700,1400,1700,2500,100,*,UP,POLY -S 1800,2400,1800,3100,100,*,UP,POLY -S 1100,1600,1100,2000,100,*,UP,POLY -S 1200,2000,1200,3100,100,*,UP,POLY -S 2100,2900,2100,4100,200,*,UP,PDIF -S 2900,1400,2900,2700,100,*,UP,POLY -S 2400,1900,2400,2700,100,*,UP,POLY -S 900,3300,900,4450,300,*,UP,PDIF -S 600,3100,600,4300,100,*,UP,PTRANS -S 3200,2900,3200,4100,300,*,UP,PDIF -S 2700,2900,2700,4100,200,*,UP,PDIF -S 2900,2700,2900,4300,100,*,UP,PTRANS -S 2400,2700,2400,4300,100,*,UP,PTRANS -S 1800,3100,1800,4300,100,*,UP,PTRANS -S 1200,3100,1200,4300,100,*,UP,PTRANS -S 2300,1400,2300,1900,100,*,UP,POLY -S 3200,900,3200,1200,300,*,UP,NDIF -S 2600,500,2600,1200,300,*,UP,NDIF -S 2000,900,2000,1200,300,*,UP,NDIF -S 1400,900,1400,1400,300,*,UP,NDIF -S 600,700,600,1500,100,*,UP,NTRANS -S 1700,700,1700,1400,100,*,UP,NTRANS -S 2300,700,2300,1400,100,*,UP,NTRANS -S 2900,700,2900,1400,100,*,UP,NTRANS -S 0,300,10000,300,600,vss,RIGHT,CALU1 -S 0,4700,10000,4700,600,vdd,RIGHT,CALU1 -S 8000,1500,8000,3550,100,*,UP,ALU1 -S 7500,950,7500,1500,100,*,UP,ALU1 -S 9200,400,9600,400,300,*,RIGHT,PTIE -S 8300,2400,8400,2400,100,*,RIGHT,POLY -S 9700,300,9700,1000,200,*,DOWN,ALU1 -S 7500,2000,7500,3500,100,*,UP,ALU1 -S 8000,1000,9100,1000,100,*,RIGHT,ALU1 -S 6400,4000,9700,4000,100,*,RIGHT,ALU1 -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,DOWN,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 7500,1500,8000,1500,100,*,RIGHT,ALU1 -S 3800,300,3800,1200,300,*,UP,NDIF -S 4400,300,4400,1200,300,*,UP,NDIF -S 4100,100,4100,1400,100,*,DOWN,NTRANS -S 4700,100,4700,1400,100,*,DOWN,NTRANS -S 5000,300,5000,1200,300,*,UP,NDIF -S 3800,2800,3800,4700,300,*,DOWN,PDIF -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 4100,2600,4100,4900,100,*,UP,PTRANS -S 4700,2600,4700,4900,100,*,UP,PTRANS -S 5000,2800,5000,4700,300,*,DOWN,PDIF -S 5500,1000,7400,1000,100,*,RIGHT,ALU1 -S 4100,1400,4100,2600,100,*,UP,POLY -S 4700,1400,4700,2600,100,*,UP,POLY -S 4700,2000,5500,2000,100,*,LEFT,POLY -S 3450,3000,3800,3000,200,*,LEFT,ALU1 -S 3500,1450,3500,3050,200,*,DOWN,ALU1 -S 3800,1000,4000,1000,200,*,LEFT,ALU1 -S 6000,1500,6000,3000,100,*,DOWN,ALU1 -S 6500,1500,6500,3000,100,*,DOWN,ALU1 -S 7000,1500,7000,3000,100,*,UP,ALU1 -S 8500,1500,8500,3000,100,*,UP,ALU1 -S 5500,1000,5500,2000,100,*,DOWN,ALU1 -S 4300,2500,4400,2500,100,*,RIGHT,ALU1 -S 4400,2500,4400,4000,100,*,UP,ALU1 -S 4400,4000,5600,4000,100,*,RIGHT,ALU1 -S 5600,3500,5600,4000,100,*,DOWN,ALU1 -S 5600,3500,7500,3500,100,*,RIGHT,ALU1 -S 1500,3500,4400,3500,100,*,LEFT,ALU1 -S 5000,1000,5000,3500,200,*,UP,ALU1 -S 9500,1500,9500,3500,200,b4,DOWN,CALU1 -S 9000,1500,9000,3500,200,a4,DOWN,CALU1 -S 1000,1500,1000,3500,200,b1,DOWN,CALU1 -S 500,1000,500,3500,200,a1,DOWN,CALU1 -S 8500,1500,8500,3000,200,cin3,DOWN,CALU1 -S 7000,1500,7000,3000,200,cin2,DOWN,CALU1 -S 6500,1500,6500,3000,200,b3,DOWN,CALU1 -S 6000,1500,6000,3000,200,a3,DOWN,CALU1 -S 5000,1000,5000,3500,200,sout,DOWN,CALU1 -S 3000,1500,3000,3000,200,b2,DOWN,CALU1 -S 2500,1500,2500,3000,200,a2,DOWN,CALU1 -S 2000,1500,2000,3000,200,cin1,DOWN,CALU1 -S 3500,1500,3500,3000,200,cout,DOWN,CALU1 -S 4000,1000,4000,1500,200,cout,DOWN,CALU1 -S 4000,1000,4000,1550,200,*,DOWN,ALU1 -S 3450,1500,4050,1500,200,*,RIGHT,ALU1 -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1700,2500,2000,2500,300,*,LEFT,POLY -S 4100,2500,4300,2500,300,*,LEFT,POLY -S 7500,2000,7700,2000,300,*,RIGHT,POLY -V 6950,4600,CONT_DIF_P,* -V 8550,400,CONT_DIF_N,* -V 1500,400,CONT_BODY_P,* -V 1000,400,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 1600,4700,CONT_BODY_N,* -V 2000,4700,CONT_BODY_N,* -V 2400,4700,CONT_BODY_N,* -V 2800,4700,CONT_BODY_N,* -V 3200,4700,CONT_BODY_N,* -V 9200,4700,CONT_BODY_N,* -V 8800,4700,CONT_BODY_N,* -V 8400,4700,CONT_BODY_N,* -V 8000,4700,CONT_BODY_N,* -V 7600,4700,CONT_BODY_N,* -V 3200,400,CONT_BODY_P,* -V 7400,400,CONT_BODY_P,* -V 6900,400,CONT_BODY_P,* -V 6400,400,CONT_BODY_P,* -V 3000,2500,CONT_POLY,* -V 7500,4000,CONT_DIF_P,* -V 6350,4700,CONT_BODY_N,* -V 6400,4000,CONT_DIF_P,* -V 9700,4000,CONT_DIF_P,* -V 8100,3500,CONT_DIF_P,* -V 5800,500,CONT_DIF_N,* -V 9700,1000,CONT_DIF_N,* -V 9100,1000,CONT_DIF_N,* -V 8000,1000,CONT_DIF_N,* -V 7400,1000,CONT_DIF_N,* -V 7950,400,CONT_BODY_P,* -V 9600,400,CONT_BODY_P,* -V 9200,400,CONT_BODY_P,* -V 8500,2500,CONT_POLY,* -V 6000,2000,CONT_POLY,* -V 6500,2000,CONT_POLY,* -V 7000,2000,CONT_POLY,* -V 7500,2000,CONT_POLY,* -V 9500,2000,CONT_POLY,* -V 9000,2500,CONT_POLY,* -V 2100,3500,CONT_DIF_P,* -V 2600,500,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 2000,400,CONT_BODY_P,* -V 2000,2500,CONT_POLY,* -V 1400,1000,CONT_DIF_N,* -V 3800,1000,CONT_DIF_N,* -V 5000,1000,CONT_DIF_N,* -V 4400,500,CONT_DIF_N,* -V 4400,4500,CONT_DIF_P,* -V 3800,3000,CONT_DIF_P,* -V 5000,3000,CONT_DIF_P,* -V 5500,2000,CONT_POLY,* -V 4300,2500,CONT_POLY,* -V 5000,3500,CONT_DIF_P,* -V 5700,4500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/fulladder_x2.vbe b/alliance/share/cells/sxlib/fulladder_x2.vbe deleted file mode 100644 index 1df49a55..00000000 --- a/alliance/share/cells/sxlib/fulladder_x2.vbe +++ /dev/null @@ -1,121 +0,0 @@ -ENTITY fulladder_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 5000; - CONSTANT cin_a1 : NATURAL := 8; - CONSTANT cin_a2 : NATURAL := 8; - CONSTANT cin_a3 : NATURAL := 6; - CONSTANT cin_a4 : NATURAL := 6; - CONSTANT cin_b1 : NATURAL := 8; - CONSTANT cin_b2 : NATURAL := 8; - CONSTANT cin_b3 : NATURAL := 6; - CONSTANT cin_b4 : NATURAL := 6; - CONSTANT cin_cin1 : NATURAL := 7; - CONSTANT cin_cin2 : NATURAL := 6; - CONSTANT cin_cin3 : NATURAL := 6; - CONSTANT rdown_a1_cout : NATURAL := 1620; - CONSTANT rdown_a1_sout : NATURAL := 1620; - CONSTANT rdown_a2_cout : NATURAL := 1620; - CONSTANT rdown_a2_sout : NATURAL := 1620; - CONSTANT rdown_a3_sout : NATURAL := 1620; - CONSTANT rdown_a4_sout : NATURAL := 1620; - CONSTANT rdown_b1_cout : NATURAL := 1620; - CONSTANT rdown_b1_sout : NATURAL := 1620; - CONSTANT rdown_b2_cout : NATURAL := 1620; - CONSTANT rdown_b2_sout : NATURAL := 1620; - CONSTANT rdown_b3_sout : NATURAL := 1620; - CONSTANT rdown_b4_sout : NATURAL := 1620; - CONSTANT rdown_cin1_cout : NATURAL := 1620; - CONSTANT rdown_cin1_sout : NATURAL := 1620; - CONSTANT rdown_cin2_sout : NATURAL := 1620; - CONSTANT rdown_cin3_sout : NATURAL := 1620; - CONSTANT rup_a1_cout : NATURAL := 1790; - CONSTANT rup_a1_sout : NATURAL := 1790; - CONSTANT rup_a2_cout : NATURAL := 1790; - CONSTANT rup_a2_sout : NATURAL := 1790; - CONSTANT rup_a3_sout : NATURAL := 1790; - CONSTANT rup_a4_sout : NATURAL := 1790; - CONSTANT rup_b1_cout : NATURAL := 1790; - CONSTANT rup_b1_sout : NATURAL := 1790; - CONSTANT rup_b2_cout : NATURAL := 1790; - CONSTANT rup_b2_sout : NATURAL := 1790; - CONSTANT rup_b3_sout : NATURAL := 1790; - CONSTANT rup_b4_sout : NATURAL := 1790; - CONSTANT rup_cin1_cout : NATURAL := 1790; - CONSTANT rup_cin1_sout : NATURAL := 1790; - CONSTANT rup_cin2_sout : NATURAL := 1790; - CONSTANT rup_cin3_sout : NATURAL := 1790; - CONSTANT tphh_cin3_sout : NATURAL := 489; - CONSTANT tphh_a4_sout : NATURAL := 536; - CONSTANT tphh_b4_sout : NATURAL := 581; - CONSTANT tphh_a2_cout : NATURAL := 658; - CONSTANT tpll_cin1_cout : NATURAL := 694; - CONSTANT tphh_a1_cout : NATURAL := 699; - CONSTANT tpll_b1_cout : NATURAL := 709; - CONSTANT tpll_a1_cout : NATURAL := 736; - CONSTANT tphh_cin1_cout : NATURAL := 742; - CONSTANT tpll_b2_cout : NATURAL := 748; - CONSTANT tphh_b2_cout : NATURAL := 751; - CONSTANT tphh_b1_cout : NATURAL := 777; - CONSTANT tpll_a2_cout : NATURAL := 782; - CONSTANT tpll_cin2_sout : NATURAL := 893; - CONSTANT tphh_a3_sout : NATURAL := 902; - CONSTANT tpll_b3_sout : NATURAL := 951; - CONSTANT tpll_a3_sout : NATURAL := 1008; - CONSTANT tphh_b3_sout : NATURAL := 1014; - CONSTANT tpll_b4_sout : NATURAL := 1071; - CONSTANT tpll_a4_sout : NATURAL := 1114; - CONSTANT tphh_cin2_sout : NATURAL := 1116; - CONSTANT tphl_a2_sout : NATURAL := 1128; - CONSTANT tpll_cin3_sout : NATURAL := 1149; - CONSTANT tplh_cin1_sout : NATURAL := 1163; - CONSTANT tphl_a1_sout : NATURAL := 1169; - CONSTANT tplh_b1_sout : NATURAL := 1178; - CONSTANT tplh_a1_sout : NATURAL := 1205; - CONSTANT tphl_cin1_sout : NATURAL := 1212; - CONSTANT tplh_b2_sout : NATURAL := 1217; - CONSTANT tphl_b2_sout : NATURAL := 1221; - CONSTANT tphl_b1_sout : NATURAL := 1247; - CONSTANT tplh_a2_sout : NATURAL := 1251; - CONSTANT transistors : NATURAL := 28 -); -PORT ( - a1 : in BIT; - a2 : in BIT; - a3 : in BIT; - a4 : in BIT; - b1 : in BIT; - b2 : in BIT; - b3 : in BIT; - b4 : in BIT; - cin1 : in BIT; - cin2 : in BIT; - cin3 : in BIT; - cout : out BIT; - sout : out BIT; - vdd : in BIT; - vss : in BIT -); -END fulladder_x2; - -ARCHITECTURE behaviour_data_flow OF fulladder_x2 IS - SIGNAL ncout : BIT; - -BEGIN - ASSERT ((((cin1 and cin2) and cin3) or not (((cin1 or cin2) or cin3))) = '1') - REPORT "cin1, cin2, cin3 must be connected together on fulladder_x2" - SEVERITY WARNING; - ASSERT (((((b1 and b2) and b3) and b4) or not ((((b1 or b2) or b3) or - b4))) = '1') - REPORT "b1, b2, b3, b4 must be connected together on fulladder_x2" - SEVERITY WARNING; - ASSERT (((((a1 and a2) and a3) and a4) or not ((((a1 or a2) or a3) or - a4))) = '1') - REPORT "a1, a2, a3, a4 must be connected together on fulladder_x2" - SEVERITY WARNING; - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on fulladder_x2" - SEVERITY WARNING; - ncout <= not (((a1 and b1) or ((a2 or b2) and cin1))); - sout <= (((a3 and b3) and cin2) or (((a4 or b4) or cin3) and ncout)) after 1900 ps; - cout <= not (ncout) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/fulladder_x2.vhd b/alliance/share/cells/sxlib/fulladder_x2.vhd deleted file mode 100644 index d9d8f757..00000000 --- a/alliance/share/cells/sxlib/fulladder_x2.vhd +++ /dev/null @@ -1,34 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY fulladder_x2 IS -PORT( - a1 : IN STD_LOGIC; - a2 : IN STD_LOGIC; - a3 : IN STD_LOGIC; - a4 : IN STD_LOGIC; - b1 : IN STD_LOGIC; - b2 : IN STD_LOGIC; - b3 : IN STD_LOGIC; - b4 : IN STD_LOGIC; - cin1 : IN STD_LOGIC; - cin2 : IN STD_LOGIC; - cin3 : IN STD_LOGIC; - cout : OUT STD_LOGIC; - sout : OUT STD_LOGIC -); -END fulladder_x2; - -ARCHITECTURE RTL OF fulladder_x2 IS - SIGNAL ncout : STD_LOGIC; - -BEGIN - cout <= NOT(ncout); - sout <= (((a3 AND b3) AND cin2) OR (((a4 OR b4) OR cin3) AND ncout)); - ncout <= NOT(((a1 AND b1) OR ((a2 OR b2) AND cin1))); -END RTL; diff --git a/alliance/share/cells/sxlib/fulladder_x4.al b/alliance/share/cells/sxlib/fulladder_x4.al deleted file mode 100644 index 777242de..00000000 --- a/alliance/share/cells/sxlib/fulladder_x4.al +++ /dev/null @@ -1,104 +0,0 @@ -V ALLIANCE : 6 -H fulladder_x4,L,30/10/99 -C a1,UNKNOWN,EXTERNAL,10 -C a2,UNKNOWN,EXTERNAL,9 -C a3,UNKNOWN,EXTERNAL,20 -C a4,UNKNOWN,EXTERNAL,24 -C b1,UNKNOWN,EXTERNAL,7 -C b2,UNKNOWN,EXTERNAL,8 -C b3,UNKNOWN,EXTERNAL,21 -C b4,UNKNOWN,EXTERNAL,23 -C cin1,IN,EXTERNAL,6 -C cin2,IN,EXTERNAL,22 -C cin3,IN,EXTERNAL,19 -C cout,OUT,EXTERNAL,11 -C sout,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,13 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,11,3,13,0,0.75,0.75,13.3,13.3,12.3,11.25,tr_00032 -T P,0.35,2.6,14,7,13,0,0.75,0.75,6.7,6.7,3.6,11.1,tr_00031 -T P,0.35,2.6,3,6,14,0,0.75,0.75,6.7,6.7,5.4,11.1,tr_00030 -T P,0.35,3.8,5,9,3,0,0.75,0.75,9.1,9.1,7.2,10.5,tr_00029 -T P,0.35,3.8,14,8,5,0,0.75,0.75,9.1,9.1,8.7,10.5,tr_00028 -T P,0.35,2.6,13,10,14,0,0.75,0.75,6.7,6.7,1.8,11.1,tr_00027 -T P,0.35,5.9,13,3,11,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00026 -T P,0.35,5.9,13,15,12,0,0.75,0.75,13.3,13.3,17.7,11.25,tr_00025 -T P,0.35,5.9,12,15,13,0,0.75,0.75,13.3,13.3,15.9,11.25,tr_00024 -T P,0.35,2,13,21,25,0,0.75,0.75,5.5,5.5,21.6,11.4,tr_00023 -T P,0.35,2,25,22,13,0,0.75,0.75,5.5,5.5,23.1,11.4,tr_00022 -T P,0.35,2,25,23,27,0,0.75,0.75,5.5,5.5,29.7,10.8,tr_00021 -T P,0.35,2,27,24,26,0,0.75,0.75,5.5,5.5,28.2,10.8,tr_00020 -T P,0.35,2,25,20,13,0,0.75,0.75,5.5,5.5,19.8,11.4,tr_00019 -T P,0.35,2.6,15,3,25,0,0.75,0.75,6.7,6.7,24.9,11.1,tr_00018 -T P,0.35,2,26,19,15,0,0.75,0.75,5.5,5.5,26.7,10.8,tr_00017 -T N,0.35,2.9,1,3,11,0,0.75,0.75,7.3,7.3,12.3,2.25,tr_00016 -T N,0.35,1.1,2,8,1,0,0.75,0.75,3.7,3.7,8.7,3.15,tr_00015 -T N,0.35,1.1,1,9,2,0,0.75,0.75,3.7,3.7,6.9,3.15,tr_00014 -T N,0.35,1.1,2,6,3,0,0.75,0.75,3.7,3.7,5.1,3.15,tr_00013 -T N,0.35,1.4,4,10,1,0,0.75,0.75,4.3,4.3,1.8,3.3,tr_00012 -T N,0.35,1.7,3,7,4,0,0.75,0.75,4.9,4.9,3.3,3.45,tr_00011 -T N,0.35,2.9,11,3,1,0,0.75,0.75,7.3,7.3,14.1,2.25,tr_00010 -T N,0.35,2.9,12,15,1,0,0.75,0.75,7.3,7.3,17.7,2.25,tr_00009 -T N,0.35,2.9,1,15,12,0,0.75,0.75,7.3,7.3,15.9,2.25,tr_00008 -T N,0.35,1.4,16,3,15,0,0.75,0.75,4.3,4.3,24.6,3.3,tr_00007 -T N,0.35,1.1,1,23,16,0,0.75,0.75,3.7,3.7,29.7,3.15,tr_00006 -T N,0.35,1.1,15,22,17,0,0.75,0.75,3.7,3.7,22.8,3.15,tr_00005 -T N,0.35,1.1,17,21,18,0,0.75,0.75,3.7,3.7,21.3,3.15,tr_00004 -T N,0.35,1.1,16,24,1,0,0.75,0.75,3.7,3.7,27.9,3.15,tr_00003 -T N,0.35,1.1,1,19,16,0,0.75,0.75,3.7,3.7,26.4,3.15,tr_00002 -T N,0.35,1.1,18,20,1,0,0.75,0.75,3.7,3.7,19.8,3.15,tr_00001 -S 27,INTERNAL -Q 0 -S 26,INTERNAL -Q 0 -S 25,INTERNAL -Q 0.00250174 -S 24,EXTERNAL,a4 -Q 0.00310499 -S 23,EXTERNAL,b4 -Q 0.00295462 -S 22,EXTERNAL,cin2 -Q 0.00296195 -S 21,EXTERNAL,b3 -Q 0.00296195 -S 20,EXTERNAL,a3 -Q 0.00252972 -S 19,EXTERNAL,cin3 -Q 0.00283471 -S 18,INTERNAL -Q 0 -S 17,INTERNAL -Q 0 -S 16,INTERNAL -Q 0.00108534 -S 15,INTERNAL -Q 0.00752047 -S 14,INTERNAL -Q 0.00227626 -S 13,EXTERNAL,vdd -Q 0.010917 -S 12,EXTERNAL,sout -Q 0.00217394 -S 11,EXTERNAL,cout -Q 0.00217394 -S 10,EXTERNAL,a1 -Q 0.00316706 -S 9,EXTERNAL,a2 -Q 0.00262649 -S 8,EXTERNAL,b2 -Q 0.00239514 -S 7,EXTERNAL,b1 -Q 0.00311656 -S 6,EXTERNAL,cin1 -Q 0.00311233 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.0135185 -S 2,INTERNAL -Q 0.00114171 -S 1,EXTERNAL,vss -Q 0.0122096 -EOF diff --git a/alliance/share/cells/sxlib/fulladder_x4.ap b/alliance/share/cells/sxlib/fulladder_x4.ap deleted file mode 100644 index a896b73d..00000000 --- a/alliance/share/cells/sxlib/fulladder_x4.ap +++ /dev/null @@ -1,286 +0,0 @@ -V ALLIANCE : 6 -H fulladder_x4,P, 6/ 9/2000,100 -A 0,0,10500,5000 -R 4500,3500,ref_ref,cout_35 -R 4500,1000,ref_ref,cout_10 -R 4500,3000,ref_ref,cout_30 -R 4500,2500,ref_ref,cout_25 -R 4500,2000,ref_ref,cout_20 -R 4500,1500,ref_ref,cout_15 -R 7000,2000,ref_ref,b3_20 -R 10000,1500,ref_ref,b4_15 -R 6500,3000,ref_ref,a3_30 -R 6500,2500,ref_ref,a3_25 -R 6500,2000,ref_ref,a3_20 -R 9000,1500,ref_ref,cin3_15 -R 7000,1500,ref_ref,b3_15 -R 9000,2000,ref_ref,cin3_20 -R 10000,3500,ref_ref,b4_35 -R 7500,3000,ref_ref,cin2_30 -R 7500,2500,ref_ref,cin2_25 -R 7500,2000,ref_ref,cin2_20 -R 7500,1500,ref_ref,cin2_15 -R 7000,3000,ref_ref,b3_30 -R 7000,2500,ref_ref,b3_25 -R 10000,2500,ref_ref,b4_25 -R 10000,2000,ref_ref,b4_20 -R 9500,3000,ref_ref,a4_30 -R 9500,2500,ref_ref,a4_25 -R 9500,2000,ref_ref,a4_20 -R 9500,1500,ref_ref,a4_15 -R 9000,3000,ref_ref,cin3_30 -R 9000,2500,ref_ref,cin3_25 -R 9500,3500,ref_ref,a4_35 -R 10000,3000,ref_ref,b4_30 -R 5500,2000,ref_ref,sout_20 -R 5500,2500,ref_ref,sout_25 -R 5500,3000,ref_ref,sout_30 -R 5500,3500,ref_ref,sout_35 -R 5500,1000,ref_ref,sout_10 -R 5500,1500,ref_ref,sout_15 -R 1000,3500,ref_ref,b1_35 -R 500,3500,ref_ref,a1_35 -R 500,1000,ref_ref,a1_10 -R 3000,3000,ref_ref,b2_30 -R 3000,2500,ref_ref,b2_25 -R 3000,2000,ref_ref,b2_20 -R 3000,1500,ref_ref,b2_15 -R 2500,3000,ref_ref,a2_30 -R 2500,2500,ref_ref,a2_25 -R 2500,2000,ref_ref,a2_20 -R 2500,1500,ref_ref,a2_15 -R 2000,3000,ref_ref,cin1_30 -R 2000,2500,ref_ref,cin1_25 -R 2000,2000,ref_ref,cin1_20 -R 2000,1500,ref_ref,cin1_15 -R 1000,3000,ref_ref,b1_30 -R 1000,2500,ref_ref,b1_25 -R 1000,2000,ref_ref,b1_20 -R 1000,1500,ref_ref,b1_15 -R 500,3000,ref_ref,a1_30 -R 500,2500,ref_ref,a1_25 -R 500,2000,ref_ref,a1_20 -R 500,1500,ref_ref,a1_15 -S 9600,900,9600,1200,300,*,UP,NDIF -S 8500,900,8500,1200,300,*,UP,NDIF -S 6900,3500,6900,4100,300,*,UP,PDIF -S 1500,3300,1500,4100,300,*,UP,PDIF -S 4500,1000,4500,3500,200,cout,DOWN,CALU1 -S 6500,2000,6500,3000,200,a3,DOWN,CALU1 -S 7500,1500,7500,3000,200,cin2,DOWN,CALU1 -S 7000,1500,7000,3000,200,b3,DOWN,CALU1 -S 9000,1500,9000,3000,200,cin3,DOWN,CALU1 -S 9500,1500,9500,3500,200,a4,DOWN,CALU1 -S 10000,1500,10000,3500,200,b4,DOWN,CALU1 -S 5500,1000,5500,3500,200,sout,DOWN,CALU1 -S 3000,1500,3000,3000,200,b2,DOWN,CALU1 -S 2500,1500,2500,3000,200,a2,DOWN,CALU1 -S 2000,1500,2000,3000,200,cin1,DOWN,CALU1 -S 1000,1500,1000,3500,200,b1,DOWN,CALU1 -S 500,1000,500,3500,200,a1,DOWN,CALU1 -S 5300,2000,6000,2000,300,*,LEFT,POLY -S 3900,2000,4700,2000,300,*,RIGHT,POLY -S 0,4700,10500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,10500,3900,2400,*,RIGHT,NWELL -S 0,300,10500,300,600,vss,RIGHT,CALU1 -S 3800,500,3800,1000,200,*,UP,ALU1 -S 3800,4000,6100,4000,100,*,RIGHT,ALU1 -S 4500,950,4500,3550,200,*,UP,ALU1 -S 3800,2000,3900,2000,100,*,RIGHT,ALU1 -S 3800,2000,3800,4000,100,*,UP,ALU1 -S 1500,3500,3800,3500,100,*,LEFT,ALU1 -S 5500,950,5500,3550,200,*,UP,ALU1 -S 6500,1000,6500,1500,100,*,DOWN,ALU1 -S 6000,1500,6500,1500,100,*,RIGHT,ALU1 -S 6500,1000,7900,1000,100,*,RIGHT,ALU1 -S 6000,1500,6000,2000,100,*,DOWN,ALU1 -S 6500,2000,6500,3000,100,*,DOWN,ALU1 -S 6300,3500,6300,4700,300,*,UP,PDIF -S 6300,300,6300,1200,300,*,UP,NDIF -S 8900,3100,8900,4100,100,*,UP,PTRANS -S 8300,3100,8300,4300,100,*,UP,PTRANS -S 8100,4700,9700,4700,300,*,RIGHT,NTIE -S 10200,3300,10200,4000,300,*,UP,PDIF -S 8000,3300,8000,4100,300,*,UP,PDIF -S 8600,3300,8600,4100,200,*,UP,PDIF -S 6600,3300,6600,4300,100,*,UP,PTRANS -S 9400,3100,9400,4100,100,*,UP,PTRANS -S 9200,3300,9200,3900,200,*,UP,PDIF -S 9900,3100,9900,4100,100,*,UP,PTRANS -S 7700,3300,7700,4300,100,*,UP,PTRANS -S 7200,3300,7200,4300,100,*,UP,PTRANS -S 6600,700,6600,1400,100,*,UP,NTRANS -S 8800,700,8800,1400,100,*,UP,NTRANS -S 9300,700,9300,1400,100,*,UP,NTRANS -S 7100,700,7100,1400,100,*,UP,NTRANS -S 10200,1000,10200,1200,300,*,UP,NDIF -S 7600,700,7600,1400,100,*,UP,NTRANS -S 9900,700,9900,1400,100,*,UP,NTRANS -S 7900,900,7900,1200,300,*,UP,NDIF -S 8200,700,8200,1500,100,*,UP,NTRANS -S 6900,400,8400,400,300,*,RIGHT,PTIE -S 9700,400,10100,400,300,*,RIGHT,PTIE -S 8800,2400,8900,2400,100,*,RIGHT,POLY -S 9300,1400,9400,1400,100,*,RIGHT,POLY -S 7600,3300,7700,3300,100,*,RIGHT,POLY -S 8200,3100,8300,3100,100,*,RIGHT,POLY -S 8200,1500,8200,3100,100,*,UP,POLY -S 8900,2500,8900,3100,100,*,DOWN,POLY -S 6600,1400,6600,3300,100,*,UP,POLY -S 7100,1400,7100,3300,100,*,UP,POLY -S 7600,1400,7600,3300,100,*,UP,POLY -S 9400,1400,9400,3100,100,*,UP,POLY -S 9900,1400,9900,3100,100,*,DOWN,POLY -S 8800,1400,8800,2400,100,*,UP,POLY -S 7100,3300,7200,3300,100,*,RIGHT,POLY -S 7000,1500,7000,3000,100,*,DOWN,ALU1 -S 7500,1500,7500,3000,100,*,UP,ALU1 -S 9000,1500,9000,3000,100,*,UP,ALU1 -S 8000,2000,8000,3500,100,*,UP,ALU1 -S 8500,1000,9600,1000,100,*,RIGHT,ALU1 -S 6900,4000,10200,4000,100,*,RIGHT,ALU1 -S 9500,1500,9500,3500,100,*,UP,ALU1 -S 10000,1500,10000,3500,100,*,DOWN,ALU1 -S 6100,3500,6100,4000,100,*,DOWN,ALU1 -S 6100,3500,8000,3500,100,*,RIGHT,ALU1 -S 8500,1500,8500,3550,100,*,UP,ALU1 -S 8000,950,8000,1500,100,*,UP,ALU1 -S 8000,1500,8500,1500,100,*,RIGHT,ALU1 -S 10200,300,10200,1000,200,*,DOWN,ALU1 -S 6200,2800,6200,4700,300,*,DOWN,PDIF -S 5300,2600,5300,4900,100,*,UP,PTRANS -S 5600,2800,5600,4700,300,*,DOWN,PDIF -S 5900,2600,5900,4900,100,*,UP,PTRANS -S 6200,300,6200,1200,300,*,UP,NDIF -S 5300,100,5300,1400,100,*,DOWN,NTRANS -S 5600,300,5600,1200,300,*,UP,NDIF -S 5900,100,5900,1400,100,*,DOWN,NTRANS -S 5300,1400,5300,2600,100,*,UP,POLY -S 5900,1400,5900,2600,100,*,UP,POLY -S 5000,2800,5000,4700,300,*,DOWN,PDIF -S 5000,300,5000,1200,300,*,UP,NDIF -S 4700,100,4700,1400,100,*,DOWN,NTRANS -S 4700,2600,4700,4900,100,*,UP,PTRANS -S 4700,1400,4700,2600,100,*,UP,POLY -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 900,400,2000,400,300,*,RIGHT,PTIE -S 300,500,300,1300,300,*,UP,NDIF -S 1600,4700,3200,4700,300,*,RIGHT,NTIE -S 1100,700,1100,1600,100,*,UP,NTRANS -S 600,1500,600,3100,100,*,UP,POLY -S 1000,2000,1200,2000,100,*,LEFT,POLY -S 1700,2500,2000,2500,100,*,RIGHT,POLY -S 1700,1400,1700,2500,100,*,UP,POLY -S 1800,2400,1800,3100,100,*,UP,POLY -S 1100,1600,1100,2000,100,*,UP,POLY -S 1200,2000,1200,3100,100,*,UP,POLY -S 2100,2900,2100,4100,200,*,UP,PDIF -S 2900,1400,2900,2700,100,*,UP,POLY -S 2400,1900,2400,2700,100,*,UP,POLY -S 300,3300,300,4050,300,*,UP,PDIF -S 900,3300,900,4450,300,*,UP,PDIF -S 600,3100,600,4300,100,*,UP,PTRANS -S 3200,2900,3200,4100,300,*,UP,PDIF -S 2700,2900,2700,4100,200,*,UP,PDIF -S 2900,2700,2900,4300,100,*,UP,PTRANS -S 2400,2700,2400,4300,100,*,UP,PTRANS -S 1800,3100,1800,4300,100,*,UP,PTRANS -S 1200,3100,1200,4300,100,*,UP,PTRANS -S 2300,1400,2300,1900,100,*,UP,POLY -S 3200,900,3200,1200,300,*,UP,NDIF -S 2600,500,2600,1200,300,*,UP,NDIF -S 2000,900,2000,1200,300,*,UP,NDIF -S 1400,900,1400,1400,300,*,UP,NDIF -S 600,700,600,1500,100,*,UP,NTRANS -S 1700,700,1700,1400,100,*,UP,NTRANS -S 2300,700,2300,1400,100,*,UP,NTRANS -S 2900,700,2900,1400,100,*,UP,NTRANS -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,DOWN,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 3800,300,3800,1200,300,*,UP,NDIF -S 4400,300,4400,1200,300,*,UP,NDIF -S 4100,100,4100,1400,100,*,DOWN,NTRANS -S 3800,2800,3800,4700,300,*,DOWN,PDIF -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 4100,2600,4100,4900,100,*,UP,PTRANS -S 4100,1400,4100,2600,100,*,UP,POLY -S 7450,3600,7450,4650,200,*,UP,PDIF -S 9050,400,9050,1200,200,*,UP,NDIF -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1700,2500,2000,2500,300,*,LEFT,POLY -S 8000,2000,8200,2000,300,*,RIGHT,POLY -V 3800,1000,CONT_DIF_N,* -V 4400,3500,CONT_DIF_P,* -V 4400,3000,CONT_DIF_P,* -V 4400,1000,CONT_DIF_N,* -V 3900,2000,CONT_POLY,* -V 10200,4000,CONT_DIF_P,* -V 8600,3500,CONT_DIF_P,* -V 9300,4700,CONT_BODY_N,* -V 8900,4700,CONT_BODY_N,* -V 8500,4700,CONT_BODY_N,* -V 8100,4700,CONT_BODY_N,* -V 8000,4000,CONT_DIF_P,* -V 6900,4000,CONT_DIF_P,* -V 9700,4700,CONT_BODY_N,* -V 7900,1000,CONT_DIF_N,* -V 10200,1000,CONT_DIF_N,* -V 9600,1000,CONT_DIF_N,* -V 8500,1000,CONT_DIF_N,* -V 6900,400,CONT_BODY_P,* -V 8450,400,CONT_BODY_P,* -V 10100,400,CONT_BODY_P,* -V 9700,400,CONT_BODY_P,* -V 7900,400,CONT_BODY_P,* -V 7400,400,CONT_BODY_P,* -V 10000,2000,CONT_POLY,* -V 9500,2500,CONT_POLY,* -V 9000,2500,CONT_POLY,* -V 6500,2000,CONT_POLY,* -V 7000,2000,CONT_POLY,* -V 7500,2000,CONT_POLY,* -V 8000,2000,CONT_POLY,* -V 6000,2000,CONT_POLY,* -V 5600,3000,CONT_DIF_P,* -V 5600,3500,CONT_DIF_P,* -V 5600,1000,CONT_DIF_N,* -V 6200,500,CONT_DIF_N,* -V 5000,500,CONT_DIF_N,* -V 3800,500,CONT_DIF_N,* -V 6200,4500,CONT_DIF_P,* -V 5000,4500,CONT_DIF_P,* -V 3800,4500,CONT_DIF_P,* -V 1500,400,CONT_BODY_P,* -V 1000,400,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 1600,4700,CONT_BODY_N,* -V 2000,4700,CONT_BODY_N,* -V 2400,4700,CONT_BODY_N,* -V 2800,4700,CONT_BODY_N,* -V 3200,4700,CONT_BODY_N,* -V 3200,400,CONT_BODY_P,* -V 3000,2500,CONT_POLY,* -V 2100,3500,CONT_DIF_P,* -V 2600,500,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 2000,400,CONT_BODY_P,* -V 2000,2500,CONT_POLY,* -V 1400,1000,CONT_DIF_N,* -V 7450,4600,CONT_DIF_P,* -V 9050,400,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/fulladder_x4.vbe b/alliance/share/cells/sxlib/fulladder_x4.vbe deleted file mode 100644 index 8c5b5658..00000000 --- a/alliance/share/cells/sxlib/fulladder_x4.vbe +++ /dev/null @@ -1,121 +0,0 @@ -ENTITY fulladder_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 5250; - CONSTANT cin_a1 : NATURAL := 8; - CONSTANT cin_a2 : NATURAL := 8; - CONSTANT cin_a3 : NATURAL := 6; - CONSTANT cin_a4 : NATURAL := 6; - CONSTANT cin_b1 : NATURAL := 8; - CONSTANT cin_b2 : NATURAL := 8; - CONSTANT cin_b3 : NATURAL := 6; - CONSTANT cin_b4 : NATURAL := 6; - CONSTANT cin_cin1 : NATURAL := 7; - CONSTANT cin_cin2 : NATURAL := 6; - CONSTANT cin_cin3 : NATURAL := 6; - CONSTANT rdown_a1_cout : NATURAL := 810; - CONSTANT rdown_a1_sout : NATURAL := 810; - CONSTANT rdown_a2_cout : NATURAL := 810; - CONSTANT rdown_a2_sout : NATURAL := 810; - CONSTANT rdown_a3_sout : NATURAL := 810; - CONSTANT rdown_a4_sout : NATURAL := 810; - CONSTANT rdown_b1_cout : NATURAL := 810; - CONSTANT rdown_b1_sout : NATURAL := 810; - CONSTANT rdown_b2_cout : NATURAL := 810; - CONSTANT rdown_b2_sout : NATURAL := 810; - CONSTANT rdown_b3_sout : NATURAL := 810; - CONSTANT rdown_b4_sout : NATURAL := 810; - CONSTANT rdown_cin1_cout : NATURAL := 810; - CONSTANT rdown_cin1_sout : NATURAL := 810; - CONSTANT rdown_cin2_sout : NATURAL := 810; - CONSTANT rdown_cin3_sout : NATURAL := 810; - CONSTANT rup_a1_cout : NATURAL := 890; - CONSTANT rup_a1_sout : NATURAL := 890; - CONSTANT rup_a2_cout : NATURAL := 890; - CONSTANT rup_a2_sout : NATURAL := 890; - CONSTANT rup_a3_sout : NATURAL := 890; - CONSTANT rup_a4_sout : NATURAL := 890; - CONSTANT rup_b1_cout : NATURAL := 890; - CONSTANT rup_b1_sout : NATURAL := 890; - CONSTANT rup_b2_cout : NATURAL := 890; - CONSTANT rup_b2_sout : NATURAL := 890; - CONSTANT rup_b3_sout : NATURAL := 890; - CONSTANT rup_b4_sout : NATURAL := 890; - CONSTANT rup_cin1_cout : NATURAL := 890; - CONSTANT rup_cin1_sout : NATURAL := 890; - CONSTANT rup_cin2_sout : NATURAL := 890; - CONSTANT rup_cin3_sout : NATURAL := 890; - CONSTANT tphh_cin3_sout : NATURAL := 630; - CONSTANT tphh_a4_sout : NATURAL := 673; - CONSTANT tphh_b4_sout : NATURAL := 715; - CONSTANT tphh_a1_cout : NATURAL := 800; - CONSTANT tphh_a2_cout : NATURAL := 801; - CONSTANT tpll_cin1_cout : NATURAL := 830; - CONSTANT tpll_b1_cout : NATURAL := 839; - CONSTANT tpll_a1_cout : NATURAL := 866; - CONSTANT tpll_b2_cout : NATURAL := 883; - CONSTANT tphh_b1_cout : NATURAL := 884; - CONSTANT tphh_b2_cout : NATURAL := 892; - CONSTANT tphh_cin1_cout : NATURAL := 899; - CONSTANT tpll_a2_cout : NATURAL := 924; - CONSTANT tphh_a3_sout : NATURAL := 1086; - CONSTANT tpll_cin2_sout : NATURAL := 1150; - CONSTANT tphh_b3_sout : NATURAL := 1202; - CONSTANT tpll_b3_sout : NATURAL := 1208; - CONSTANT tpll_a3_sout : NATURAL := 1265; - CONSTANT tphh_cin2_sout : NATURAL := 1308; - CONSTANT tpll_b4_sout : NATURAL := 1329; - CONSTANT tpll_a4_sout : NATURAL := 1377; - CONSTANT tpll_cin3_sout : NATURAL := 1417; - CONSTANT tphl_a1_sout : NATURAL := 1471; - CONSTANT tphl_a2_sout : NATURAL := 1472; - CONSTANT tplh_cin1_sout : NATURAL := 1492; - CONSTANT tplh_b1_sout : NATURAL := 1501; - CONSTANT tplh_a1_sout : NATURAL := 1528; - CONSTANT tplh_b2_sout : NATURAL := 1545; - CONSTANT tphl_b1_sout : NATURAL := 1555; - CONSTANT tphl_b2_sout : NATURAL := 1563; - CONSTANT tphl_cin1_sout : NATURAL := 1570; - CONSTANT tplh_a2_sout : NATURAL := 1586; - CONSTANT transistors : NATURAL := 32 -); -PORT ( - a1 : in BIT; - a2 : in BIT; - a3 : in BIT; - a4 : in BIT; - b1 : in BIT; - b2 : in BIT; - b3 : in BIT; - b4 : in BIT; - cin1 : in BIT; - cin2 : in BIT; - cin3 : in BIT; - cout : out BIT; - sout : out BIT; - vdd : in BIT; - vss : in BIT -); -END fulladder_x4; - -ARCHITECTURE behaviour_data_flow OF fulladder_x4 IS - SIGNAL ncout : BIT; - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on fulladder_x4" - SEVERITY WARNING; - ASSERT (((((a1 and a2) and a3) and a4) or not ((((a1 or a2) or a3) or - a4))) = '1') - REPORT "a1, a2, a3, a4 must be connected together on fulladder_x4" - SEVERITY WARNING; - ASSERT (((((b1 and b2) and b3) and b4) or not ((((b1 or b2) or b3) or - b4))) = '1') - REPORT "b1, b2, b3, b4 must be connected together on fulladder_x4" - SEVERITY WARNING; - ASSERT ((((cin1 and cin2) and cin3) or not (((cin1 or cin2) or cin3))) = '1') - REPORT "cin1, cin2, cin3 must be connected together on fulladder_x4" - SEVERITY WARNING; - ncout <= not (((a1 and b1) or ((a2 or b2) and cin1))); - sout <= (((a3 and b3) and cin2) or (((a4 or b4) or cin3) and ncout)) after 2200 ps; - cout <= not (ncout) after 1500 ps; -END; diff --git a/alliance/share/cells/sxlib/fulladder_x4.vhd b/alliance/share/cells/sxlib/fulladder_x4.vhd deleted file mode 100644 index 73aa48a2..00000000 --- a/alliance/share/cells/sxlib/fulladder_x4.vhd +++ /dev/null @@ -1,34 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY fulladder_x4 IS -PORT( - a1 : IN STD_LOGIC; - a2 : IN STD_LOGIC; - a3 : IN STD_LOGIC; - a4 : IN STD_LOGIC; - b1 : IN STD_LOGIC; - b2 : IN STD_LOGIC; - b3 : IN STD_LOGIC; - b4 : IN STD_LOGIC; - cin1 : IN STD_LOGIC; - cin2 : IN STD_LOGIC; - cin3 : IN STD_LOGIC; - cout : OUT STD_LOGIC; - sout : OUT STD_LOGIC -); -END fulladder_x4; - -ARCHITECTURE RTL OF fulladder_x4 IS - SIGNAL ncout : STD_LOGIC; - -BEGIN - cout <= NOT(ncout); - sout <= (((a3 AND b3) AND cin2) OR (((a4 OR b4) OR cin3) AND ncout)); - ncout <= NOT(((a1 AND b1) OR ((a2 OR b2) AND cin1))); -END RTL; diff --git a/alliance/share/cells/sxlib/halfadder_x2.al b/alliance/share/cells/sxlib/halfadder_x2.al deleted file mode 100644 index fab1b263..00000000 --- a/alliance/share/cells/sxlib/halfadder_x2.al +++ /dev/null @@ -1,57 +0,0 @@ -V ALLIANCE : 6 -H halfadder_x2,L,30/10/99 -C a,UNKNOWN,EXTERNAL,7 -C b,UNKNOWN,EXTERNAL,8 -C cout,OUT,EXTERNAL,4 -C sout,OUT,EXTERNAL,14 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,3 -T P,0.35,2.6,6,7,1,0,0.75,0.75,6.7,6.7,3.9,11.1,tr_00020 -T P,0.35,5.9,14,9,6,0,0.75,0.75,13.3,13.3,21.9,11.25,tr_00019 -T P,0.35,5.9,4,1,6,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00018 -T P,0.35,3.2,12,8,6,0,0.75,0.75,7.9,7.9,11.1,9.9,tr_00017 -T P,0.35,3.2,6,13,12,0,0.75,0.75,7.9,7.9,16.5,9.9,tr_00016 -T P,0.35,3.2,12,5,9,0,0.75,0.75,7.9,7.9,14.7,9.9,tr_00015 -T P,0.35,3.2,9,7,12,0,0.75,0.75,7.9,7.9,12.9,9.9,tr_00014 -T P,0.35,2.6,1,8,6,0,0.75,0.75,6.7,6.7,5.7,11.1,tr_00013 -T P,0.35,2.3,6,8,5,0,0.75,0.75,6.1,6.1,9.3,9.45,tr_00012 -T P,0.35,3.2,13,7,6,0,0.75,0.75,7.9,7.9,18.3,9.9,tr_00011 -T N,0.35,2.9,3,9,14,0,0.75,0.75,7.3,7.3,21.9,2.25,tr_00010 -T N,0.35,2.9,3,1,4,0,0.75,0.75,7.3,7.3,2.1,2.25,tr_00009 -T N,0.35,1.4,3,8,11,0,0.75,0.75,4.3,4.3,11.1,3,tr_00008 -T N,0.35,2,1,8,2,0,0.75,0.75,5.5,5.5,5.7,3.3,tr_00007 -T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,3.9,3,tr_00006 -T N,0.35,1.7,9,5,10,0,0.75,0.75,4.9,4.9,14.7,3.15,tr_00005 -T N,0.35,1.4,10,7,3,0,0.75,0.75,4.3,4.3,16.5,3,tr_00004 -T N,0.35,1.1,3,7,13,0,0.75,0.75,3.7,3.7,18.3,3.15,tr_00003 -T N,0.35,1.7,11,13,9,0,0.75,0.75,4.9,4.9,12.9,3.15,tr_00002 -T N,0.35,1.1,5,8,3,0,0.75,0.75,3.7,3.7,9.3,3.15,tr_00001 -S 14,EXTERNAL,sout -Q 0.00258522 -S 13,INTERNAL -Q 0.00530432 -S 12,INTERNAL -Q 0.00171257 -S 11,INTERNAL -Q 0 -S 10,INTERNAL -Q 0 -S 9,INTERNAL -Q 0.0062563 -S 8,EXTERNAL,b -Q 0.0069823 -S 7,EXTERNAL,a -Q 0.0115667 -S 6,EXTERNAL,vdd -Q 0.00938587 -S 5,INTERNAL -Q 0.00442919 -S 4,EXTERNAL,cout -Q 0.00258522 -S 3,EXTERNAL,vss -Q 0.00832828 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0.00435733 -EOF diff --git a/alliance/share/cells/sxlib/halfadder_x2.ap b/alliance/share/cells/sxlib/halfadder_x2.ap deleted file mode 100644 index 76802044..00000000 --- a/alliance/share/cells/sxlib/halfadder_x2.ap +++ /dev/null @@ -1,185 +0,0 @@ -V ALLIANCE : 6 -H halfadder_x2,P,30/ 8/2000,100 -A 0,0,8000,5000 -R 7500,2500,ref_ref,sout_25 -R 7500,2000,ref_ref,sout_20 -R 7500,1500,ref_ref,sout_15 -R 3500,1500,ref_ref,b_15 -R 3500,2000,ref_ref,b_20 -R 3500,2500,ref_ref,b_25 -R 3500,3000,ref_ref,b_30 -R 7500,4000,ref_ref,sout_40 -R 7500,1000,ref_ref,sout_10 -R 7500,3000,ref_ref,sout_30 -R 7500,3500,ref_ref,sout_35 -R 1000,3500,ref_ref,a_35 -R 1000,4000,ref_ref,a_40 -R 1000,1000,ref_ref,a_10 -R 1000,1500,ref_ref,a_15 -R 1000,2500,ref_ref,a_25 -R 1000,2000,ref_ref,a_20 -R 3500,3500,ref_ref,b_35 -R 3500,1000,ref_ref,b_10 -R 500,4000,ref_ref,cout_40 -R 500,1000,ref_ref,cout_10 -R 500,3000,ref_ref,cout_30 -R 500,3500,ref_ref,cout_35 -R 500,2500,ref_ref,cout_25 -R 500,2000,ref_ref,cout_20 -R 500,1500,ref_ref,cout_15 -R 1000,3000,ref_ref,a_30 -S 7500,1000,7500,4000,200,*,DOWN,ALU1 -S 500,1000,500,4000,200,*,DOWN,ALU1 -S 5200,2800,5200,3800,300,*,DOWN,PDIF -S 3400,2800,3400,4500,300,*,DOWN,PDIF -S 5800,2800,5800,4500,300,*,DOWN,PDIF -S 2800,2800,2800,3500,300,*,UP,PDIF -S 6400,2800,6400,3800,300,*,DOWN,PDIF -S 6100,2600,6100,4000,100,*,UP,PTRANS -S 3100,2600,3100,3700,100,*,UP,PTRANS -S 0,3900,8000,3900,2400,*,LEFT,NWELL -S 1900,3100,1900,4300,100,*,DOWN,PTRANS -S 1600,3300,1600,4100,300,*,UP,PDIF -S 4300,2600,4300,4000,100,*,UP,PTRANS -S 4900,2600,4900,4000,100,*,UP,PTRANS -S 5500,2600,5500,4000,100,*,UP,PTRANS -S 3700,2600,3700,4000,100,*,UP,PTRANS -S 4000,2800,4000,3800,300,*,DOWN,PDIF -S 4600,2800,4600,3800,300,*,DOWN,PDIF -S 700,2600,700,4900,100,*,DOWN,PTRANS -S 2200,3300,2200,4600,300,*,UP,PDIF -S 400,2800,400,4700,300,*,UP,PDIF -S 1000,2800,1000,4700,300,*,UP,PDIF -S 7000,3400,7000,4700,300,*,DOWN,PDIF -S 7600,2800,7600,4700,300,*,DOWN,PDIF -S 7300,2600,7300,4900,100,*,UP,PTRANS -S 1300,3100,1300,4300,100,*,DOWN,PTRANS -S 3100,700,3100,1400,100,*,DOWN,NTRANS -S 4300,600,4300,1500,100,*,DOWN,NTRANS -S 4600,800,4600,1300,300,*,UP,NDIF -S 4000,800,4000,1300,300,*,UP,NDIF -S 5200,800,5200,1300,300,*,UP,NDIF -S 6100,700,6100,1400,100,*,DOWN,NTRANS -S 6400,900,6400,1600,300,*,UP,NDIF -S 5500,600,5500,1400,100,*,DOWN,NTRANS -S 2800,1000,2800,1200,300,*,UP,NDIF -S 3400,400,3400,1200,300,*,UP,NDIF -S 5800,400,5800,1200,300,*,UP,NDIF -S 4900,600,4900,1500,100,*,DOWN,NTRANS -S 1300,600,1300,1400,100,*,UP,NTRANS -S 1900,600,1900,1600,100,*,UP,NTRANS -S 2200,800,2200,1400,300,*,DOWN,NDIF -S 1600,800,1600,1400,300,*,DOWN,NDIF -S 3700,600,3700,1400,100,*,DOWN,NTRANS -S 1000,300,1000,1200,300,*,DOWN,NDIF -S 400,300,400,1200,300,*,DOWN,NDIF -S 700,100,700,1400,100,*,UP,NTRANS -S 7000,300,7000,1000,300,*,UP,NDIF -S 7600,300,7600,1200,300,*,UP,NDIF -S 7300,100,7300,1400,100,*,DOWN,NTRANS -S 4900,1500,4900,2600,100,*,DOWN,POLY -S 7000,2000,7300,2000,300,*,RIGHT,POLY -S 4300,1500,4600,1500,100,*,RIGHT,POLY -S 7300,1400,7300,2600,100,*,DOWN,POLY -S 1900,2000,2000,2000,100,*,RIGHT,POLY -S 1900,1600,1900,2000,100,*,UP,POLY -S 1000,2500,1300,2500,300,*,RIGHT,POLY -S 3100,2600,3700,2600,100,*,RIGHT,POLY -S 3100,1400,3700,1400,100,*,RIGHT,POLY -S 2800,2000,4900,2000,100,*,RIGHT,POLY -S 5500,1400,6100,1400,100,*,RIGHT,POLY -S 5500,2000,5500,2600,100,*,DOWN,POLY -S 5500,2000,6500,2000,100,*,RIGHT,POLY -S 4300,2600,4600,2600,100,*,RIGHT,POLY -S 1000,1500,1300,1500,300,*,RIGHT,POLY -S 700,2000,1500,2000,100,*,RIGHT,POLY -S 1300,2400,1300,3100,100,*,UP,POLY -S 700,1400,700,2600,100,*,DOWN,POLY -S 0,300,8000,300,600,vss,RIGHT,CALU1 -S 5000,1600,5000,2000,100,*,DOWN,ALU1 -S 0,4700,8000,4700,600,vdd,RIGHT,CALU1 -S 7000,1000,7000,2000,100,*,DOWN,ALU1 -S 7000,3500,7000,4500,200,*,DOWN,ALU1 -S 6000,1500,6000,4000,100,*,DOWN,ALU1 -S 6500,1500,6500,2900,100,*,DOWN,ALU1 -S 2100,3500,3500,3500,100,*,RIGHT,ALU1 -S 2100,3000,2100,3500,100,*,DOWN,ALU1 -S 2000,3000,2100,3000,100,*,LEFT,ALU1 -S 4500,1600,5000,1600,100,*,RIGHT,ALU1 -S 5200,3000,5200,3500,100,*,DOWN,ALU1 -S 2800,1000,2800,3000,100,*,DOWN,ALU1 -S 4000,3000,4600,3000,100,*,LEFT,ALU1 -S 4000,1000,4000,3000,100,*,UP,ALU1 -S 5000,2000,5500,2000,100,*,RIGHT,ALU1 -S 4500,2500,6000,2500,100,*,RIGHT,ALU1 -S 4000,1000,7000,1000,100,*,RIGHT,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 1550,1000,1550,3500,100,*,UP,ALU1 -S 1000,4000,6000,4000,100,*,RIGHT,ALU1 -S 1550,1000,2200,1000,100,*,RIGHT,ALU1 -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 3500,1000,3500,3500,100,*,UP,ALU1 -S 4000,3500,5200,3500,100,*,RIGHT,ALU1 -S 7500,1000,7500,4000,200,sout,DOWN,CALU1 -S 3500,1000,3500,3500,200,b,DOWN,CALU1 -S 1000,1000,1000,4000,200,a,DOWN,CALU1 -S 500,1000,500,4000,200,cout,DOWN,CALU1 -V 4000,4700,CONT_BODY_N,* -V 5200,4700,CONT_BODY_N,* -V 7000,3500,CONT_DIF_P,* -V 2800,3000,CONT_DIF_P,* -V 6500,2900,CONT_DIF_P,* -V 7600,3000,CONT_DIF_P,* -V 7600,3500,CONT_DIF_P,* -V 7600,4000,CONT_DIF_P,* -V 7000,4500,CONT_DIF_P,* -V 4600,4700,CONT_BODY_N,* -V 4600,3000,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 5800,4500,CONT_DIF_P,* -V 2800,4700,CONT_BODY_N,* -V 6400,4700,CONT_BODY_N,* -V 4000,3500,CONT_DIF_P,* -V 5200,3500,CONT_DIF_P,* -V 7000,4000,CONT_DIF_P,* -V 400,3500,CONT_DIF_P,* -V 400,3000,CONT_DIF_P,* -V 2200,4500,CONT_DIF_P,* -V 1600,3500,CONT_DIF_P,* -V 400,4000,CONT_DIF_P,* -V 1600,4700,CONT_BODY_N,* -V 1000,4500,CONT_DIF_P,* -V 5200,3000,CONT_DIF_P,* -V 7600,1000,CONT_DIF_N,* -V 7000,500,CONT_DIF_N,* -V 4600,1100,CONT_DIF_N,* -V 1000,500,CONT_DIF_N,* -V 2200,1000,CONT_DIF_N,* -V 400,1000,CONT_DIF_N,* -V 2800,1000,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 5800,500,CONT_DIF_N,* -V 6500,1500,CONT_DIF_N,* -V 2200,300,CONT_BODY_P,* -V 2800,300,CONT_BODY_P,* -V 6400,300,CONT_BODY_P,* -V 4600,300,CONT_BODY_P,* -V 5200,300,CONT_BODY_P,* -V 4000,300,CONT_BODY_P,* -V 1600,300,CONT_BODY_P,* -V 7000,2000,CONT_POLY,* -V 5500,2000,CONT_POLY,* -V 6500,2000,CONT_POLY,* -V 6000,2500,CONT_POLY,* -V 4500,1600,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1100,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 6000,1500,CONT_POLY,* -V 4500,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 2800,2000,CONT_POLY,* -V 2000,3000,CONT_POLY,* -V 1100,1500,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/halfadder_x2.vbe b/alliance/share/cells/sxlib/halfadder_x2.vbe deleted file mode 100644 index 13966fa6..00000000 --- a/alliance/share/cells/sxlib/halfadder_x2.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY halfadder_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 4000; - CONSTANT cin_a : NATURAL := 27; - CONSTANT cin_b : NATURAL := 22; - CONSTANT rdown_a_cout : NATURAL := 1620; - CONSTANT rdown_a_sout : NATURAL := 1620; - CONSTANT rdown_a_sout : NATURAL := 1620; - CONSTANT rdown_b_cout : NATURAL := 1620; - CONSTANT rdown_b_sout : NATURAL := 1620; - CONSTANT rdown_b_sout : NATURAL := 1620; - CONSTANT rup_a_cout : NATURAL := 1790; - CONSTANT rup_a_sout : NATURAL := 1790; - CONSTANT rup_a_sout : NATURAL := 1790; - CONSTANT rup_b_cout : NATURAL := 1790; - CONSTANT rup_b_sout : NATURAL := 1790; - CONSTANT rup_b_sout : NATURAL := 1790; - CONSTANT tphh_a_cout : NATURAL := 361; - CONSTANT tpll_b_cout : NATURAL := 383; - CONSTANT tphh_b_cout : NATURAL := 386; - CONSTANT tpll_a_cout : NATURAL := 398; - CONSTANT tphh_a_sout : NATURAL := 421; - CONSTANT tpll_b_sout : NATURAL := 497; - CONSTANT tphl_b_sout : NATURAL := 531; - CONSTANT tplh_b_sout : NATURAL := 556; - CONSTANT tphh_b_sout : NATURAL := 558; - CONSTANT tpll_a_sout : NATURAL := 562; - CONSTANT tphl_a_sout : NATURAL := 575; - CONSTANT tplh_a_sout : NATURAL := 607; - CONSTANT transistors : NATURAL := 20 -); -PORT ( - a : in BIT; - b : in BIT; - cout : out BIT; - sout : out BIT; - vdd : in BIT; - vss : in BIT -); -END halfadder_x2; - -ARCHITECTURE behaviour_data_flow OF halfadder_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on halfadder_x2" - SEVERITY WARNING; - sout <= (a xor b) after 1200 ps; - cout <= (a and b) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/halfadder_x2.vhd b/alliance/share/cells/sxlib/halfadder_x2.vhd deleted file mode 100644 index 9ca38530..00000000 --- a/alliance/share/cells/sxlib/halfadder_x2.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY halfadder_x2 IS -PORT( - a : IN STD_LOGIC; - b : IN STD_LOGIC; - cout : OUT STD_LOGIC; - sout : OUT STD_LOGIC -); -END halfadder_x2; - -ARCHITECTURE RTL OF halfadder_x2 IS -BEGIN - cout <= (a AND b); - sout <= (a XOR b); -END RTL; diff --git a/alliance/share/cells/sxlib/halfadder_x4.al b/alliance/share/cells/sxlib/halfadder_x4.al deleted file mode 100644 index 4d1b8f27..00000000 --- a/alliance/share/cells/sxlib/halfadder_x4.al +++ /dev/null @@ -1,61 +0,0 @@ -V ALLIANCE : 6 -H halfadder_x4,L,30/10/99 -C a,UNKNOWN,EXTERNAL,6 -C b,UNKNOWN,EXTERNAL,7 -C cout,OUT,EXTERNAL,1 -C sout,OUT,EXTERNAL,14 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,1,4,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00024 -T P,0.35,5.9,1,4,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00023 -T P,0.35,5.9,5,9,14,0,0.75,0.75,13.3,13.3,25.2,11.25,tr_00022 -T P,0.35,5.9,14,9,5,0,0.75,0.75,13.3,13.3,23.4,11.25,tr_00021 -T P,0.35,2.6,5,6,4,0,0.75,0.75,6.7,6.7,5.4,11.1,tr_00020 -T P,0.35,2.6,4,7,5,0,0.75,0.75,6.7,6.7,7.2,11.1,tr_00019 -T P,0.35,3.2,9,6,12,0,0.75,0.75,7.9,7.9,14.4,9.9,tr_00018 -T P,0.35,3.2,12,11,9,0,0.75,0.75,7.9,7.9,16.2,9.9,tr_00017 -T P,0.35,3.2,5,13,12,0,0.75,0.75,7.9,7.9,18,9.9,tr_00016 -T P,0.35,3.2,12,7,5,0,0.75,0.75,7.9,7.9,12.6,9.9,tr_00015 -T P,0.35,3.2,13,6,5,0,0.75,0.75,7.9,7.9,19.8,9.9,tr_00014 -T P,0.35,2.3,5,7,11,0,0.75,0.75,6.1,6.1,10.8,9.45,tr_00013 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00012 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00011 -T N,0.35,2.9,14,9,2,0,0.75,0.75,7.3,7.3,25.2,2.25,tr_00010 -T N,0.35,2.9,2,9,14,0,0.75,0.75,7.3,7.3,23.4,2.25,tr_00009 -T N,0.35,1.4,3,6,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00008 -T N,0.35,2,4,7,3,0,0.75,0.75,5.5,5.5,7.2,3.3,tr_00007 -T N,0.35,1.4,2,7,8,0,0.75,0.75,4.3,4.3,12.6,3,tr_00006 -T N,0.35,1.4,10,6,2,0,0.75,0.75,4.3,4.3,18,3,tr_00005 -T N,0.35,1.7,9,11,10,0,0.75,0.75,4.9,4.9,16.2,3.15,tr_00004 -T N,0.35,1.7,8,13,9,0,0.75,0.75,4.9,4.9,14.4,3.15,tr_00003 -T N,0.35,1.1,2,6,13,0,0.75,0.75,3.7,3.7,19.8,3.15,tr_00002 -T N,0.35,1.1,11,7,2,0,0.75,0.75,3.7,3.7,10.8,3.15,tr_00001 -S 14,EXTERNAL,sout -Q 0.00258522 -S 13,INTERNAL -Q 0.00530431 -S 12,INTERNAL -Q 0.00171257 -S 11,INTERNAL -Q 0.00442919 -S 10,INTERNAL -Q 0 -S 9,INTERNAL -Q 0.00752047 -S 8,INTERNAL -Q 0 -S 7,EXTERNAL,b -Q 0.0069823 -S 6,EXTERNAL,a -Q 0.0115667 -S 5,EXTERNAL,vdd -Q 0.0134766 -S 4,INTERNAL -Q 0.00589885 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.011949 -S 1,EXTERNAL,cout -Q 0.00258522 -EOF diff --git a/alliance/share/cells/sxlib/halfadder_x4.ap b/alliance/share/cells/sxlib/halfadder_x4.ap deleted file mode 100644 index 8a9ab130..00000000 --- a/alliance/share/cells/sxlib/halfadder_x4.ap +++ /dev/null @@ -1,216 +0,0 @@ -V ALLIANCE : 6 -H halfadder_x4,P, 6/ 9/2000,100 -A 0,0,9000,5000 -R 1000,4000,ref_ref,cout_40 -R 1000,1000,ref_ref,cout_10 -R 1000,3000,ref_ref,cout_30 -R 1000,3500,ref_ref,cout_35 -R 1000,2500,ref_ref,cout_25 -R 1000,2000,ref_ref,cout_20 -R 1000,1500,ref_ref,cout_15 -R 1500,3000,ref_ref,a_30 -R 1500,3500,ref_ref,a_35 -R 1500,4000,ref_ref,a_40 -R 1500,1000,ref_ref,a_10 -R 1500,1500,ref_ref,a_15 -R 1500,2500,ref_ref,a_25 -R 1500,2000,ref_ref,a_20 -R 4000,3500,ref_ref,b_35 -R 4000,1000,ref_ref,b_10 -R 4000,1500,ref_ref,b_15 -R 4000,2000,ref_ref,b_20 -R 4000,2500,ref_ref,b_25 -R 4000,3000,ref_ref,b_30 -R 8000,4000,ref_ref,sout_40 -R 8000,1000,ref_ref,sout_10 -R 8000,3000,ref_ref,sout_30 -R 8000,3500,ref_ref,sout_35 -R 8000,2500,ref_ref,sout_25 -R 8000,2000,ref_ref,sout_20 -R 8000,1500,ref_ref,sout_15 -S 7500,2000,8400,2000,300,*,RIGHT,POLY -S 1000,1000,1000,4000,200,cout,DOWN,CALU1 -S 1500,1000,1500,4000,200,a,DOWN,CALU1 -S 4000,1000,4000,3500,200,b,DOWN,CALU1 -S 8000,1000,8000,4000,200,sout,DOWN,CALU1 -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 2700,3300,2700,4600,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 8400,2600,8400,4900,100,*,UP,PTRANS -S 8700,2800,8700,4700,300,*,DOWN,PDIF -S 7500,3400,7500,4700,300,*,DOWN,PDIF -S 8100,2800,8100,4700,300,*,DOWN,PDIF -S 7800,2600,7800,4900,100,*,UP,PTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 900,300,900,1200,300,*,DOWN,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 7500,300,7500,1000,300,*,UP,NDIF -S 8700,300,8700,1200,300,*,UP,NDIF -S 8100,300,8100,1200,300,*,UP,NDIF -S 8400,100,8400,1400,100,*,DOWN,NTRANS -S 7800,100,7800,1400,100,*,DOWN,NTRANS -S 600,1400,600,2600,100,*,DOWN,POLY -S 1500,1500,1800,1500,300,*,RIGHT,POLY -S 1200,2000,2000,2000,100,*,RIGHT,POLY -S 1800,2400,1800,3100,100,*,UP,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 1500,2500,1800,2500,300,*,RIGHT,POLY -S 3600,2600,4200,2600,100,*,RIGHT,POLY -S 3600,1400,4200,1400,100,*,RIGHT,POLY -S 3300,2000,5400,2000,100,*,RIGHT,POLY -S 6000,1400,6600,1400,100,*,RIGHT,POLY -S 6000,2000,6000,2600,100,*,DOWN,POLY -S 6000,2000,7000,2000,100,*,RIGHT,POLY -S 4800,2600,5100,2600,100,*,RIGHT,POLY -S 7800,1400,7800,2600,100,*,DOWN,POLY -S 8400,1400,8400,2600,100,*,DOWN,POLY -S 0,300,9000,300,600,vss,RIGHT,CALU1 -S 300,3000,300,4500,200,*,DOWN,ALU1 -S 300,500,300,1000,200,*,DOWN,ALU1 -S 300,1000,300,1700,200,*,UP,ALU1 -S 0,4700,9000,4700,600,vdd,RIGHT,CALU1 -S 2500,2000,2500,3000,100,*,UP,ALU1 -S 2050,1000,2050,3500,100,*,UP,ALU1 -S 1500,4000,6500,4000,100,*,RIGHT,ALU1 -S 2050,1000,2700,1000,100,*,RIGHT,ALU1 -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 4000,1000,4000,3500,100,*,UP,ALU1 -S 4500,3500,5700,3500,100,*,RIGHT,ALU1 -S 5700,3000,5700,3500,100,*,DOWN,ALU1 -S 3300,1000,3300,3000,100,*,DOWN,ALU1 -S 4500,3000,5100,3000,100,*,LEFT,ALU1 -S 4500,1000,4500,3000,100,*,UP,ALU1 -S 8700,1000,8700,1700,200,*,UP,ALU1 -S 5500,2000,6000,2000,100,*,RIGHT,ALU1 -S 5000,2500,6500,2500,100,*,RIGHT,ALU1 -S 4500,1000,7500,1000,100,*,RIGHT,ALU1 -S 7500,1000,7500,2000,100,*,DOWN,ALU1 -S 8700,500,8700,1000,200,*,DOWN,ALU1 -S 8700,3000,8700,4500,200,*,DOWN,ALU1 -S 7500,3500,7500,4500,200,*,DOWN,ALU1 -S 6500,1500,6500,4000,100,*,DOWN,ALU1 -S 7000,1500,7000,2900,100,*,DOWN,ALU1 -S 2600,3500,4000,3500,100,*,RIGHT,ALU1 -S 2600,3000,2600,3500,100,*,DOWN,ALU1 -S 2500,3000,2600,3000,100,*,LEFT,ALU1 -S 600,2000,1200,2000,300,*,LEFT,POLY -S 2400,2000,2500,2000,100,*,RIGHT,POLY -S 1800,600,1800,1400,100,*,UP,NTRANS -S 1800,3100,1800,4300,100,*,DOWN,PTRANS -S 2400,3100,2400,4300,100,*,DOWN,PTRANS -S 2100,3300,2100,4100,300,*,UP,PDIF -S 2400,1600,2400,2000,100,*,UP,POLY -S 2400,600,2400,1600,100,*,UP,NTRANS -S 2700,800,2700,1400,300,*,DOWN,NDIF -S 2100,800,2100,1400,300,*,DOWN,NDIF -S 4200,600,4200,1400,100,*,DOWN,NTRANS -S 6000,600,6000,1400,100,*,DOWN,NTRANS -S 4800,2600,4800,4000,100,*,UP,PTRANS -S 5400,2600,5400,4000,100,*,UP,PTRANS -S 6000,2600,6000,4000,100,*,UP,PTRANS -S 4200,2600,4200,4000,100,*,UP,PTRANS -S 3300,1000,3300,1200,300,*,UP,NDIF -S 3900,400,3900,1200,300,*,UP,NDIF -S 6300,400,6300,1200,300,*,UP,NDIF -S 5000,1600,5500,1600,100,*,RIGHT,ALU1 -S 4800,1500,5100,1500,100,*,RIGHT,POLY -S 5400,600,5400,1500,100,*,DOWN,NTRANS -S 4800,600,4800,1500,100,*,DOWN,NTRANS -S 5100,800,5100,1300,300,*,UP,NDIF -S 4500,800,4500,1300,300,*,UP,NDIF -S 5700,800,5700,1300,300,*,UP,NDIF -S 5500,1600,5500,2000,100,*,DOWN,ALU1 -S 4500,2800,4500,3800,300,*,DOWN,PDIF -S 5100,2800,5100,3800,300,*,DOWN,PDIF -S 5700,2800,5700,3800,300,*,DOWN,PDIF -S 3900,2800,3900,4500,300,*,DOWN,PDIF -S 6300,2800,6300,4500,300,*,DOWN,PDIF -S 0,3900,9000,3900,2400,*,LEFT,NWELL -S 5400,1500,5400,2600,100,*,DOWN,POLY -S 6600,700,6600,1400,100,*,DOWN,NTRANS -S 6900,900,6900,1600,300,*,UP,NDIF -S 3300,2800,3300,3500,300,*,UP,PDIF -S 6900,2800,6900,3800,300,*,DOWN,PDIF -S 6600,2600,6600,4000,100,*,UP,PTRANS -S 3600,700,3600,1400,100,*,DOWN,NTRANS -S 3600,2600,3600,3700,100,*,UP,PTRANS -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 8000,1000,8000,4000,200,*,DOWN,ALU1 -V 300,4500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 900,3000,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 2100,4700,CONT_BODY_N,* -V 1500,4500,CONT_DIF_P,* -V 5700,3000,CONT_DIF_P,* -V 5100,3000,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 6300,4500,CONT_DIF_P,* -V 3300,4700,CONT_BODY_N,* -V 6900,4700,CONT_BODY_N,* -V 4500,3500,CONT_DIF_P,* -V 5700,3500,CONT_DIF_P,* -V 7500,4000,CONT_DIF_P,* -V 7500,3500,CONT_DIF_P,* -V 8700,3000,CONT_DIF_P,* -V 8700,3500,CONT_DIF_P,* -V 8700,4000,CONT_DIF_P,* -V 8700,4500,CONT_DIF_P,* -V 3300,3000,CONT_DIF_P,* -V 7000,2900,CONT_DIF_P,* -V 8100,3000,CONT_DIF_P,* -V 8100,3500,CONT_DIF_P,* -V 8100,4000,CONT_DIF_P,* -V 7500,4500,CONT_DIF_P,* -V 300,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 3900,500,CONT_DIF_N,* -V 6300,500,CONT_DIF_N,* -V 7000,1500,CONT_DIF_N,* -V 8100,1000,CONT_DIF_N,* -V 8700,1000,CONT_DIF_N,* -V 8700,500,CONT_DIF_N,* -V 7500,500,CONT_DIF_N,* -V 2700,300,CONT_BODY_P,* -V 300,1700,CONT_BODY_P,* -V 3300,300,CONT_BODY_P,* -V 6900,300,CONT_BODY_P,* -V 8700,1700,CONT_BODY_P,* -V 2500,3000,CONT_POLY,* -V 1600,1500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 1600,2500,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 6500,1500,CONT_POLY,* -V 5000,2500,CONT_POLY,* -V 4000,2500,CONT_POLY,* -V 4000,1500,CONT_POLY,* -V 3300,2000,CONT_POLY,* -V 7500,2000,CONT_POLY,* -V 6000,2000,CONT_POLY,* -V 7000,2000,CONT_POLY,* -V 6500,2500,CONT_POLY,* -V 5000,1600,CONT_POLY,* -V 5100,1100,CONT_DIF_N,* -V 5100,300,CONT_BODY_P,* -V 5700,300,CONT_BODY_P,* -V 4500,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 5100,4700,CONT_BODY_N,* -V 4500,4700,CONT_BODY_N,* -V 5700,4700,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/halfadder_x4.vbe b/alliance/share/cells/sxlib/halfadder_x4.vbe deleted file mode 100644 index bbb062f9..00000000 --- a/alliance/share/cells/sxlib/halfadder_x4.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY halfadder_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 4500; - CONSTANT cin_a : NATURAL := 27; - CONSTANT cin_b : NATURAL := 22; - CONSTANT rdown_a_cout : NATURAL := 810; - CONSTANT rdown_a_sout : NATURAL := 810; - CONSTANT rdown_a_sout : NATURAL := 810; - CONSTANT rdown_b_cout : NATURAL := 810; - CONSTANT rdown_b_sout : NATURAL := 810; - CONSTANT rdown_b_sout : NATURAL := 810; - CONSTANT rup_a_cout : NATURAL := 890; - CONSTANT rup_a_sout : NATURAL := 890; - CONSTANT rup_a_sout : NATURAL := 890; - CONSTANT rup_b_cout : NATURAL := 890; - CONSTANT rup_b_sout : NATURAL := 890; - CONSTANT rup_b_sout : NATURAL := 890; - CONSTANT tphh_a_cout : NATURAL := 467; - CONSTANT tpll_b_cout : NATURAL := 480; - CONSTANT tpll_a_cout : NATURAL := 494; - CONSTANT tphh_b_cout : NATURAL := 500; - CONSTANT tphh_a_sout : NATURAL := 527; - CONSTANT tpll_b_sout : NATURAL := 594; - CONSTANT tphl_b_sout : NATURAL := 607; - CONSTANT tplh_b_sout : NATURAL := 642; - CONSTANT tphh_b_sout : NATURAL := 655; - CONSTANT tphl_a_sout : NATURAL := 656; - CONSTANT tpll_a_sout : NATURAL := 665; - CONSTANT tplh_a_sout : NATURAL := 692; - CONSTANT transistors : NATURAL := 24 -); -PORT ( - a : in BIT; - b : in BIT; - cout : out BIT; - sout : out BIT; - vdd : in BIT; - vss : in BIT -); -END halfadder_x4; - -ARCHITECTURE behaviour_data_flow OF halfadder_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on halfadder_x4" - SEVERITY WARNING; - sout <= (a xor b) after 1300 ps; - cout <= (a and b) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/halfadder_x4.vhd b/alliance/share/cells/sxlib/halfadder_x4.vhd deleted file mode 100644 index f253a47b..00000000 --- a/alliance/share/cells/sxlib/halfadder_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY halfadder_x4 IS -PORT( - a : IN STD_LOGIC; - b : IN STD_LOGIC; - cout : OUT STD_LOGIC; - sout : OUT STD_LOGIC -); -END halfadder_x4; - -ARCHITECTURE RTL OF halfadder_x4 IS -BEGIN - cout <= (a AND b); - sout <= (a XOR b); -END RTL; diff --git a/alliance/share/cells/sxlib/inv_x1.al b/alliance/share/cells/sxlib/inv_x1.al deleted file mode 100644 index 5ae39942..00000000 --- a/alliance/share/cells/sxlib/inv_x1.al +++ /dev/null @@ -1,17 +0,0 @@ -V ALLIANCE : 6 -H inv_x1,L,30/10/99 -C i,IN,EXTERNAL,4 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,2.1,9.75,tr_00002 -T N,0.35,1.4,1,4,2,0,0.75,0.75,4.3,4.3,2.1,3,tr_00001 -S 4,EXTERNAL,i -Q 0.00353623 -S 3,EXTERNAL,vdd -Q 0.00230273 -S 2,EXTERNAL,nq -Q 0.00240895 -S 1,EXTERNAL,vss -Q 0.00230273 -EOF diff --git a/alliance/share/cells/sxlib/inv_x1.ap b/alliance/share/cells/sxlib/inv_x1.ap deleted file mode 100644 index 2c3572d7..00000000 --- a/alliance/share/cells/sxlib/inv_x1.ap +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H inv_x1,P,30/ 8/2000,100 -A 0,0,1500,5000 -R 1000,4000,ref_ref,nq_40 -R 1000,3500,ref_ref,nq_35 -R 1000,3000,ref_ref,nq_30 -R 1000,2500,ref_ref,nq_25 -R 1000,2000,ref_ref,nq_20 -R 1000,1500,ref_ref,nq_15 -R 1000,1000,ref_ref,nq_10 -R 500,1000,ref_ref,i_10 -R 500,1500,ref_ref,i_15 -R 500,2000,ref_ref,i_20 -R 500,2500,ref_ref,i_25 -R 500,3000,ref_ref,i_30 -R 500,3500,ref_ref,i_35 -R 500,4000,ref_ref,i_40 -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 1000,2800,1000,3700,300,*,DOWN,PDIF -S 700,2600,700,3900,100,*,UP,PTRANS -S 1000,800,1000,1200,300,*,UP,NDIF -S 700,600,700,1400,100,*,DOWN,NTRANS -S 0,300,1500,300,600,vss,RIGHT,CALU1 -S 0,4700,1500,4700,600,vdd,RIGHT,CALU1 -S 400,2000,700,2000,300,*,RIGHT,POLY -S 700,1400,700,2600,100,*,UP,POLY -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 0,3900,1500,3900,2400,*,RIGHT,NWELL -S 350,400,350,1200,400,*,UP,NDIF -S 350,2800,350,4600,400,*,DOWN,PDIF -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -S 500,1000,500,4000,200,i,DOWN,CALU1 -V 1000,3000,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 400,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 500,2000,CONT_POLY,* -V 1000,4700,CONT_BODY_N,* -V 1000,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/inv_x1.sym b/alliance/share/cells/sxlib/inv_x1.sym deleted file mode 100644 index dc735e9d..00000000 Binary files a/alliance/share/cells/sxlib/inv_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/inv_x1.vbe b/alliance/share/cells/sxlib/inv_x1.vbe deleted file mode 100644 index 67e85e02..00000000 --- a/alliance/share/cells/sxlib/inv_x1.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY inv_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 750; - CONSTANT cin_i : NATURAL := 8; - CONSTANT rdown_i_nq : NATURAL := 3640; - CONSTANT rup_i_nq : NATURAL := 3720; - CONSTANT tphl_i_nq : NATURAL := 101; - CONSTANT tplh_i_nq : NATURAL := 139; - CONSTANT transistors : NATURAL := 2 -); -PORT ( - i : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END inv_x1; - -ARCHITECTURE behaviour_data_flow OF inv_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on inv_x1" - SEVERITY WARNING; - nq <= not (i) after 700 ps; -END; diff --git a/alliance/share/cells/sxlib/inv_x1.vhd b/alliance/share/cells/sxlib/inv_x1.vhd deleted file mode 100644 index 92c2d59a..00000000 --- a/alliance/share/cells/sxlib/inv_x1.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY inv_x1 IS -PORT( - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END inv_x1; - -ARCHITECTURE RTL OF inv_x1 IS -BEGIN - nq <= NOT(i); -END RTL; diff --git a/alliance/share/cells/sxlib/inv_x2.al b/alliance/share/cells/sxlib/inv_x2.al deleted file mode 100644 index c02fcb01..00000000 --- a/alliance/share/cells/sxlib/inv_x2.al +++ /dev/null @@ -1,17 +0,0 @@ -V ALLIANCE : 6 -H inv_x2,L,30/10/99 -C i,IN,EXTERNAL,4 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,2 -T P,0.35,4.4,1,4,3,0,0.75,0.75,10.3,10.3,2.1,10.5,tr_00002 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00001 -S 4,EXTERNAL,i -Q 0.0031892 -S 3,EXTERNAL,vdd -Q 0.00230273 -S 2,EXTERNAL,vss -Q 0.00230273 -S 1,EXTERNAL,nq -Q 0.00276148 -EOF diff --git a/alliance/share/cells/sxlib/inv_x2.ap b/alliance/share/cells/sxlib/inv_x2.ap deleted file mode 100644 index 4cd20dba..00000000 --- a/alliance/share/cells/sxlib/inv_x2.ap +++ /dev/null @@ -1,43 +0,0 @@ -V ALLIANCE : 6 -H inv_x2,P,30/ 8/2000,100 -A 0,0,1500,5000 -R 500,4000,ref_ref,i_40 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 500,2500,ref_ref,i_25 -R 500,2000,ref_ref,i_20 -R 500,1500,ref_ref,i_15 -R 500,1000,ref_ref,i_10 -R 1000,1000,ref_ref,nq_10 -R 1000,1500,ref_ref,nq_15 -R 1000,2000,ref_ref,nq_20 -R 1000,2500,ref_ref,nq_25 -R 1000,3000,ref_ref,nq_30 -R 1000,3500,ref_ref,nq_35 -R 1000,4000,ref_ref,nq_40 -S 0,300,1500,300,600,vss,RIGHT,CALU1 -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 400,2000,700,2000,300,*,RIGHT,POLY -S 700,2600,700,4400,100,*,UP,PTRANS -S 1000,2800,1000,4200,300,*,DOWN,PDIF -S 700,1900,700,2600,100,*,UP,POLY -S 700,600,700,1900,100,*,DOWN,NTRANS -S 1000,800,1000,1700,300,*,UP,NDIF -S 0,4700,1500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,1500,3900,2400,*,RIGHT,NWELL -S 350,400,350,1700,400,*,UP,NDIF -S 350,2800,350,4600,400,*,DOWN,PDIF -S 500,1000,500,4000,200,i,DOWN,CALU1 -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -V 500,2000,CONT_POLY,* -V 1000,1000,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 1000,3500,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 1000,1500,CONT_DIF_N,* -V 1000,4700,CONT_BODY_N,* -V 1000,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/inv_x2.sym b/alliance/share/cells/sxlib/inv_x2.sym deleted file mode 100644 index 93f40e69..00000000 Binary files a/alliance/share/cells/sxlib/inv_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/inv_x2.vbe b/alliance/share/cells/sxlib/inv_x2.vbe deleted file mode 100644 index 9df0116d..00000000 --- a/alliance/share/cells/sxlib/inv_x2.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY inv_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 750; - CONSTANT cin_i : NATURAL := 12; - CONSTANT rdown_i_nq : NATURAL := 1620; - CONSTANT rup_i_nq : NATURAL := 2420; - CONSTANT tphl_i_nq : NATURAL := 69; - CONSTANT tplh_i_nq : NATURAL := 163; - CONSTANT transistors : NATURAL := 2 -); -PORT ( - i : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END inv_x2; - -ARCHITECTURE behaviour_data_flow OF inv_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on inv_x2" - SEVERITY WARNING; - nq <= not (i) after 800 ps; -END; diff --git a/alliance/share/cells/sxlib/inv_x2.vhd b/alliance/share/cells/sxlib/inv_x2.vhd deleted file mode 100644 index d4b14dd6..00000000 --- a/alliance/share/cells/sxlib/inv_x2.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY inv_x2 IS -PORT( - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END inv_x2; - -ARCHITECTURE RTL OF inv_x2 IS -BEGIN - nq <= NOT(i); -END RTL; diff --git a/alliance/share/cells/sxlib/inv_x4.al b/alliance/share/cells/sxlib/inv_x4.al deleted file mode 100644 index bb87114c..00000000 --- a/alliance/share/cells/sxlib/inv_x4.al +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 6 -H inv_x4,L,30/10/99 -C i,IN,EXTERNAL,4 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,2 -T P,0.35,4.1,3,4,1,0,0.75,0.75,9.7,9.7,3.9,12.15,tr_00004 -T P,0.35,5.9,1,4,3,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00003 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.1,2.25,tr_00002 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,3.9,2.25,tr_00001 -S 4,EXTERNAL,i -Q 0.00530442 -S 3,EXTERNAL,vdd -Q 0.00423058 -S 2,EXTERNAL,vss -Q 0.0038193 -S 1,EXTERNAL,nq -Q 0.00258522 -EOF diff --git a/alliance/share/cells/sxlib/inv_x4.ap b/alliance/share/cells/sxlib/inv_x4.ap deleted file mode 100644 index a9cd56af..00000000 --- a/alliance/share/cells/sxlib/inv_x4.ap +++ /dev/null @@ -1,54 +0,0 @@ -V ALLIANCE : 6 -H inv_x4,P,30/ 8/2000,100 -A 0,0,2000,5000 -R 1000,1000,ref_ref,nq_10 -R 1000,1500,ref_ref,nq_15 -R 1000,2000,ref_ref,nq_20 -R 1000,2500,ref_ref,nq_25 -R 1000,3000,ref_ref,nq_30 -R 1000,3500,ref_ref,nq_35 -R 1000,4000,ref_ref,nq_40 -R 500,4000,ref_ref,i_40 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 500,2500,ref_ref,i_25 -R 500,2000,ref_ref,i_20 -R 500,1500,ref_ref,i_15 -R 500,1000,ref_ref,i_10 -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -S 500,1000,500,4000,200,i,DOWN,CALU1 -S 0,300,2000,300,600,vss,RIGHT,CALU1 -S 0,3900,2000,3900,2400,*,LEFT,NWELL -S 0,4700,2000,4700,600,vdd,RIGHT,CALU1 -S 1600,2900,1600,4500,200,*,DOWN,ALU1 -S 1600,500,1600,1700,200,*,DOWN,ALU1 -S 1600,3400,1600,4700,300,*,DOWN,PDIF -S 1300,1400,1300,3200,100,*,UP,POLY -S 1300,3200,1300,4900,100,*,UP,PTRANS -S 400,300,400,1200,300,*,UP,NDIF -S 1000,300,1000,1200,300,*,UP,NDIF -S 700,100,700,1400,100,*,DOWN,NTRANS -S 1300,100,1300,1400,100,*,DOWN,NTRANS -S 1600,300,1600,1200,300,*,UP,NDIF -S 500,1500,1300,1500,300,*,RIGHT,POLY -S 400,2800,400,4700,300,*,DOWN,PDIF -S 1000,2800,1000,4700,300,*,DOWN,PDIF -S 700,2600,700,4900,100,*,UP,PTRANS -S 700,1400,700,2600,100,*,UP,POLY -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -V 1600,2900,CONT_BODY_N,* -V 1600,1700,CONT_BODY_P,* -V 400,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 1600,1000,CONT_DIF_N,* -V 500,1500,CONT_POLY,* -V 1600,4000,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 1600,3500,CONT_DIF_P,* -V 1600,4500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/inv_x4.sym b/alliance/share/cells/sxlib/inv_x4.sym deleted file mode 100644 index 2a1da33c..00000000 Binary files a/alliance/share/cells/sxlib/inv_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/inv_x4.vbe b/alliance/share/cells/sxlib/inv_x4.vbe deleted file mode 100644 index 3091ae3f..00000000 --- a/alliance/share/cells/sxlib/inv_x4.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY inv_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1000; - CONSTANT cin_i : NATURAL := 26; - CONSTANT rdown_i_nq : NATURAL := 810; - CONSTANT rup_i_nq : NATURAL := 1060; - CONSTANT tphl_i_nq : NATURAL := 71; - CONSTANT tplh_i_nq : NATURAL := 143; - CONSTANT transistors : NATURAL := 4 -); -PORT ( - i : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END inv_x4; - -ARCHITECTURE behaviour_data_flow OF inv_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on inv_x4" - SEVERITY WARNING; - nq <= not (i) after 700 ps; -END; diff --git a/alliance/share/cells/sxlib/inv_x4.vhd b/alliance/share/cells/sxlib/inv_x4.vhd deleted file mode 100644 index 2263c327..00000000 --- a/alliance/share/cells/sxlib/inv_x4.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY inv_x4 IS -PORT( - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END inv_x4; - -ARCHITECTURE RTL OF inv_x4 IS -BEGIN - nq <= NOT(i); -END RTL; diff --git a/alliance/share/cells/sxlib/inv_x8.al b/alliance/share/cells/sxlib/inv_x8.al deleted file mode 100644 index f3b8f6ac..00000000 --- a/alliance/share/cells/sxlib/inv_x8.al +++ /dev/null @@ -1,23 +0,0 @@ -V ALLIANCE : 6 -H inv_x8,L,30/10/99 -C i,IN,EXTERNAL,4 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,2,4,3,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00008 -T P,0.35,5.9,3,4,2,0,0.75,0.75,13.3,13.3,3.9,11.25,tr_00007 -T P,0.35,5.9,3,4,2,0,0.75,0.75,13.3,13.3,7.5,11.25,tr_00006 -T P,0.35,5.9,2,4,3,0,0.75,0.75,13.3,13.3,5.7,11.25,tr_00005 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,3.9,2.25,tr_00004 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,2.1,2.25,tr_00003 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,7.5,2.25,tr_00002 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,5.7,2.25,tr_00001 -S 4,EXTERNAL,i -Q 0.00785425 -S 3,EXTERNAL,vdd -Q 0.0074877 -S 2,EXTERNAL,nq -Q 0.00599301 -S 1,EXTERNAL,vss -Q 0.00613633 -EOF diff --git a/alliance/share/cells/sxlib/inv_x8.ap b/alliance/share/cells/sxlib/inv_x8.ap deleted file mode 100644 index e2f85ee0..00000000 --- a/alliance/share/cells/sxlib/inv_x8.ap +++ /dev/null @@ -1,84 +0,0 @@ -V ALLIANCE : 6 -H inv_x8,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 500,4000,ref_ref,i_40 -R 500,3500,ref_ref,i_35 -R 500,3000,ref_ref,i_30 -R 500,2500,ref_ref,i_25 -R 500,2000,ref_ref,i_20 -R 500,1500,ref_ref,i_15 -R 500,1000,ref_ref,i_10 -R 1000,4000,ref_ref,nq_40 -R 1000,3500,ref_ref,nq_35 -R 1000,3000,ref_ref,nq_30 -R 1000,2500,ref_ref,nq_25 -R 1000,2000,ref_ref,nq_20 -R 1000,1500,ref_ref,nq_15 -R 1000,1000,ref_ref,nq_10 -S 500,1000,500,4000,200,i,DOWN,CALU1 -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -S 0,3900,3500,3900,2400,*,LEFT,NWELL -S 2800,300,2800,1200,300,*,UP,NDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 2500,1400,2500,2600,100,*,UP,POLY -S 1900,1400,1900,2600,100,*,UP,POLY -S 1300,1400,1300,2600,100,*,UP,POLY -S 700,1400,700,2600,100,*,UP,POLY -S 400,2800,400,4700,300,*,DOWN,PDIF -S 1000,2800,1000,4700,300,*,DOWN,PDIF -S 700,2600,700,4900,100,*,UP,PTRANS -S 1600,2800,1600,4700,300,*,DOWN,PDIF -S 1300,2600,1300,4900,100,*,UP,PTRANS -S 2500,2600,2500,4900,100,*,UP,PTRANS -S 2200,2800,2200,4700,300,*,DOWN,PDIF -S 1900,2600,1900,4900,100,*,UP,PTRANS -S 1300,100,1300,1400,100,*,DOWN,NTRANS -S 1600,300,1600,1200,300,*,UP,NDIF -S 700,100,700,1400,100,*,DOWN,NTRANS -S 1000,300,1000,1200,300,*,UP,NDIF -S 400,300,400,1200,300,*,UP,NDIF -S 2200,300,2200,1200,300,*,UP,NDIF -S 2500,100,2500,1400,100,*,DOWN,NTRANS -S 1900,100,1900,1400,100,*,DOWN,NTRANS -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 1600,500,1600,1000,200,*,DOWN,ALU1 -S 1600,3000,1600,4500,200,*,UP,ALU1 -S 400,1500,2500,1500,300,*,RIGHT,POLY -S 2700,1700,3300,1700,300,*,RIGHT,PTIE -S 2800,3900,2800,4700,300,*,DOWN,PDIF -S 3200,2800,3200,3500,300,*,UP,NTIE -S 2200,1000,2200,4000,200,*,DOWN,ALU1 -S 1000,2000,2200,2000,200,*,LEFT,ALU1 -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 2800,1700,3200,1700,200,*,LEFT,ALU1 -S 2800,500,2800,1700,200,*,DOWN,ALU1 -S 3200,2900,3200,3400,200,*,UP,ALU1 -S 2750,3400,3200,3400,200,*,LEFT,ALU1 -S 2800,3350,2800,4500,200,*,UP,ALU1 -V 2800,500,CONT_DIF_N,* -V 1000,3500,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1600,4000,CONT_DIF_P,* -V 1600,4500,CONT_DIF_P,* -V 1600,3500,CONT_DIF_P,* -V 1600,3000,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 2200,4000,CONT_DIF_P,* -V 2200,3500,CONT_DIF_P,* -V 2200,3000,CONT_DIF_P,* -V 1000,1000,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 2200,1000,CONT_DIF_N,* -V 2800,1000,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 1600,1000,CONT_DIF_N,* -V 500,1500,CONT_POLY,* -V 2800,1700,CONT_BODY_P,* -V 3200,1700,CONT_BODY_P,* -V 3200,2900,CONT_BODY_N,* -V 2800,4500,CONT_DIF_P,* -V 2800,4000,CONT_DIF_P,* -V 3200,3400,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/inv_x8.sym b/alliance/share/cells/sxlib/inv_x8.sym deleted file mode 100644 index c0564bf1..00000000 Binary files a/alliance/share/cells/sxlib/inv_x8.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/inv_x8.vbe b/alliance/share/cells/sxlib/inv_x8.vbe deleted file mode 100644 index 4e6fa063..00000000 --- a/alliance/share/cells/sxlib/inv_x8.vbe +++ /dev/null @@ -1,26 +0,0 @@ -ENTITY inv_x8 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i : NATURAL := 54; - CONSTANT rdown_i_nq : NATURAL := 400; - CONSTANT rup_i_nq : NATURAL := 450; - CONSTANT tphl_i_nq : NATURAL := 86; - CONSTANT tplh_i_nq : NATURAL := 133; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END inv_x8; - -ARCHITECTURE behaviour_data_flow OF inv_x8 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on inv_x8" - SEVERITY WARNING; - nq <= not (i) after 700 ps; -END; diff --git a/alliance/share/cells/sxlib/inv_x8.vhd b/alliance/share/cells/sxlib/inv_x8.vhd deleted file mode 100644 index 9d32ed3c..00000000 --- a/alliance/share/cells/sxlib/inv_x8.vhd +++ /dev/null @@ -1,19 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY inv_x8 IS -PORT( - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END inv_x8; - -ARCHITECTURE RTL OF inv_x8 IS -BEGIN - nq <= NOT(i); -END RTL; diff --git a/alliance/share/cells/sxlib/mx2_x2.al b/alliance/share/cells/sxlib/mx2_x2.al deleted file mode 100644 index 719679f7..00000000 --- a/alliance/share/cells/sxlib/mx2_x2.al +++ /dev/null @@ -1,45 +0,0 @@ -V ALLIANCE : 6 -H mx2_x2,L,30/10/99 -C cmd,IN,EXTERNAL,6 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,9 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,10,7,11,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00012 -T P,0.35,2.9,2,3,12,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 -T P,0.35,2.9,11,6,2,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00010 -T P,0.35,2.9,3,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 -T P,0.35,2.9,12,8,10,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00008 -T P,0.35,5.9,10,2,9,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00007 -T N,0.35,2.9,9,2,1,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00006 -T N,0.35,1.4,4,7,1,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00005 -T N,0.35,1.4,2,3,4,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00004 -T N,0.35,1.4,1,6,3,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00003 -T N,0.35,1.4,5,6,2,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00002 -T N,0.35,1.4,1,8,5,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00001 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,vdd -Q 0.00658426 -S 9,EXTERNAL,q -Q 0.00264397 -S 8,EXTERNAL,i1 -Q 0.00371745 -S 7,EXTERNAL,i0 -Q 0.00336619 -S 6,EXTERNAL,cmd -Q 0.00660261 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00595297 -S 2,INTERNAL -Q 0.0047485 -S 1,EXTERNAL,vss -Q 0.00552667 -EOF diff --git a/alliance/share/cells/sxlib/mx2_x2.ap b/alliance/share/cells/sxlib/mx2_x2.ap deleted file mode 100644 index 82901f4c..00000000 --- a/alliance/share/cells/sxlib/mx2_x2.ap +++ /dev/null @@ -1,117 +0,0 @@ -V ALLIANCE : 6 -H mx2_x2,P,30/ 8/2000,100 -A 0,0,4500,5000 -R 3000,4000,ref_ref,i1_40 -R 3000,3500,ref_ref,i1_35 -R 3000,3000,ref_ref,i1_30 -R 3000,2500,ref_ref,i1_25 -R 3000,2000,ref_ref,i1_20 -R 3000,1500,ref_ref,i1_15 -R 3000,1000,ref_ref,i1_10 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2500,ref_ref,i0_25 -R 1000,2000,ref_ref,i0_20 -R 1000,1500,ref_ref,i0_15 -R 4000,1000,ref_ref,q_10 -R 4000,3000,ref_ref,q_30 -R 4000,2000,ref_ref,q_20 -R 4000,1500,ref_ref,q_15 -R 4000,4000,ref_ref,q_40 -R 4000,3500,ref_ref,q_35 -R 4000,2500,ref_ref,q_25 -R 1500,4000,ref_ref,cmd_40 -R 1500,3500,ref_ref,cmd_35 -R 1500,3000,ref_ref,cmd_30 -R 1500,2500,ref_ref,cmd_25 -R 1500,2000,ref_ref,cmd_20 -R 1500,1500,ref_ref,cmd_15 -S 3000,1000,3000,4000,200,i1,DOWN,CALU1 -S 1000,1500,1000,4000,200,i0,DOWN,CALU1 -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 1500,1500,1500,4000,200,cmd,DOWN,CALU1 -S 4000,950,4000,4050,200,*,DOWN,ALU1 -S 600,2000,2400,2000,100,*,RIGHT,POLY -S 300,1000,2500,1000,100,*,RIGHT,ALU1 -S 1000,1500,1000,4000,100,*,DOWN,ALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 300,3300,300,4200,300,*,DOWN,PDIF -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 1600,2000,1600,3100,100,*,UP,POLY -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 2400,3100,2400,4400,100,*,DOWN,PTRANS -S 1600,3100,1600,4400,100,*,DOWN,PTRANS -S 900,3300,900,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 2000,3300,2000,4200,500,*,DOWN,PDIF -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 4100,300,4100,1200,300,*,DOWN,NDIF -S 3800,100,3800,1400,100,*,UP,NTRANS -S 2800,3100,2800,4400,100,*,DOWN,PTRANS -S 3300,300,3300,1200,700,*,DOWN,NDIF -S 3300,3300,3300,4700,700,*,UP,PDIF -S 3500,3000,3500,4500,200,*,UP,ALU1 -S 2000,2300,3800,2300,100,*,RIGHT,POLY -S 2500,1000,2500,2700,100,*,UP,ALU1 -S 2400,2800,2400,3100,100,*,UP,POLY -S 2800,3100,3100,3100,100,*,RIGHT,POLY -S 900,3100,1200,3100,100,*,RIGHT,POLY -S 2800,1400,3100,1400,100,*,RIGHT,POLY -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 1200,100,1200,900,100,*,UP,NTRANS -S 1600,100,1600,900,100,*,UP,NTRANS -S 3500,500,3500,1700,200,*,DOWN,ALU1 -S 600,100,600,900,100,*,UP,NTRANS -S 900,300,900,700,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 600,900,600,3100,100,*,DOWN,POLY -S 2400,100,2400,900,100,*,UP,NTRANS -S 2800,100,2800,900,100,*,UP,NTRANS -S 2400,900,2400,2000,100,*,DOWN,POLY -S 2800,900,2800,1400,100,*,DOWN,POLY -S 2000,300,2000,1600,300,*,DOWN,NDIF -S 1000,1400,1200,1400,100,*,LEFT,POLY -S 1200,900,1200,1400,100,*,DOWN,POLY -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 2000,300,2000,700,500,*,DOWN,NDIF -S 1500,4700,2500,4700,300,*,RIGHT,NTIE -S 2100,300,2100,1600,300,*,DOWN,NDIF -S 3000,1000,3000,4000,100,*,DOWN,ALU1 -S 3800,1400,3800,2600,100,*,DOWN,POLY -S 3800,2600,3800,4900,100,*,DOWN,PTRANS -S 4100,2800,4100,4700,300,*,UP,PDIF -S 3500,2800,3500,3300,300,*,DOWN,PDIF -V 3000,1500,CONT_POLY,* -V 300,4700,CONT_BODY_N,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 1000,1500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 1000,3000,CONT_POLY,* -V 3000,3000,CONT_POLY,* -V 2000,1500,CONT_DIF_N,* -V 2000,3500,CONT_DIF_P,* -V 2000,4700,CONT_BODY_N,* -V 2000,4000,CONT_DIF_P,* -V 3500,3500,CONT_DIF_P,* -V 3500,4000,CONT_DIF_P,* -V 4100,3500,CONT_DIF_P,* -V 4100,4000,CONT_DIF_P,* -V 4100,3000,CONT_DIF_P,* -V 4100,1000,CONT_DIF_N,* -V 3500,500,CONT_DIF_N,* -V 3500,4500,CONT_DIF_P,* -V 3500,1000,CONT_DIF_N,* -V 3500,3000,CONT_DIF_P,* -V 2500,2700,CONT_POLY,* -V 2000,2400,CONT_POLY,* -V 3500,1700,CONT_BODY_P,* -V 1500,2000,CONT_POLY,* -V 1600,1000,CONT_POLY,* -V 1500,4700,CONT_BODY_N,* -V 2500,4700,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/mx2_x2.sym b/alliance/share/cells/sxlib/mx2_x2.sym deleted file mode 100644 index 572a87c6..00000000 Binary files a/alliance/share/cells/sxlib/mx2_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/mx2_x2.vbe b/alliance/share/cells/sxlib/mx2_x2.vbe deleted file mode 100644 index 7e478744..00000000 --- a/alliance/share/cells/sxlib/mx2_x2.vbe +++ /dev/null @@ -1,42 +0,0 @@ -ENTITY mx2_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_cmd : NATURAL := 17; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT rdown_cmd_q : NATURAL := 1620; - CONSTANT rdown_cmd_q : NATURAL := 1620; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rup_cmd_q : NATURAL := 1790; - CONSTANT rup_cmd_q : NATURAL := 1790; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT tphh_i0_q : NATURAL := 451; - CONSTANT tphh_i1_q : NATURAL := 451; - CONSTANT tpll_i0_q : NATURAL := 469; - CONSTANT tpll_i1_q : NATURAL := 469; - CONSTANT tphh_cmd_q : NATURAL := 484; - CONSTANT tphl_cmd_q : NATURAL := 485; - CONSTANT tpll_cmd_q : NATURAL := 522; - CONSTANT tplh_cmd_q : NATURAL := 534; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - cmd : in BIT; - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END mx2_x2; - -ARCHITECTURE behaviour_data_flow OF mx2_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on mx2_x2" - SEVERITY WARNING; - q <= ((i1 and cmd) or (not (cmd) and i0)) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/mx2_x2.vhd b/alliance/share/cells/sxlib/mx2_x2.vhd deleted file mode 100644 index c115df14..00000000 --- a/alliance/share/cells/sxlib/mx2_x2.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY mx2_x2 IS -PORT( - cmd : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END mx2_x2; - -ARCHITECTURE RTL OF mx2_x2 IS -BEGIN - q <= ((i1 AND cmd) OR (NOT(cmd) AND i0)); -END RTL; diff --git a/alliance/share/cells/sxlib/mx2_x4.al b/alliance/share/cells/sxlib/mx2_x4.al deleted file mode 100644 index be51afcd..00000000 --- a/alliance/share/cells/sxlib/mx2_x4.al +++ /dev/null @@ -1,47 +0,0 @@ -V ALLIANCE : 6 -H mx2_x4,L,30/10/99 -C cmd,IN,EXTERNAL,6 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,9 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,11,7,10,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00014 -T P,0.35,2.9,2,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00013 -T P,0.35,2.9,12,6,1,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00012 -T P,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 -T P,0.35,2.9,10,8,12,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00010 -T P,0.35,5.9,9,1,10,0,0.75,0.75,13.3,13.3,13.2,11.25,tr_00009 -T P,0.35,5.9,10,1,9,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00008 -T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00007 -T N,0.35,1.4,4,6,1,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00006 -T N,0.35,1.4,3,6,2,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00005 -T N,0.35,1.4,1,2,5,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00004 -T N,0.35,1.4,5,8,3,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00003 -T N,0.35,2.9,9,1,3,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00002 -T N,0.35,2.9,3,1,9,0,0.75,0.75,7.3,7.3,13.2,2.25,tr_00001 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,vdd -Q 0.00862963 -S 9,EXTERNAL,q -Q 0.00264397 -S 8,EXTERNAL,i0 -Q 0.00336619 -S 7,EXTERNAL,i1 -Q 0.00371745 -S 6,EXTERNAL,cmd -Q 0.00660261 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vss -Q 0.00721951 -S 2,INTERNAL -Q 0.00595297 -S 1,INTERNAL -Q 0.00607876 -EOF diff --git a/alliance/share/cells/sxlib/mx2_x4.ap b/alliance/share/cells/sxlib/mx2_x4.ap deleted file mode 100644 index fabbde0d..00000000 --- a/alliance/share/cells/sxlib/mx2_x4.ap +++ /dev/null @@ -1,132 +0,0 @@ -V ALLIANCE : 6 -H mx2_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 1500,1500,ref_ref,cmd_15 -R 1500,2000,ref_ref,cmd_20 -R 1500,2500,ref_ref,cmd_25 -R 1500,3000,ref_ref,cmd_30 -R 1500,3500,ref_ref,cmd_35 -R 1500,4000,ref_ref,cmd_40 -R 4000,2500,ref_ref,q_25 -R 4000,3500,ref_ref,q_35 -R 4000,4000,ref_ref,q_40 -R 4000,1500,ref_ref,q_15 -R 4000,2000,ref_ref,q_20 -R 4000,3000,ref_ref,q_30 -R 4000,1000,ref_ref,q_10 -R 1000,1500,ref_ref,i0_15 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,3000,ref_ref,i0_30 -R 1000,3500,ref_ref,i0_35 -R 1000,4000,ref_ref,i0_40 -R 3000,1000,ref_ref,i1_10 -R 3000,1500,ref_ref,i1_15 -R 3000,2000,ref_ref,i1_20 -R 3000,2500,ref_ref,i1_25 -R 3000,3000,ref_ref,i1_30 -R 3000,3500,ref_ref,i1_35 -R 3000,4000,ref_ref,i1_40 -S 1500,1500,1500,4000,200,cmd,DOWN,CALU1 -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 1000,1500,1000,4000,200,i0,DOWN,CALU1 -S 3000,1000,3000,4000,200,i1,DOWN,CALU1 -S 4000,950,4000,4050,200,*,DOWN,ALU1 -S 3000,1000,3000,4000,100,*,DOWN,ALU1 -S 2100,300,2100,1600,300,*,DOWN,NDIF -S 1500,4700,2500,4700,300,*,RIGHT,NTIE -S 2000,300,2000,700,500,*,DOWN,NDIF -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 1200,900,1200,1400,100,*,DOWN,POLY -S 1000,1400,1200,1400,100,*,LEFT,POLY -S 2000,300,2000,1600,300,*,DOWN,NDIF -S 2800,900,2800,1400,100,*,DOWN,POLY -S 2400,900,2400,2000,100,*,DOWN,POLY -S 2800,100,2800,900,100,*,UP,NTRANS -S 2400,100,2400,900,100,*,UP,NTRANS -S 600,900,600,3100,100,*,DOWN,POLY -S 300,300,300,1200,300,*,UP,NDIF -S 900,300,900,700,300,*,UP,NDIF -S 600,100,600,900,100,*,UP,NTRANS -S 3500,500,3500,1700,200,*,DOWN,ALU1 -S 1600,100,1600,900,100,*,UP,NTRANS -S 1200,100,1200,900,100,*,UP,NTRANS -S 2800,1400,3100,1400,100,*,RIGHT,POLY -S 900,3100,1200,3100,100,*,RIGHT,POLY -S 2800,3100,3100,3100,100,*,RIGHT,POLY -S 2400,2800,2400,3100,100,*,UP,POLY -S 2500,1000,2500,2700,100,*,UP,ALU1 -S 3500,3000,3500,4500,200,*,UP,ALU1 -S 3300,3300,3300,4700,700,*,UP,PDIF -S 3300,300,3300,1200,700,*,DOWN,NDIF -S 2800,3100,2800,4400,100,*,DOWN,PTRANS -S 3800,100,3800,1400,100,*,UP,NTRANS -S 4100,300,4100,1200,300,*,DOWN,NDIF -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 2000,3300,2000,4200,500,*,DOWN,PDIF -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 900,3300,900,4600,300,*,DOWN,PDIF -S 1600,3100,1600,4400,100,*,DOWN,PTRANS -S 2400,3100,2400,4400,100,*,DOWN,PTRANS -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 1600,2000,1600,3100,100,*,UP,POLY -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 300,3300,300,4200,300,*,DOWN,PDIF -S 1000,1500,1000,4000,100,*,DOWN,ALU1 -S 300,1000,2500,1000,100,*,RIGHT,ALU1 -S 600,2000,2400,2000,100,*,RIGHT,POLY -S 4400,100,4400,1400,100,*,UP,NTRANS -S 4700,300,4700,1200,300,*,DOWN,NDIF -S 2000,2300,4400,2300,100,*,RIGHT,POLY -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 4700,3000,4700,4500,200,*,UP,ALU1 -S 4700,500,4700,1700,200,*,DOWN,ALU1 -S 4400,2600,4400,4900,100,*,DOWN,PTRANS -S 4700,2800,4700,4700,300,*,UP,PDIF -S 4700,2800,4700,3300,300,*,DOWN,PDIF -S 3500,2800,3500,3300,300,*,DOWN,PDIF -S 4100,2800,4100,4700,300,*,UP,PDIF -S 3800,2600,3800,4900,100,*,DOWN,PTRANS -S 3800,1400,3800,2600,100,*,DOWN,POLY -S 4400,1400,4400,2600,100,*,DOWN,POLY -V 2500,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 1600,1000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3500,1700,CONT_BODY_P,* -V 2000,2400,CONT_POLY,* -V 2500,2700,CONT_POLY,* -V 3500,3000,CONT_DIF_P,* -V 3500,1000,CONT_DIF_N,* -V 3500,4500,CONT_DIF_P,* -V 3500,500,CONT_DIF_N,* -V 4100,1000,CONT_DIF_N,* -V 4100,3000,CONT_DIF_P,* -V 4100,4000,CONT_DIF_P,* -V 4100,3500,CONT_DIF_P,* -V 3500,4000,CONT_DIF_P,* -V 3500,3500,CONT_DIF_P,* -V 2000,4000,CONT_DIF_P,* -V 2000,4700,CONT_BODY_N,* -V 2000,3500,CONT_DIF_P,* -V 2000,1500,CONT_DIF_N,* -V 3000,3000,CONT_POLY,* -V 1000,3000,CONT_POLY,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1000,1500,CONT_POLY,* -V 900,4500,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 3000,1500,CONT_POLY,* -V 4700,3500,CONT_DIF_P,* -V 4700,3000,CONT_DIF_P,* -V 4700,4500,CONT_DIF_P,* -V 4700,4000,CONT_DIF_P,* -V 4700,1700,CONT_BODY_P,* -V 4700,500,CONT_DIF_N,* -V 4700,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/mx2_x4.sym b/alliance/share/cells/sxlib/mx2_x4.sym deleted file mode 100644 index 8224e178..00000000 Binary files a/alliance/share/cells/sxlib/mx2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/mx2_x4.vbe b/alliance/share/cells/sxlib/mx2_x4.vbe deleted file mode 100644 index a27f7c19..00000000 --- a/alliance/share/cells/sxlib/mx2_x4.vbe +++ /dev/null @@ -1,42 +0,0 @@ -ENTITY mx2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_cmd : NATURAL := 17; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT rdown_cmd_q : NATURAL := 810; - CONSTANT rdown_cmd_q : NATURAL := 810; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_cmd_q : NATURAL := 890; - CONSTANT rup_cmd_q : NATURAL := 890; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tphh_i0_q : NATURAL := 564; - CONSTANT tphh_i1_q : NATURAL := 564; - CONSTANT tphl_cmd_q : NATURAL := 574; - CONSTANT tpll_i0_q : NATURAL := 576; - CONSTANT tpll_i1_q : NATURAL := 576; - CONSTANT tphh_cmd_q : NATURAL := 615; - CONSTANT tplh_cmd_q : NATURAL := 631; - CONSTANT tpll_cmd_q : NATURAL := 647; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - cmd : in BIT; - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END mx2_x4; - -ARCHITECTURE behaviour_data_flow OF mx2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on mx2_x4" - SEVERITY WARNING; - q <= ((i1 and cmd) or (not (cmd) and i0)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/mx2_x4.vhd b/alliance/share/cells/sxlib/mx2_x4.vhd deleted file mode 100644 index 2da047b5..00000000 --- a/alliance/share/cells/sxlib/mx2_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY mx2_x4 IS -PORT( - cmd : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END mx2_x4; - -ARCHITECTURE RTL OF mx2_x4 IS -BEGIN - q <= ((i1 AND cmd) OR (NOT(cmd) AND i0)); -END RTL; diff --git a/alliance/share/cells/sxlib/mx3_x2.al b/alliance/share/cells/sxlib/mx3_x2.al deleted file mode 100644 index 6b49a823..00000000 --- a/alliance/share/cells/sxlib/mx3_x2.al +++ /dev/null @@ -1,69 +0,0 @@ -V ALLIANCE : 6 -H mx3_x2,L,30/10/99 -C cmd0,IN,EXTERNAL,15 -C cmd1,IN,EXTERNAL,9 -C i0,IN,EXTERNAL,14 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,16,6,1,0,0.75,0.75,7.3,7.3,7.8,12.75,tr_00020 -T P,0.35,2.9,7,13,18,0,0.75,0.75,7.3,7.3,10.8,12.75,tr_00019 -T P,0.35,2.9,19,15,7,0,0.75,0.75,7.3,7.3,12.6,12.75,tr_00018 -T P,0.35,2.9,1,14,19,0,0.75,0.75,7.3,7.3,13.8,12.75,tr_00017 -T P,0.35,2.9,18,8,16,0,0.75,0.75,7.3,7.3,9,12.75,tr_00016 -T P,0.35,2.9,17,10,18,0,0.75,0.75,7.3,7.3,4.2,12.75,tr_00015 -T P,0.35,2.9,1,9,17,0,0.75,0.75,7.3,7.3,6,12.75,tr_00014 -T P,0.35,5.9,12,1,7,0,0.75,0.75,13.3,13.3,17.4,11.25,tr_00013 -T P,0.35,2,6,9,7,0,0.75,0.75,5.5,5.5,2.4,9.3,tr_00012 -T P,0.35,2,7,15,13,0,0.75,0.75,5.5,5.5,15.6,9.3,tr_00011 -T N,0.35,1.7,4,8,2,0,0.75,0.75,4.9,4.9,9,2.55,tr_00010 -T N,0.35,1.7,2,9,1,0,0.75,0.75,4.9,4.9,7.8,2.55,tr_00009 -T N,0.35,1.7,1,6,5,0,0.75,0.75,4.9,4.9,6,2.55,tr_00008 -T N,0.35,1.7,5,10,4,0,0.75,0.75,4.9,4.9,4.2,2.55,tr_00007 -T N,0.35,1.7,3,15,4,0,0.75,0.75,4.9,4.9,10.8,1.95,tr_00006 -T N,0.35,1.7,11,13,3,0,0.75,0.75,4.9,4.9,12.6,1.95,tr_00005 -T N,0.35,1.7,1,14,11,0,0.75,0.75,4.9,4.9,13.8,1.95,tr_00004 -T N,0.35,1.1,3,9,6,0,0.75,0.75,3.7,3.7,2.4,5.25,tr_00003 -T N,0.35,1.1,13,15,3,0,0.75,0.75,3.7,3.7,15.6,4.95,tr_00002 -T N,0.35,2.9,3,1,12,0,0.75,0.75,7.3,7.3,17.4,3.75,tr_00001 -S 19,INTERNAL -Q 0 -S 18,INTERNAL -Q 0.00170541 -S 17,INTERNAL -Q 0 -S 16,INTERNAL -Q 0 -S 15,EXTERNAL,cmd0 -Q 0.00553121 -S 14,EXTERNAL,i0 -Q 0.00386191 -S 13,INTERNAL -Q 0.0057783 -S 12,EXTERNAL,q -Q 0.00361343 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i2 -Q 0.0021309 -S 9,EXTERNAL,cmd1 -Q 0.00604152 -S 8,EXTERNAL,i1 -Q 0.0025589 -S 7,EXTERNAL,vdd -Q 0.00654004 -S 6,INTERNAL -Q 0.00547335 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00170541 -S 3,EXTERNAL,vss -Q 0.00671631 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0.00814817 -EOF diff --git a/alliance/share/cells/sxlib/mx3_x2.ap b/alliance/share/cells/sxlib/mx3_x2.ap deleted file mode 100644 index 79da05fd..00000000 --- a/alliance/share/cells/sxlib/mx3_x2.ap +++ /dev/null @@ -1,182 +0,0 @@ -V ALLIANCE : 6 -H mx3_x2,P, 6/ 9/2000,100 -A 0,0,6500,5000 -R 6000,4000,ref_ref,q_40 -R 6000,3500,ref_ref,q_35 -R 6000,3000,ref_ref,q_30 -R 6000,2500,ref_ref,q_25 -R 6000,1500,ref_ref,q_15 -R 6000,1000,ref_ref,q_10 -R 4500,2500,ref_ref,i0_25 -R 4000,3000,ref_ref,i0_30 -R 4000,2000,ref_ref,i0_20 -R 3500,3000,ref_ref,cmd0_30 -R 3500,2500,ref_ref,cmd0_25 -R 3500,2000,ref_ref,cmd0_20 -R 2500,2500,ref_ref,i1_25 -R 1500,2500,ref_ref,i2_25 -R 500,3500,ref_ref,cmd1_35 -R 500,3000,ref_ref,cmd1_30 -R 500,2500,ref_ref,cmd1_25 -R 500,2000,ref_ref,cmd1_20 -R 500,1500,ref_ref,cmd1_15 -S 1800,1500,2000,1500,300,*,RIGHT,POLY -S 4400,3000,4600,3000,300,*,LEFT,POLY -S 4400,2000,4600,2000,300,*,RIGHT,POLY -S 1800,3500,2000,3500,300,*,RIGHT,POLY -S 4000,2000,4000,2000,200,i0,LEFT,CALU1 -S 4500,2500,4500,2500,200,i0,LEFT,CALU1 -S 4000,3000,4000,3000,200,i0,LEFT,CALU1 -S 6000,1000,6000,1500,200,q,DOWN,CALU1 -S 6000,2500,6000,4000,200,q,DOWN,CALU1 -S 6000,950,6000,1550,200,*,DOWN,ALU1 -S 6000,2450,6000,4000,200,*,DOWN,ALU1 -S 3500,2000,3500,3000,200,cmd0,DOWN,CALU1 -S 2500,2500,2500,2500,200,i1,LEFT,CALU1 -S 1500,2500,1500,2500,200,i2,LEFT,CALU1 -S 500,1500,500,3500,200,cmd1,DOWN,CALU1 -S 4900,400,4900,1000,300,*,UP,NDIF -S 5500,2000,5700,2000,200,*,LEFT,ALU1 -S 6050,1500,6250,1500,200,*,LEFT,ALU1 -S 6200,1450,6200,2550,200,*,DOWN,ALU1 -S 6050,2500,6250,2500,200,*,RIGHT,ALU1 -S 5500,500,5500,1700,300,*,DOWN,NDIF -S 6100,800,6100,1700,300,*,UP,NDIF -S 5800,600,5800,1900,100,*,DOWN,NTRANS -S 4900,1500,4900,1700,300,*,DOWN,NDIF -S 4900,1000,5500,1000,100,*,RIGHT,ALU1 -S 2300,3500,5500,3500,100,*,RIGHT,ALU1 -S 5500,1000,5500,3500,100,*,DOWN,ALU1 -S 1100,1600,1100,1900,300,*,UP,NDIF -S 800,1400,800,2100,100,*,DOWN,NTRANS -S 3500,3600,3600,3600,100,*,RIGHT,POLY -S 3500,1500,3500,3600,100,*,UP,POLY -S 4900,3500,4900,4000,100,*,DOWN,ALU1 -S 1100,600,1100,1000,300,*,DOWN,NDIF -S 1700,600,1700,1100,200,*,DOWN,NDIF -S 2300,600,2300,1600,300,*,UP,NDIF -S 3300,400,3300,1100,300,*,DOWN,NDIF -S 4600,200,4600,1100,100,*,UP,NTRANS -S 4200,200,4200,1100,100,*,UP,NTRANS -S 3600,200,3600,1100,100,*,UP,NTRANS -S 1400,400,1400,1300,100,*,UP,NTRANS -S 2000,400,2000,1300,100,*,UP,NTRANS -S 2600,400,2600,1300,100,*,UP,NTRANS -S 3000,400,3000,1300,100,*,UP,NTRANS -S 1100,2800,1100,3400,300,*,UP,PDIF -S 5200,2600,5200,3600,100,*,UP,PTRANS -S 800,2600,800,3600,100,*,UP,PTRANS -S 4600,1100,4600,2000,100,*,DOWN,POLY -S 3900,400,3900,900,200,*,DOWN,NDIF -S 4200,1100,4200,1500,100,*,UP,POLY -S 3000,1300,3000,3600,100,*,DOWN,POLY -S 2600,1300,2600,2000,100,*,UP,POLY -S 2000,1300,2000,1500,100,*,DOWN,POLY -S 1400,1300,1400,3600,100,*,DOWN,POLY -S 4900,2800,4900,3400,300,*,UP,PDIF -S 3500,2500,3900,2500,200,*,RIGHT,ALU1 -S 6100,2800,6100,4700,300,*,UP,PDIF -S 5800,2000,5800,2600,100,*,DOWN,POLY -S 0,4700,6500,4700,600,vdd,RIGHT,CALU1 -S 0,300,6500,300,600,vss,RIGHT,CALU1 -S 0,3900,6500,3900,2400,*,RIGHT,NWELL -S 4900,3000,5000,3000,100,*,RIGHT,ALU1 -S 4400,2000,4400,3000,100,*,UP,ALU1 -S 5500,2800,5500,4600,300,*,DOWN,PDIF -S 5800,2600,5800,4900,100,*,UP,PTRANS -S 4000,3300,4000,3600,100,*,UP,POLY -S 4000,3600,4200,3600,100,*,LEFT,POLY -S 4000,2500,5200,2500,100,*,RIGHT,POLY -S 3800,1100,3800,1900,100,*,DOWN,POLY -S 3800,1900,4000,1900,100,*,LEFT,POLY -S 4000,1900,4000,3300,100,*,DOWN,POLY -S 4500,2000,4600,2000,100,*,RIGHT,POLY -S 4600,3000,4600,3600,100,*,UP,POLY -S 4400,3000,4600,3000,100,*,RIGHT,POLY -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 2800,2000,3000,2000,100,*,RIGHT,ALU1 -S 1800,3000,2500,3000,100,*,LEFT,ALU1 -S 2500,2500,3000,2500,100,*,RIGHT,POLY -S 2000,2000,2600,2000,100,*,RIGHT,POLY -S 2000,2000,2000,3600,100,*,DOWN,POLY -S 500,2800,500,4000,300,*,UP,PDIF -S 2000,3600,2000,4900,100,*,UP,PTRANS -S 2300,3500,2300,4700,300,*,UP,PDIF -S 1700,3800,1700,4700,200,*,DOWN,PDIF -S 1400,3600,1400,4900,100,*,UP,PTRANS -S 1100,3800,1100,4700,300,*,UP,PDIF -S 3000,3600,3000,4900,100,*,UP,PTRANS -S 3300,3800,3300,4700,200,*,UP,PDIF -S 4600,3600,4600,4900,100,*,UP,PTRANS -S 4900,3800,4900,4700,300,*,UP,PDIF -S 4200,3600,4200,4900,100,*,UP,PTRANS -S 3600,3600,3600,4900,100,*,UP,PTRANS -S 3900,3800,3900,4700,200,*,UP,PDIF -S 2600,3600,2600,4900,100,*,UP,PTRANS -S 500,1000,500,1900,300,*,DOWN,NDIF -S 500,2500,800,2500,300,*,RIGHT,POLY -S 800,2100,800,2600,100,*,DOWN,POLY -S 1800,1500,2000,1500,100,*,RIGHT,POLY -S 3600,1100,3800,1100,100,*,RIGHT,POLY -S 3300,1500,3400,1500,100,*,LEFT,POLY -S 2600,3000,2600,3600,100,*,UP,POLY -S 500,400,500,1000,200,*,DOWN,ALU1 -S 1100,1000,3300,1000,100,*,RIGHT,ALU1 -S 500,3500,1800,3500,100,*,LEFT,ALU1 -S 500,4000,500,4600,200,*,UP,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 1000,1800,1000,3000,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 1800,1500,1800,2000,100,*,UP,ALU1 -S 1800,2000,1900,2000,100,*,RIGHT,ALU1 -S 1000,3000,1800,3000,100,*,LEFT,ALU1 -S 1100,4000,3300,4000,100,*,RIGHT,ALU1 -S 2300,1500,2800,1500,100,*,RIGHT,ALU1 -S 2800,1500,2800,2000,100,*,UP,ALU1 -S 4000,3000,4400,3000,200,*,RIGHT,ALU1 -S 4000,2000,4400,2000,200,*,RIGHT,ALU1 -S 3500,2000,3500,3000,100,*,DOWN,ALU1 -S 5200,1900,5200,2600,100,*,DOWN,POLY -S 5200,1300,5200,1900,100,*,DOWN,NTRANS -S 3400,1500,5000,1500,100,*,RIGHT,ALU1 -S 5000,1500,5000,3000,100,*,DOWN,ALU1 -V 6100,300,CONT_BODY_P,* -V 5700,2000,CONT_POLY,* -V 3900,2500,CONT_POLY,* -V 6100,1000,CONT_DIF_N,* -V 6100,1500,CONT_DIF_N,* -V 6100,3000,CONT_DIF_P,* -V 6100,4000,CONT_DIF_P,* -V 6100,3500,CONT_DIF_P,* -V 5500,500,CONT_DIF_N,* -V 5500,4600,CONT_DIF_P,* -V 4400,2000,CONT_POLY,* -V 4400,3000,CONT_POLY,* -V 2500,3000,CONT_POLY,* -V 4900,3000,CONT_DIF_P,* -V 1100,3000,CONT_DIF_P,* -V 500,4600,CONT_BODY_N,* -V 500,4000,CONT_DIF_P,* -V 4900,4000,CONT_DIF_P,* -V 1100,4000,CONT_DIF_P,* -V 2300,3500,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 3900,500,CONT_DIF_N,* -V 500,1000,CONT_DIF_N,* -V 1100,1000,CONT_DIF_N,* -V 4900,1000,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 2300,1500,CONT_DIF_N,* -V 500,400,CONT_BODY_P,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 1800,1500,CONT_POLY,* -V 3400,1500,CONT_POLY,* -V 4200,1500,CONT_POLY,* -V 1800,3500,CONT_POLY,* -V 4900,1600,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/mx3_x2.vbe b/alliance/share/cells/sxlib/mx3_x2.vbe deleted file mode 100644 index 5d534511..00000000 --- a/alliance/share/cells/sxlib/mx3_x2.vbe +++ /dev/null @@ -1,59 +0,0 @@ -ENTITY mx3_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 3250; - CONSTANT cin_cmd0 : NATURAL := 15; - CONSTANT cin_cmd1 : NATURAL := 15; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT rdown_cmd0_q : NATURAL := 1620; - CONSTANT rdown_cmd0_q : NATURAL := 1620; - CONSTANT rdown_cmd1_q : NATURAL := 1620; - CONSTANT rdown_cmd1_q : NATURAL := 1620; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rup_cmd0_q : NATURAL := 1790; - CONSTANT rup_cmd0_q : NATURAL := 1790; - CONSTANT rup_cmd1_q : NATURAL := 1790; - CONSTANT rup_cmd1_q : NATURAL := 1790; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT tphh_i0_q : NATURAL := 538; - CONSTANT tphh_cmd0_q : NATURAL := 573; - CONSTANT tphh_i1_q : NATURAL := 654; - CONSTANT tphh_i2_q : NATURAL := 654; - CONSTANT tpll_i0_q : NATURAL := 658; - CONSTANT tphh_cmd1_q : NATURAL := 664; - CONSTANT tpll_cmd0_q : NATURAL := 680; - CONSTANT tplh_cmd1_q : NATURAL := 738; - CONSTANT tphl_cmd1_q : NATURAL := 739; - CONSTANT tplh_cmd0_q : NATURAL := 768; - CONSTANT tphl_cmd0_q : NATURAL := 792; - CONSTANT tpll_i1_q : NATURAL := 808; - CONSTANT tpll_i2_q : NATURAL := 808; - CONSTANT tpll_cmd1_q : NATURAL := 817; - CONSTANT transistors : NATURAL := 20 -); -PORT ( - cmd0 : in BIT; - cmd1 : in BIT; - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END mx3_x2; - -ARCHITECTURE behaviour_data_flow OF mx3_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on mx3_x2" - SEVERITY WARNING; - q <= ((not (cmd0) and i0) or (cmd0 and ((cmd1 and i1) or (not (cmd1) - and i2)))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/mx3_x2.vhd b/alliance/share/cells/sxlib/mx3_x2.vhd deleted file mode 100644 index 9fc27c51..00000000 --- a/alliance/share/cells/sxlib/mx3_x2.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY mx3_x2 IS -PORT( - cmd0 : IN STD_LOGIC; - cmd1 : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END mx3_x2; - -ARCHITECTURE RTL OF mx3_x2 IS -BEGIN - q <= ((NOT(cmd0) AND i0) OR (cmd0 AND ((cmd1 AND i1) OR (NOT(cmd1) AND i2)))); -END RTL; diff --git a/alliance/share/cells/sxlib/mx3_x4.al b/alliance/share/cells/sxlib/mx3_x4.al deleted file mode 100644 index a852eb31..00000000 --- a/alliance/share/cells/sxlib/mx3_x4.al +++ /dev/null @@ -1,71 +0,0 @@ -V ALLIANCE : 6 -H mx3_x4,L,30/10/99 -C cmd0,IN,EXTERNAL,14 -C cmd1,IN,EXTERNAL,9 -C i0,IN,EXTERNAL,15 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,7,2,11,0,0.75,0.75,13.3,13.3,18.9,11.25,tr_00022 -T P,0.35,2.9,18,6,2,0,0.75,0.75,7.3,7.3,7.5,12.75,tr_00021 -T P,0.35,2.9,7,13,17,0,0.75,0.75,7.3,7.3,10.5,12.75,tr_00020 -T P,0.35,2.9,19,14,7,0,0.75,0.75,7.3,7.3,12.3,12.75,tr_00019 -T P,0.35,2.9,2,15,19,0,0.75,0.75,7.3,7.3,13.5,12.75,tr_00018 -T P,0.35,2.9,17,8,18,0,0.75,0.75,7.3,7.3,8.7,12.75,tr_00017 -T P,0.35,2.9,16,10,17,0,0.75,0.75,7.3,7.3,3.9,12.75,tr_00016 -T P,0.35,2.9,2,9,16,0,0.75,0.75,7.3,7.3,5.7,12.75,tr_00015 -T P,0.35,5.9,11,2,7,0,0.75,0.75,13.3,13.3,17.1,11.25,tr_00014 -T P,0.35,2,6,9,7,0,0.75,0.75,5.5,5.5,2.1,9.3,tr_00013 -T P,0.35,2,7,14,13,0,0.75,0.75,5.5,5.5,15.3,9.3,tr_00012 -T N,0.35,2.9,11,2,3,0,0.75,0.75,7.3,7.3,18.9,3.75,tr_00011 -T N,0.35,1.7,1,9,2,0,0.75,0.75,4.9,4.9,7.5,2.55,tr_00010 -T N,0.35,1.7,2,6,5,0,0.75,0.75,4.9,4.9,5.7,2.55,tr_00009 -T N,0.35,1.7,12,13,3,0,0.75,0.75,4.9,4.9,12.3,1.95,tr_00008 -T N,0.35,1.7,2,15,12,0,0.75,0.75,4.9,4.9,13.5,1.95,tr_00007 -T N,0.35,1.7,4,8,1,0,0.75,0.75,4.9,4.9,8.7,2.55,tr_00006 -T N,0.35,2.9,3,2,11,0,0.75,0.75,7.3,7.3,17.1,3.75,tr_00005 -T N,0.35,1.7,5,10,4,0,0.75,0.75,4.9,4.9,3.9,2.55,tr_00004 -T N,0.35,1.7,3,14,4,0,0.75,0.75,4.9,4.9,10.5,1.95,tr_00003 -T N,0.35,1.1,13,14,3,0,0.75,0.75,3.7,3.7,15.3,4.95,tr_00002 -T N,0.35,1.1,3,9,6,0,0.75,0.75,3.7,3.7,2.1,5.25,tr_00001 -S 19,INTERNAL -Q 0 -S 18,INTERNAL -Q 0 -S 17,INTERNAL -Q 0.00170541 -S 16,INTERNAL -Q 0 -S 15,EXTERNAL,i0 -Q 0.00397942 -S 14,EXTERNAL,cmd0 -Q 0.00547246 -S 13,INTERNAL -Q 0.00589104 -S 12,INTERNAL -Q 0 -S 11,EXTERNAL,q -Q 0.00396596 -S 10,EXTERNAL,i2 -Q 0.0021309 -S 9,EXTERNAL,cmd1 -Q 0.00604152 -S 8,EXTERNAL,i1 -Q 0.0025589 -S 7,EXTERNAL,vdd -Q 0.00864417 -S 6,INTERNAL -Q 0.00586794 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00170541 -S 3,EXTERNAL,vss -Q 0.00823288 -S 2,INTERNAL -Q 0.00946154 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/mx3_x4.ap b/alliance/share/cells/sxlib/mx3_x4.ap deleted file mode 100644 index 728f68b5..00000000 --- a/alliance/share/cells/sxlib/mx3_x4.ap +++ /dev/null @@ -1,203 +0,0 @@ -V ALLIANCE : 6 -H mx3_x4,P, 6/ 9/2000,100 -A 0,0,7000,5000 -R 6500,2000,ref_ref,q_20 -R 500,1500,ref_ref,cmd1_15 -R 500,2000,ref_ref,cmd1_20 -R 500,2500,ref_ref,cmd1_25 -R 500,3000,ref_ref,cmd1_30 -R 500,3500,ref_ref,cmd1_35 -R 1500,2500,ref_ref,i2_25 -R 2500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,cmd0_20 -R 3500,2500,ref_ref,cmd0_25 -R 3500,3000,ref_ref,cmd0_30 -R 4000,2000,ref_ref,i0_20 -R 4000,3000,ref_ref,i0_30 -R 4500,2500,ref_ref,i0_25 -R 6000,1000,ref_ref,q_10 -R 6000,1500,ref_ref,q_15 -R 6000,2500,ref_ref,q_25 -R 6000,3000,ref_ref,q_30 -R 6000,3500,ref_ref,q_35 -R 6000,4000,ref_ref,q_40 -S 4300,3000,4500,3000,300,*,RIGHT,POLY -S 4300,2000,4500,2000,300,*,RIGHT,POLY -S 1700,1500,1900,1500,300,*,RIGHT,POLY -S 1700,3500,1900,3500,300,*,RIGHT,POLY -S 1300,2500,1500,2500,300,*,LEFT,POLY -S 500,3500,1700,3500,100,*,LEFT,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 6500,2000,6500,2000,200,q,LEFT,CALU1 -S 6000,1000,6000,1500,200,q,DOWN,CALU1 -S 6000,2500,6000,4000,200,q,DOWN,CALU1 -S 4000,2000,4000,2000,200,i0,LEFT,CALU1 -S 4000,3000,4000,3000,200,i0,LEFT,CALU1 -S 4500,2500,4500,2500,200,i0,LEFT,CALU1 -S 500,1500,500,3500,200,cmd1,DOWN,CALU1 -S 1500,2500,1500,2500,200,i2,LEFT,CALU1 -S 2500,2500,2500,2500,200,i1,LEFT,CALU1 -S 3500,2000,3500,3000,200,cmd0,DOWN,CALU1 -S 4800,400,4800,1000,300,*,UP,NDIF -S 0,4700,7000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,7000,3900,2400,*,RIGHT,NWELL -S 0,300,7000,300,600,vss,RIGHT,CALU1 -S 5950,1500,6150,1500,200,*,LEFT,ALU1 -S 6100,1450,6100,2550,200,*,DOWN,ALU1 -S 5950,2500,6150,2500,200,*,RIGHT,ALU1 -S 6000,2450,6000,4000,200,*,DOWN,ALU1 -S 400,4000,400,4600,200,*,UP,ALU1 -S 4800,3500,4800,4000,100,*,DOWN,ALU1 -S 4300,2000,4300,3000,100,*,UP,ALU1 -S 1000,4000,3200,4000,100,*,RIGHT,ALU1 -S 2200,1500,2700,1500,100,*,RIGHT,ALU1 -S 1700,3000,2400,3000,100,*,LEFT,ALU1 -S 6600,3000,6600,4600,200,*,UP,ALU1 -S 1700,1500,1700,2000,100,*,UP,ALU1 -S 2700,1500,2700,2000,100,*,UP,ALU1 -S 6000,950,6000,1550,200,*,DOWN,ALU1 -S 400,400,400,1000,200,*,DOWN,ALU1 -S 1000,1000,3200,1000,100,*,RIGHT,ALU1 -S 6600,300,6600,1500,200,*,DOWN,ALU1 -S 1900,1300,1900,1500,100,*,DOWN,POLY -S 1300,1300,1300,3600,100,*,DOWN,POLY -S 3900,3300,3900,3600,100,*,UP,POLY -S 3900,3600,4100,3600,100,*,LEFT,POLY -S 4500,1100,4500,2000,100,*,DOWN,POLY -S 3400,3600,3500,3600,100,*,RIGHT,POLY -S 3400,1500,3400,3600,100,*,UP,POLY -S 3900,1900,3900,3300,100,*,DOWN,POLY -S 4400,2000,4500,2000,100,*,RIGHT,POLY -S 4500,3000,4500,3600,100,*,UP,POLY -S 4300,3000,4500,3000,100,*,RIGHT,POLY -S 2400,2500,2900,2500,100,*,RIGHT,POLY -S 4100,1100,4100,1500,100,*,UP,POLY -S 2900,1300,2900,3600,100,*,DOWN,POLY -S 2500,1300,2500,2000,100,*,UP,POLY -S 3500,1100,3700,1100,100,*,RIGHT,POLY -S 3200,1500,3300,1500,100,*,LEFT,POLY -S 2500,3000,2500,3600,100,*,UP,POLY -S 1900,2000,2500,2000,100,*,RIGHT,POLY -S 1900,2000,1900,3600,100,*,DOWN,POLY -S 3900,2500,5100,2500,100,*,RIGHT,POLY -S 3700,1100,3700,1900,100,*,DOWN,POLY -S 3700,1900,3900,1900,100,*,LEFT,POLY -S 5600,2000,6300,2000,100,*,RIGHT,POLY -S 400,2500,700,2500,300,*,RIGHT,POLY -S 700,2100,700,2600,100,*,DOWN,POLY -S 1700,1500,1900,1500,100,*,RIGHT,POLY -S 6300,1900,6300,2600,100,*,DOWN,POLY -S 5700,1900,5700,2600,100,*,DOWN,POLY -S 1000,1600,1000,1900,300,*,UP,NDIF -S 700,1400,700,2100,100,*,DOWN,NTRANS -S 1000,600,1000,1000,300,*,DOWN,NDIF -S 1600,600,1600,1100,200,*,DOWN,NDIF -S 2200,600,2200,1600,300,*,UP,NDIF -S 3200,400,3200,1100,300,*,DOWN,NDIF -S 3500,200,3500,1100,100,*,UP,NTRANS -S 1300,400,1300,1300,100,*,UP,NTRANS -S 5400,500,5400,1700,300,*,DOWN,NDIF -S 6000,800,6000,1700,300,*,UP,NDIF -S 5700,600,5700,1900,100,*,DOWN,NTRANS -S 2900,400,2900,1300,100,*,UP,NTRANS -S 3800,400,3800,900,200,*,DOWN,NDIF -S 4500,200,4500,1100,100,*,UP,NTRANS -S 4100,200,4100,1100,100,*,UP,NTRANS -S 1900,400,1900,1300,100,*,UP,NTRANS -S 2500,400,2500,1300,100,*,UP,NTRANS -S 6300,600,6300,1900,100,*,DOWN,NTRANS -S 6600,800,6600,1700,300,*,DOWN,NDIF -S 400,1000,400,1900,300,*,DOWN,NDIF -S 1000,2800,1000,3400,300,*,UP,PDIF -S 5100,2600,5100,3600,100,*,UP,PTRANS -S 700,2600,700,3600,100,*,UP,PTRANS -S 4800,2800,4800,3400,300,*,UP,PDIF -S 6000,2800,6000,4700,300,*,UP,PDIF -S 5400,2800,5400,4600,300,*,DOWN,PDIF -S 5700,2600,5700,4900,100,*,UP,PTRANS -S 1900,3600,1900,4900,100,*,UP,PTRANS -S 2200,3500,2200,4700,300,*,UP,PDIF -S 1600,3800,1600,4700,200,*,DOWN,PDIF -S 1300,3600,1300,4900,100,*,UP,PTRANS -S 1000,3800,1000,4700,300,*,UP,PDIF -S 2900,3600,2900,4900,100,*,UP,PTRANS -S 3200,3800,3200,4700,200,*,UP,PDIF -S 4500,3600,4500,4900,100,*,UP,PTRANS -S 4800,3800,4800,4700,300,*,UP,PDIF -S 4100,3600,4100,4900,100,*,UP,PTRANS -S 3500,3600,3500,4900,100,*,UP,PTRANS -S 3800,3800,3800,4700,200,*,UP,PDIF -S 2500,3600,2500,4900,100,*,UP,PTRANS -S 6300,2600,6300,4900,100,*,UP,PTRANS -S 6600,2800,6600,4700,300,*,UP,PDIF -S 400,2800,400,4000,300,*,UP,PDIF -S 1000,1800,1000,3000,100,*,UP,ALU1 -S 1000,3000,1700,3000,100,*,LEFT,ALU1 -S 3500,2000,3500,3000,100,*,DOWN,ALU1 -S 4000,3000,4300,3000,200,*,RIGHT,ALU1 -S 4000,2000,4300,2000,200,*,RIGHT,ALU1 -S 4300,2500,4500,2500,200,*,LEFT,ALU1 -S 5500,1000,5500,3500,100,*,DOWN,ALU1 -S 5500,2000,5600,2000,200,*,LEFT,ALU1 -S 4800,1000,5500,1000,100,*,RIGHT,ALU1 -S 2200,3500,5500,3500,100,*,RIGHT,ALU1 -S 6100,2000,6500,2000,200,*,RIGHT,ALU1 -S 4800,2950,5000,2950,100,*,RIGHT,ALU1 -S 3500,2500,3800,2500,200,*,RIGHT,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 2700,2000,3000,2000,100,*,RIGHT,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 1700,2000,2000,2000,100,*,RIGHT,ALU1 -S 2000,2950,2400,2950,100,*,RIGHT,ALU1 -S 5100,1300,5100,1900,100,*,DOWN,NTRANS -S 5100,1900,5100,2600,100,*,DOWN,POLY -S 5000,1700,5000,2950,100,*,DOWN,ALU1 -S 3300,1500,4800,1500,100,*,RIGHT,ALU1 -S 4800,1700,5000,1700,100,*,LEFT,ALU1 -S 4800,1500,4800,1700,100,*,DOWN,ALU1 -V 5600,2000,CONT_POLY,* -V 3800,2500,CONT_POLY,* -V 4300,2000,CONT_POLY,* -V 4300,3000,CONT_POLY,* -V 1700,1500,CONT_POLY,* -V 3300,1500,CONT_POLY,* -V 4100,1500,CONT_POLY,* -V 1700,3500,CONT_POLY,* -V 2400,3000,CONT_POLY,* -V 400,2500,CONT_POLY,* -V 6000,300,CONT_BODY_P,* -V 400,400,CONT_BODY_P,* -V 6600,1500,CONT_DIF_N,* -V 6000,1500,CONT_DIF_N,* -V 1000,1800,CONT_DIF_N,* -V 1000,1800,CONT_DIF_N,* -V 2200,1500,CONT_DIF_N,* -V 6000,1000,CONT_DIF_N,* -V 5400,500,CONT_DIF_N,* -V 3800,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 4800,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 6600,1000,CONT_DIF_N,* -V 400,1000,CONT_DIF_N,* -V 1000,3000,CONT_DIF_P,* -V 6600,3000,CONT_DIF_P,* -V 6600,3500,CONT_DIF_P,* -V 6600,4000,CONT_DIF_P,* -V 6000,3000,CONT_DIF_P,* -V 6000,4000,CONT_DIF_P,* -V 6000,3500,CONT_DIF_P,* -V 5400,4600,CONT_DIF_P,* -V 4800,3000,CONT_DIF_P,* -V 6600,4600,CONT_DIF_P,* -V 4800,4000,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 2200,3500,CONT_DIF_P,* -V 3800,4500,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 400,4600,CONT_BODY_N,* -V 400,4000,CONT_DIF_P,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 4800,1600,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/mx3_x4.vbe b/alliance/share/cells/sxlib/mx3_x4.vbe deleted file mode 100644 index d69143bd..00000000 --- a/alliance/share/cells/sxlib/mx3_x4.vbe +++ /dev/null @@ -1,59 +0,0 @@ -ENTITY mx3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3500; - CONSTANT cin_cmd0 : NATURAL := 15; - CONSTANT cin_cmd1 : NATURAL := 15; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT rdown_cmd0_q : NATURAL := 810; - CONSTANT rdown_cmd0_q : NATURAL := 810; - CONSTANT rdown_cmd1_q : NATURAL := 810; - CONSTANT rdown_cmd1_q : NATURAL := 810; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rup_cmd0_q : NATURAL := 890; - CONSTANT rup_cmd0_q : NATURAL := 890; - CONSTANT rup_cmd1_q : NATURAL := 890; - CONSTANT rup_cmd1_q : NATURAL := 890; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tphh_i0_q : NATURAL := 640; - CONSTANT tphh_cmd0_q : NATURAL := 683; - CONSTANT tphh_i1_q : NATURAL := 770; - CONSTANT tphh_i2_q : NATURAL := 770; - CONSTANT tpll_i0_q : NATURAL := 774; - CONSTANT tpll_cmd0_q : NATURAL := 779; - CONSTANT tphh_cmd1_q : NATURAL := 792; - CONSTANT tplh_cmd0_q : NATURAL := 844; - CONSTANT tplh_cmd1_q : NATURAL := 846; - CONSTANT tphl_cmd1_q : NATURAL := 872; - CONSTANT tphl_cmd0_q : NATURAL := 922; - CONSTANT tpll_i1_q : NATURAL := 948; - CONSTANT tpll_i2_q : NATURAL := 948; - CONSTANT tpll_cmd1_q : NATURAL := 967; - CONSTANT transistors : NATURAL := 22 -); -PORT ( - cmd0 : in BIT; - cmd1 : in BIT; - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END mx3_x4; - -ARCHITECTURE behaviour_data_flow OF mx3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on mx3_x4" - SEVERITY WARNING; - q <= ((not (cmd0) and i0) or (cmd0 and ((cmd1 and i1) or (not (cmd1) - and i2)))) after 1600 ps; -END; diff --git a/alliance/share/cells/sxlib/mx3_x4.vhd b/alliance/share/cells/sxlib/mx3_x4.vhd deleted file mode 100644 index 281c341e..00000000 --- a/alliance/share/cells/sxlib/mx3_x4.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY mx3_x4 IS -PORT( - cmd0 : IN STD_LOGIC; - cmd1 : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END mx3_x4; - -ARCHITECTURE RTL OF mx3_x4 IS -BEGIN - q <= ((NOT(cmd0) AND i0) OR (cmd0 AND ((cmd1 AND i1) OR (NOT(cmd1) AND i2)))); -END RTL; diff --git a/alliance/share/cells/sxlib/na2_x1.al b/alliance/share/cells/sxlib/na2_x1.al deleted file mode 100644 index e9556bd6..00000000 --- a/alliance/share/cells/sxlib/na2_x1.al +++ /dev/null @@ -1,24 +0,0 @@ -V ALLIANCE : 6 -H na2_x1,L,30/10/99 -C i0,IN,EXTERNAL,5 -C i1,IN,EXTERNAL,4 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,2 -T P,0.35,2.9,1,5,6,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00004 -T P,0.35,2.9,6,4,1,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00003 -T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00002 -T N,0.35,2.9,3,4,1,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00001 -S 6,EXTERNAL,vdd -Q 0.00282047 -S 5,EXTERNAL,i0 -Q 0.00353623 -S 4,EXTERNAL,i1 -Q 0.00368237 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.0026442 -S 1,EXTERNAL,nq -Q 0.00279086 -EOF diff --git a/alliance/share/cells/sxlib/na2_x1.ap b/alliance/share/cells/sxlib/na2_x1.ap deleted file mode 100644 index f900eaf4..00000000 --- a/alliance/share/cells/sxlib/na2_x1.ap +++ /dev/null @@ -1,58 +0,0 @@ -V ALLIANCE : 6 -H na2_x1,P,30/ 8/2000,100 -A 0,0,2000,5000 -R 1000,1000,ref_ref,nq_10 -R 1000,1500,ref_ref,nq_15 -R 1000,2000,ref_ref,nq_20 -R 1000,2500,ref_ref,nq_25 -R 1000,3000,ref_ref,nq_30 -R 1000,3500,ref_ref,nq_35 -R 1000,4000,ref_ref,nq_40 -R 1500,4000,ref_ref,i1_40 -R 1500,3500,ref_ref,i1_35 -R 1500,3000,ref_ref,i1_30 -R 1500,2500,ref_ref,i1_25 -R 1500,2000,ref_ref,i1_20 -R 1500,1500,ref_ref,i1_15 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 500,4000,ref_ref,i0_40 -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -S 1500,1500,1500,4000,200,i1,DOWN,CALU1 -S 500,1000,500,4000,200,i0,DOWN,CALU1 -S 0,3900,2000,3900,2400,*,RIGHT,NWELL -S 400,3000,700,3000,300,*,RIGHT,POLY -S 1500,1500,1500,4000,100,*,DOWN,ALU1 -S 1600,3300,1600,4600,300,*,DOWN,PDIF -S 400,3300,400,4600,300,*,DOWN,PDIF -S 700,3100,700,4400,100,*,UP,PTRANS -S 1000,3300,1000,4200,300,*,DOWN,PDIF -S 1300,3100,1300,4400,100,*,UP,PTRANS -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 0,4700,2000,4700,600,vdd,RIGHT,CALU1 -S 0,300,2000,300,600,vss,RIGHT,CALU1 -S 1300,2000,1600,2000,300,*,RIGHT,POLY -S 1300,1900,1300,3100,100,*,DOWN,POLY -S 700,600,700,1900,100,*,DOWN,NTRANS -S 1100,600,1100,1900,100,*,DOWN,NTRANS -S 700,1900,700,3100,100,*,UP,POLY -S 1100,1900,1600,1900,100,*,RIGHT,POLY -S 1000,1000,1400,1000,200,*,RIGHT,ALU1 -S 1400,800,1400,1700,300,*,UP,NDIF -S 400,400,400,1700,300,*,UP,NDIF -S 1000,950,1000,4000,200,*,UP,ALU1 -V 500,3000,CONT_POLY,* -V 1600,4500,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 1000,4700,CONT_BODY_N,* -V 1500,2000,CONT_POLY,* -V 400,500,CONT_DIF_N,* -V 1400,1000,CONT_DIF_N,* -V 1250,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/na2_x1.sym b/alliance/share/cells/sxlib/na2_x1.sym deleted file mode 100644 index 0ef443c8..00000000 Binary files a/alliance/share/cells/sxlib/na2_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na2_x1.vbe b/alliance/share/cells/sxlib/na2_x1.vbe deleted file mode 100644 index 486b6aaf..00000000 --- a/alliance/share/cells/sxlib/na2_x1.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY na2_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1000; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 3720; - CONSTANT rup_i1_nq : NATURAL := 3720; - CONSTANT tphl_i0_nq : NATURAL := 59; - CONSTANT tphl_i1_nq : NATURAL := 111; - CONSTANT tplh_i1_nq : NATURAL := 234; - CONSTANT tplh_i0_nq : NATURAL := 288; - CONSTANT transistors : NATURAL := 4 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na2_x1; - -ARCHITECTURE behaviour_data_flow OF na2_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na2_x1" - SEVERITY WARNING; - nq <= not ((i0 and i1)) after 900 ps; -END; diff --git a/alliance/share/cells/sxlib/na2_x1.vhd b/alliance/share/cells/sxlib/na2_x1.vhd deleted file mode 100644 index 23b74f77..00000000 --- a/alliance/share/cells/sxlib/na2_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na2_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na2_x1; - -ARCHITECTURE RTL OF na2_x1 IS -BEGIN - nq <= NOT((i0 AND i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/na2_x4.al b/alliance/share/cells/sxlib/na2_x4.al deleted file mode 100644 index 49769d58..00000000 --- a/alliance/share/cells/sxlib/na2_x4.al +++ /dev/null @@ -1,34 +0,0 @@ -V ALLIANCE : 6 -H na2_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,6,3,5,0,0.75,0.75,7.3,7.3,8.7,9.75,tr_00010 -T P,0.35,5.9,2,6,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,5.9,5,6,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 -T P,0.35,2.9,3,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T P,0.35,2.9,5,7,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00006 -T N,0.35,2.9,1,6,2,0,0.75,0.75,7.3,7.3,5.1,2.25,tr_00005 -T N,0.35,2.9,2,6,1,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00004 -T N,0.35,1.4,1,3,6,0,0.75,0.75,4.3,4.3,8.7,3,tr_00003 -T N,0.35,2.9,4,7,1,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00002 -T N,0.35,2.9,3,8,4,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00001 -S 8,EXTERNAL,i0 -Q 0.00260759 -S 7,EXTERNAL,i1 -Q 0.00297253 -S 6,INTERNAL -Q 0.0060306 -S 5,EXTERNAL,vdd -Q 0.0046087 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00560951 -S 2,EXTERNAL,nq -Q 0.00214456 -S 1,EXTERNAL,vss -Q 0.00419742 -EOF diff --git a/alliance/share/cells/sxlib/na2_x4.ap b/alliance/share/cells/sxlib/na2_x4.ap deleted file mode 100644 index 3d02b215..00000000 --- a/alliance/share/cells/sxlib/na2_x4.ap +++ /dev/null @@ -1,91 +0,0 @@ -V ALLIANCE : 6 -H na2_x4,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 2000,1000,ref_ref,nq_10 -R 2000,1500,ref_ref,nq_15 -R 2000,2000,ref_ref,nq_20 -R 2000,2500,ref_ref,nq_25 -R 2000,3000,ref_ref,nq_30 -R 2000,3500,ref_ref,nq_35 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -S 2000,1000,2000,3500,200,nq,DOWN,CALU1 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 300,300,900,300,300,*,LEFT,PTIE -S 1700,100,1700,1400,100,*,DOWN,NTRANS -S 2000,300,2000,1200,300,*,UP,NDIF -S 2300,100,2300,1400,100,*,DOWN,NTRANS -S 2600,300,2600,1200,300,*,UP,NDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 2900,600,2900,1400,100,*,DOWN,NTRANS -S 3200,800,3200,1200,300,*,DOWN,NDIF -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 2600,2800,2600,4700,300,*,DOWN,PDIF -S 2900,2600,2900,3900,100,*,UP,PTRANS -S 3200,2800,3200,3700,300,*,UP,PDIF -S 2900,1400,2900,2600,100,*,DOWN,POLY -S 300,1000,1500,1000,100,*,RIGHT,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,UP,ALU1 -S 900,4000,3000,4000,100,*,RIGHT,ALU1 -S 3200,1000,3200,3500,100,*,DOWN,ALU1 -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 850,3700,850,4200,200,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 2700,4300,2700,4700,300,*,UP,PDIF -S 1200,1900,1200,3100,100,*,UP,POLY -S 900,2000,1200,2000,300,*,RIGHT,POLY -S 2500,2000,3200,2000,100,*,LEFT,ALU1 -S 1700,2000,2600,2000,300,*,RIGHT,POLY -S 1700,1400,1700,2100,100,*,UP,POLY -S 2300,1400,2300,1900,100,*,DOWN,POLY -S 1800,1900,1800,2600,100,*,DOWN,POLY -S 2400,1900,2400,2600,100,*,DOWN,POLY -S 1100,600,1100,1900,100,*,DOWN,NTRANS -S 300,800,300,1700,300,*,UP,NDIF -S 900,800,900,1700,300,*,UP,NDIF -S 600,600,600,1900,100,*,DOWN,NTRANS -S 600,1900,600,3100,100,*,DOWN,POLY -S 1400,300,1400,1700,300,*,UP,NDIF -S 2000,1000,2000,3550,200,*,DOWN,ALU1 -S 300,4000,300,4500,200,*,UP,ALU1 -V 3200,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 300,1000,CONT_DIF_N,* -V 1400,500,CONT_DIF_N,* -V 2600,500,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 800,300,CONT_BODY_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,3500,CONT_DIF_P,* -V 3000,4000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 2700,4500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 900,4700,CONT_BODY_N,* -V 2500,2000,CONT_POLY,* -V 1500,4500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/na2_x4.sym b/alliance/share/cells/sxlib/na2_x4.sym deleted file mode 100644 index be1b6080..00000000 Binary files a/alliance/share/cells/sxlib/na2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na2_x4.vbe b/alliance/share/cells/sxlib/na2_x4.vbe deleted file mode 100644 index c73eca05..00000000 --- a/alliance/share/cells/sxlib/na2_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY na2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 353; - CONSTANT tphl_i0_nq : NATURAL := 412; - CONSTANT tplh_i0_nq : NATURAL := 552; - CONSTANT tplh_i1_nq : NATURAL := 601; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na2_x4; - -ARCHITECTURE behaviour_data_flow OF na2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na2_x4" - SEVERITY WARNING; - nq <= not ((i0 and i1)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/na2_x4.vhd b/alliance/share/cells/sxlib/na2_x4.vhd deleted file mode 100644 index ef555cb4..00000000 --- a/alliance/share/cells/sxlib/na2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na2_x4; - -ARCHITECTURE RTL OF na2_x4 IS -BEGIN - nq <= NOT((i0 AND i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/na3_x1.al b/alliance/share/cells/sxlib/na3_x1.al deleted file mode 100644 index e2da070a..00000000 --- a/alliance/share/cells/sxlib/na3_x1.al +++ /dev/null @@ -1,31 +0,0 @@ -V ALLIANCE : 6 -H na3_x1,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,5 -C i2,IN,EXTERNAL,6 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,8 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,2,7,8,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00006 -T P,0.35,2.9,2,6,8,0,0.75,0.75,7.3,7.3,5.7,11.25,tr_00005 -T P,0.35,2.9,8,5,2,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00004 -T N,0.35,2.9,1,6,2,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00003 -T N,0.35,2.9,4,5,1,0,0.75,0.75,7.3,7.3,3,2.25,tr_00002 -T N,0.35,2.9,3,7,4,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 8,EXTERNAL,vdd -Q 0.0033382 -S 7,EXTERNAL,i0 -Q 0.00388325 -S 6,EXTERNAL,i2 -Q 0.00352565 -S 5,EXTERNAL,i1 -Q 0.00390877 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vss -Q 0.00298567 -S 2,EXTERNAL,nq -Q 0.00346654 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/na3_x1.ap b/alliance/share/cells/sxlib/na3_x1.ap deleted file mode 100644 index ffa9d262..00000000 --- a/alliance/share/cells/sxlib/na3_x1.ap +++ /dev/null @@ -1,77 +0,0 @@ -V ALLIANCE : 6 -H na3_x1,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 1500,1000,ref_ref,i2_10 -R 1500,1500,ref_ref,i2_15 -R 1500,2000,ref_ref,i2_20 -R 1500,2500,ref_ref,i2_25 -R 1500,3000,ref_ref,i2_30 -R 1500,3500,ref_ref,i2_35 -R 1000,1000,ref_ref,i1_10 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 500,4000,ref_ref,i0_40 -R 2000,1000,ref_ref,nq_10 -R 2000,1500,ref_ref,nq_15 -R 2000,2000,ref_ref,nq_20 -R 2000,3000,ref_ref,nq_30 -R 2000,2500,ref_ref,nq_25 -R 2000,3500,ref_ref,nq_35 -R 2000,4000,ref_ref,nq_40 -S 1500,1000,1500,3500,200,i2,DOWN,CALU1 -S 1000,1000,1000,3500,200,i1,DOWN,CALU1 -S 500,1000,500,4000,200,i0,DOWN,CALU1 -S 2000,1000,2000,4000,200,nq,DOWN,CALU1 -S 2000,4000,2200,4000,200,*,RIGHT,ALU1 -S 1000,1400,1000,2100,100,*,UP,POLY -S 1300,1900,1300,3100,100,*,DOWN,POLY -S 900,2000,1300,2000,300,*,RIGHT,POLY -S 400,3000,700,3000,300,*,RIGHT,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 1400,1600,1900,1600,100,*,LEFT,POLY -S 1900,1600,1900,3100,100,*,DOWN,POLY -S 700,3100,700,4400,100,*,UP,PTRANS -S 1900,3100,1900,4400,100,*,UP,PTRANS -S 1600,3300,1600,4600,300,*,DOWN,PDIF -S 400,3300,400,4600,300,*,DOWN,PDIF -S 1300,3100,1300,4400,100,*,UP,PTRANS -S 1000,3300,1000,4200,300,*,DOWN,PDIF -S 2200,3300,2200,4200,300,*,DOWN,PDIF -S 1900,800,1900,1200,500,*,UP,NDIF -S 1600,300,1600,1200,200,*,UP,NDIF -S 1400,100,1400,1400,100,*,DOWN,NTRANS -S 1000,100,1000,1400,100,*,DOWN,NTRANS -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,3500,100,*,UP,ALU1 -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 800,300,800,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,DOWN,NDIF -S 1700,900,1700,1200,300,*,DOWN,NDIF -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 2000,1000,2000,4000,200,*,UP,ALU1 -S 1000,4000,2200,4000,200,*,RIGHT,ALU1 -V 1000,2000,CONT_POLY,* -V 500,3000,CONT_POLY,* -V 2200,4700,CONT_BODY_N,* -V 1000,4000,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1600,4500,CONT_DIF_P,* -V 2200,4000,CONT_DIF_P,* -V 1000,4700,CONT_BODY_N,* -V 2000,1000,CONT_DIF_N,* -V 1500,1500,CONT_POLY,* -V 2200,300,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/na3_x1.sym b/alliance/share/cells/sxlib/na3_x1.sym deleted file mode 100644 index f2d1f56c..00000000 Binary files a/alliance/share/cells/sxlib/na3_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na3_x1.vbe b/alliance/share/cells/sxlib/na3_x1.vbe deleted file mode 100644 index d51e1207..00000000 --- a/alliance/share/cells/sxlib/na3_x1.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY na3_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 4120; - CONSTANT rdown_i1_nq : NATURAL := 4120; - CONSTANT rdown_i2_nq : NATURAL := 4120; - CONSTANT rup_i0_nq : NATURAL := 3720; - CONSTANT rup_i1_nq : NATURAL := 3720; - CONSTANT rup_i2_nq : NATURAL := 3720; - CONSTANT tphl_i0_nq : NATURAL := 119; - CONSTANT tphl_i1_nq : NATURAL := 171; - CONSTANT tphl_i2_nq : NATURAL := 193; - CONSTANT tplh_i2_nq : NATURAL := 265; - CONSTANT tplh_i1_nq : NATURAL := 316; - CONSTANT tplh_i0_nq : NATURAL := 363; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na3_x1; - -ARCHITECTURE behaviour_data_flow OF na3_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na3_x1" - SEVERITY WARNING; - nq <= not (((i0 and i1) and i2)) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/na3_x1.vhd b/alliance/share/cells/sxlib/na3_x1.vhd deleted file mode 100644 index 278daf09..00000000 --- a/alliance/share/cells/sxlib/na3_x1.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na3_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na3_x1; - -ARCHITECTURE RTL OF na3_x1 IS -BEGIN - nq <= NOT(((i0 AND i1) AND i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/na3_x4.al b/alliance/share/cells/sxlib/na3_x4.al deleted file mode 100644 index caa069a8..00000000 --- a/alliance/share/cells/sxlib/na3_x4.al +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H na3_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,5 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,4 -T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,5.4,10.95,tr_00012 -T P,0.35,2.9,3,10,6,0,0.75,0.75,7.3,7.3,3.6,10.95,tr_00011 -T P,0.35,2.9,6,8,3,0,0.75,0.75,7.3,7.3,1.8,10.95,tr_00010 -T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00009 -T P,0.35,2.9,7,3,6,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00008 -T P,0.35,5.9,5,7,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00007 -T N,0.35,2.9,2,9,4,0,0.75,0.75,7.3,7.3,4.5,3.75,tr_00006 -T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00005 -T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00004 -T N,0.35,2.9,4,7,5,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00003 -T N,0.35,2.9,5,7,4,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00002 -T N,0.35,1.4,4,3,7,0,0.75,0.75,4.3,4.3,10.2,3,tr_00001 -S 10,EXTERNAL,i2 -Q 0.00312291 -S 9,EXTERNAL,i1 -Q 0.00275797 -S 8,EXTERNAL,i0 -Q 0.00290312 -S 7,INTERNAL -Q 0.0060306 -S 6,EXTERNAL,vdd -Q 0.00436263 -S 5,EXTERNAL,nq -Q 0.00214456 -S 4,EXTERNAL,vss -Q 0.00436263 -S 3,INTERNAL -Q 0.00663132 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/na3_x4.ap b/alliance/share/cells/sxlib/na3_x4.ap deleted file mode 100644 index 4022c49c..00000000 --- a/alliance/share/cells/sxlib/na3_x4.ap +++ /dev/null @@ -1,101 +0,0 @@ -V ALLIANCE : 6 -H na3_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 1500,3000,ref_ref,i1_30 -R 1500,3500,ref_ref,i1_35 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 1500,2500,ref_ref,i1_25 -R 1500,2000,ref_ref,i1_20 -R 1500,1500,ref_ref,i1_15 -R 2500,1000,ref_ref,nq_10 -R 2500,1500,ref_ref,nq_15 -R 2500,2000,ref_ref,nq_20 -R 2500,2500,ref_ref,nq_25 -R 2500,3000,ref_ref,nq_30 -R 2500,3500,ref_ref,nq_35 -R 1000,3500,ref_ref,i2_35 -R 1000,3000,ref_ref,i2_30 -R 1000,2500,ref_ref,i2_25 -R 1000,2000,ref_ref,i2_20 -R 1000,1500,ref_ref,i2_15 -S 500,1500,500,3500,200,i0,DOWN,CALU1 -S 1500,1500,1500,3500,200,i1,DOWN,CALU1 -S 2500,1000,2500,3500,200,nq,DOWN,CALU1 -S 1000,1500,1000,3500,200,i2,DOWN,CALU1 -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 1100,1900,1100,2600,100,*,UP,POLY -S 900,2500,1200,2500,300,*,RIGHT,POLY -S 600,1900,600,3000,100,*,DOWN,POLY -S 1200,2400,1200,3000,100,*,DOWN,POLY -S 1800,2100,1800,3000,100,*,DOWN,POLY -S 900,3200,900,4600,300,*,DOWN,PDIF -S 300,3200,300,4100,300,*,DOWN,PDIF -S 1800,3000,1800,4300,100,*,UP,PTRANS -S 1500,3200,1500,4100,300,*,DOWN,PDIF -S 1200,3000,1200,4300,100,*,UP,PTRANS -S 600,3000,600,4300,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1400,2100,1800,2100,100,*,RIGHT,POLY -S 500,1500,500,3500,100,*,UP,ALU1 -S 400,2000,700,2000,300,*,RIGHT,POLY -S 300,4000,3500,4000,100,*,RIGHT,ALU1 -S 400,1000,2000,1000,100,*,RIGHT,ALU1 -S 400,800,400,1700,300,*,UP,NDIF -S 1800,300,1800,1700,300,*,UP,NDIF -S 1500,600,1500,1900,100,*,DOWN,NTRANS -S 700,600,700,1900,100,*,DOWN,NTRANS -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 3700,800,3700,1200,300,*,DOWN,NDIF -S 1100,600,1100,1900,100,*,DOWN,NTRANS -S 1900,300,1900,1700,300,*,UP,NDIF -S 2200,100,2200,1400,100,*,DOWN,NTRANS -S 2500,300,2500,1200,300,*,UP,NDIF -S 2800,100,2800,1400,100,*,DOWN,NTRANS -S 3100,300,3100,1200,300,*,UP,NDIF -S 3400,600,3400,1400,100,*,DOWN,NTRANS -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 3100,2800,3100,4700,300,*,DOWN,PDIF -S 3400,2600,3400,3900,100,*,UP,PTRANS -S 3700,2800,3700,3700,300,*,UP,PDIF -S 2600,2800,2600,4700,300,*,DOWN,PDIF -S 2300,2600,2300,4900,100,*,UP,PTRANS -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 2200,2000,3100,2000,300,*,RIGHT,POLY -S 2200,1400,2200,2100,100,*,UP,POLY -S 2800,1400,2800,1900,100,*,DOWN,POLY -S 2300,1900,2300,2600,100,*,DOWN,POLY -S 2900,1900,2900,2600,100,*,DOWN,POLY -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 3000,2000,3700,2000,100,*,LEFT,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 3700,1000,3700,3500,100,*,DOWN,ALU1 -S 2500,1000,2500,3550,200,*,DOWN,ALU1 -V 300,300,CONT_BODY_P,* -V 900,4500,CONT_DIF_P,* -V 3200,4600,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 300,4000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 400,1000,CONT_DIF_N,* -V 1900,500,CONT_DIF_N,* -V 3100,500,CONT_DIF_N,* -V 2500,1000,CONT_DIF_N,* -V 3700,1000,CONT_DIF_N,* -V 3700,3000,CONT_DIF_P,* -V 3700,3500,CONT_DIF_P,* -V 2600,3000,CONT_DIF_P,* -V 2600,3500,CONT_DIF_P,* -V 3700,300,CONT_BODY_P,* -V 3500,4000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 2000,4600,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/na3_x4.sym b/alliance/share/cells/sxlib/na3_x4.sym deleted file mode 100644 index 95146908..00000000 Binary files a/alliance/share/cells/sxlib/na3_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na3_x4.vbe b/alliance/share/cells/sxlib/na3_x4.vbe deleted file mode 100644 index 160a97f6..00000000 --- a/alliance/share/cells/sxlib/na3_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY na3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 10; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 460; - CONSTANT tphl_i2_nq : NATURAL := 519; - CONSTANT tphl_i0_nq : NATURAL := 556; - CONSTANT tplh_i0_nq : NATURAL := 601; - CONSTANT tplh_i2_nq : NATURAL := 647; - CONSTANT tplh_i1_nq : NATURAL := 691; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na3_x4; - -ARCHITECTURE behaviour_data_flow OF na3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na3_x4" - SEVERITY WARNING; - nq <= not (((i0 and i1) and i2)) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/na3_x4.vhd b/alliance/share/cells/sxlib/na3_x4.vhd deleted file mode 100644 index ccf28ce7..00000000 --- a/alliance/share/cells/sxlib/na3_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na3_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na3_x4; - -ARCHITECTURE RTL OF na3_x4 IS -BEGIN - nq <= NOT(((i0 AND i1) AND i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/na4_x1.al b/alliance/share/cells/sxlib/na4_x1.al deleted file mode 100644 index 3287ed3c..00000000 --- a/alliance/share/cells/sxlib/na4_x1.al +++ /dev/null @@ -1,38 +0,0 @@ -V ALLIANCE : 6 -H na4_x1,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,6 -C i3,IN,EXTERNAL,9 -C nq,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,10,7,4,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,2.9,4,6,10,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00007 -T P,0.35,2.9,10,9,4,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00006 -T P,0.35,2.9,4,8,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00005 -T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00004 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3,2.25,tr_00003 -T N,0.35,2.9,2,6,5,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00002 -T N,0.35,2.9,5,9,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 10,EXTERNAL,vdd -Q 0.00444349 -S 9,EXTERNAL,i3 -Q 0.00381484 -S 8,EXTERNAL,i0 -Q 0.00323647 -S 7,EXTERNAL,i1 -Q 0.00345625 -S 6,EXTERNAL,i2 -Q 0.00367603 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,nq -Q 0.0035253 -S 3,EXTERNAL,vss -Q 0.00332715 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/na4_x1.ap b/alliance/share/cells/sxlib/na4_x1.ap deleted file mode 100644 index 9207c5af..00000000 --- a/alliance/share/cells/sxlib/na4_x1.ap +++ /dev/null @@ -1,90 +0,0 @@ -V ALLIANCE : 6 -H na4_x1,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2500,4000,ref_ref,nq_40 -R 2500,1000,ref_ref,nq_10 -R 2500,1500,ref_ref,nq_15 -R 2500,2000,ref_ref,nq_20 -R 2500,2500,ref_ref,nq_25 -R 2500,3000,ref_ref,nq_30 -R 2500,3500,ref_ref,nq_35 -R 2000,3500,ref_ref,i3_35 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,2000,ref_ref,i3_20 -R 2000,1500,ref_ref,i3_15 -R 2000,1000,ref_ref,i3_10 -R 1500,1000,ref_ref,i2_10 -R 1500,1500,ref_ref,i2_15 -R 1500,2000,ref_ref,i2_20 -R 1500,2500,ref_ref,i2_25 -R 1500,3000,ref_ref,i2_30 -R 1500,3500,ref_ref,i2_35 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -R 500,1000,ref_ref,i0_10 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -S 300,4000,300,4500,200,*,UP,ALU1 -S 900,4000,2550,4000,200,*,LEFT,ALU1 -S 2500,1000,2500,4050,200,*,UP,ALU1 -S 600,1400,600,3100,100,*,DOWN,POLY -S 2400,1900,2400,3100,100,*,UP,POLY -S 1800,1900,2400,1900,100,*,RIGHT,POLY -S 1800,1400,1800,1900,100,*,UP,POLY -S 1800,2600,1800,3100,100,*,UP,POLY -S 1400,2600,1800,2600,100,*,RIGHT,POLY -S 1400,1400,1400,2600,100,*,UP,POLY -S 1000,3100,1200,3100,100,*,RIGHT,POLY -S 1000,1400,1000,3100,100,*,UP,POLY -S 2300,800,2300,1200,700,*,UP,NDIF -S 2000,1000,2000,3500,100,*,DOWN,ALU1 -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1400,100,1400,1400,100,*,DOWN,NTRANS -S 1000,100,1000,1400,100,*,DOWN,NTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 1500,3300,1500,4600,300,*,DOWN,PDIF -S 2700,3300,2700,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 600,100,600,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,DOWN,NDIF -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 2500,1000,2500,4000,200,nq,DOWN,CALU1 -S 2000,1000,2000,3500,200,i3,DOWN,CALU1 -S 1500,1000,1500,3500,200,i2,DOWN,CALU1 -S 1000,1000,1000,3500,200,i1,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -V 300,4000,CONT_DIF_P,* -V 500,1500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 900,4700,CONT_BODY_N,* -V 2100,4700,CONT_BODY_N,* -V 2500,1000,CONT_DIF_N,* -V 2100,4000,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 2700,300,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/na4_x1.sym b/alliance/share/cells/sxlib/na4_x1.sym deleted file mode 100644 index 17cafb1e..00000000 Binary files a/alliance/share/cells/sxlib/na4_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na4_x1.vbe b/alliance/share/cells/sxlib/na4_x1.vbe deleted file mode 100644 index 07f51ce0..00000000 --- a/alliance/share/cells/sxlib/na4_x1.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY na4_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 5400; - CONSTANT rdown_i1_nq : NATURAL := 5400; - CONSTANT rdown_i2_nq : NATURAL := 5400; - CONSTANT rdown_i3_nq : NATURAL := 5400; - CONSTANT rup_i0_nq : NATURAL := 3720; - CONSTANT rup_i1_nq : NATURAL := 3720; - CONSTANT rup_i2_nq : NATURAL := 3720; - CONSTANT rup_i3_nq : NATURAL := 3720; - CONSTANT tphl_i0_nq : NATURAL := 179; - CONSTANT tphl_i1_nq : NATURAL := 237; - CONSTANT tphl_i2_nq : NATURAL := 269; - CONSTANT tphl_i3_nq : NATURAL := 282; - CONSTANT tplh_i3_nq : NATURAL := 302; - CONSTANT tplh_i2_nq : NATURAL := 350; - CONSTANT tplh_i1_nq : NATURAL := 395; - CONSTANT tplh_i0_nq : NATURAL := 438; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na4_x1; - -ARCHITECTURE behaviour_data_flow OF na4_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na4_x1" - SEVERITY WARNING; - nq <= not ((((i0 and i1) and i2) and i3)) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/na4_x1.vhd b/alliance/share/cells/sxlib/na4_x1.vhd deleted file mode 100644 index cedcb1c0..00000000 --- a/alliance/share/cells/sxlib/na4_x1.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na4_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na4_x1; - -ARCHITECTURE RTL OF na4_x1 IS -BEGIN - nq <= NOT((((i0 AND i1) AND i2) AND i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/na4_x4.al b/alliance/share/cells/sxlib/na4_x4.al deleted file mode 100644 index 111fa2f3..00000000 --- a/alliance/share/cells/sxlib/na4_x4.al +++ /dev/null @@ -1,48 +0,0 @@ -V ALLIANCE : 6 -H na4_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,11 -C i3,IN,EXTERNAL,12 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,5,12,7,0,0.75,0.75,7.3,7.3,13.2,11.25,tr_00014 -T P,0.35,2.9,7,11,5,0,0.75,0.75,7.3,7.3,11.4,11.25,tr_00013 -T P,0.35,2.9,5,8,7,0,0.75,0.75,7.3,7.3,9.6,11.25,tr_00012 -T P,0.35,2.9,7,6,5,0,0.75,0.75,7.3,7.3,7.8,11.25,tr_00011 -T P,0.35,5.9,2,4,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T P,0.35,5.9,5,4,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,2.9,5,7,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00008 -T N,0.35,2.9,9,11,10,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00007 -T N,0.35,2.9,1,8,9,0,0.75,0.75,7.3,7.3,9,2.25,tr_00006 -T N,0.35,2.9,3,6,1,0,0.75,0.75,7.3,7.3,7.8,2.25,tr_00005 -T N,0.35,2.9,10,12,7,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00004 -T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 -T N,0.35,2.9,3,4,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,1.4,4,7,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 12,EXTERNAL,i3 -Q 0.00381484 -S 11,EXTERNAL,i2 -Q 0.00367603 -S 10,INTERNAL -Q 0 -S 9,INTERNAL -Q 0 -S 8,EXTERNAL,i1 -Q 0.00345625 -S 7,INTERNAL -Q 0.00793105 -S 6,EXTERNAL,i0 -Q 0.00323647 -S 5,EXTERNAL,vdd -Q 0.00557437 -S 4,INTERNAL -Q 0.00589179 -S 3,EXTERNAL,vss -Q 0.00504558 -S 2,EXTERNAL,nq -Q 0.00211518 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/na4_x4.ap b/alliance/share/cells/sxlib/na4_x4.ap deleted file mode 100644 index 8f6b0f1f..00000000 --- a/alliance/share/cells/sxlib/na4_x4.ap +++ /dev/null @@ -1,126 +0,0 @@ -V ALLIANCE : 6 -H na4_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 1500,1000,ref_ref,nq_10 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 3500,1500,ref_ref,i2_15 -R 3500,1000,ref_ref,i2_10 -R 4000,1000,ref_ref,i3_10 -R 4000,1500,ref_ref,i3_15 -R 4000,2000,ref_ref,i3_20 -R 4000,2500,ref_ref,i3_25 -R 4000,3000,ref_ref,i3_30 -R 4000,3500,ref_ref,i3_35 -R 3000,2000,ref_ref,i1_20 -R 3000,2500,ref_ref,i1_25 -R 3000,3000,ref_ref,i1_30 -R 3000,3500,ref_ref,i1_35 -R 3500,3500,ref_ref,i2_35 -R 3500,3000,ref_ref,i2_30 -R 3500,2500,ref_ref,i2_25 -R 3500,2000,ref_ref,i2_20 -R 2500,1500,ref_ref,i0_15 -R 2500,2000,ref_ref,i0_20 -R 2500,2500,ref_ref,i0_25 -R 2500,3000,ref_ref,i0_30 -R 2500,3500,ref_ref,i0_35 -R 2500,1000,ref_ref,i0_10 -R 3000,1000,ref_ref,i1_10 -R 3000,1500,ref_ref,i1_15 -S 300,3000,300,3500,100,*,DOWN,ALU1 -S 4550,1000,4550,4000,100,*,UP,ALU1 -S 4400,1900,4400,3100,100,*,UP,POLY -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 2300,3300,2300,4700,300,*,DOWN,PDIF -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 600,1500,800,1500,300,*,RIGHT,POLY -S 300,1000,300,3000,100,*,DOWN,ALU1 -S 600,2500,800,2500,300,*,RIGHT,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 600,2600,600,3900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 300,2800,300,3700,300,*,DOWN,PDIF -S 300,800,300,1200,300,*,UP,NDIF -S 600,600,600,1400,100,*,DOWN,NTRANS -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 3800,100,3800,1400,100,*,DOWN,NTRANS -S 4100,300,4100,1200,300,*,DOWN,NDIF -S 4300,800,4300,1200,700,*,UP,NDIF -S 2300,300,2300,1200,300,*,DOWN,NDIF -S 2600,100,2600,1400,100,*,DOWN,NTRANS -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 3400,100,3400,1400,100,*,DOWN,NTRANS -S 2600,3100,2600,4400,100,*,UP,PTRANS -S 4700,3300,4700,4600,300,*,DOWN,PDIF -S 3500,3300,3500,4600,300,*,DOWN,PDIF -S 4100,3300,4100,4200,300,*,DOWN,PDIF -S 2900,3300,2900,4200,300,*,DOWN,PDIF -S 3200,3100,3200,4400,100,*,UP,PTRANS -S 3800,3100,3800,4400,100,*,UP,PTRANS -S 4400,3100,4400,4400,100,*,UP,PTRANS -S 2600,1400,2600,3100,100,*,DOWN,POLY -S 3000,1400,3000,3100,100,*,UP,POLY -S 3000,3100,3200,3100,100,*,RIGHT,POLY -S 3400,1400,3400,2600,100,*,UP,POLY -S 3400,2600,3800,2600,100,*,RIGHT,POLY -S 3800,2600,3800,3100,100,*,UP,POLY -S 3800,1400,3800,1900,100,*,UP,POLY -S 3800,1900,4400,1900,100,*,RIGHT,POLY -S 2500,1000,2500,3500,100,*,DOWN,ALU1 -S 3000,1000,3000,3500,100,*,DOWN,ALU1 -S 3500,1000,3500,3500,100,*,DOWN,ALU1 -S 4000,1000,4000,3500,100,*,DOWN,ALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 1500,1000,1500,3500,200,*,UP,ALU1 -S 1050,1500,1050,4000,100,*,DOWN,ALU1 -S 800,2500,1050,2500,200,*,RIGHT,ALU1 -S 800,1500,1050,1500,200,*,RIGHT,ALU1 -S 600,2000,1800,2000,300,*,RIGHT,POLY -S 300,2000,600,2000,200,*,LEFT,ALU1 -S 1050,4000,4550,4000,100,*,LEFT,ALU1 -S 1500,1000,1500,3500,200,nq,DOWN,CALU1 -S 3500,1000,3500,3500,200,i2,DOWN,CALU1 -S 4000,1000,4000,3500,200,i3,DOWN,CALU1 -S 3000,1000,3000,3500,200,i1,DOWN,CALU1 -S 2500,1000,2500,3500,200,i0,DOWN,CALU1 -V 300,3500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 2200,500,CONT_DIF_N,* -V 2200,4500,CONT_DIF_P,* -V 800,1500,CONT_POLY,* -V 800,2500,CONT_POLY,* -V 300,300,CONT_BODY_P,* -V 300,4700,CONT_BODY_N,* -V 300,3000,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 4500,1000,CONT_DIF_N,* -V 2900,4000,CONT_DIF_P,* -V 4100,4000,CONT_DIF_P,* -V 3500,4500,CONT_DIF_P,* -V 4700,4500,CONT_DIF_P,* -V 4100,4700,CONT_BODY_N,* -V 2900,4700,CONT_BODY_N,* -V 4700,300,CONT_BODY_P,* -V 3000,2000,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 2500,1500,CONT_POLY,* -V 600,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/na4_x4.sym b/alliance/share/cells/sxlib/na4_x4.sym deleted file mode 100644 index 9b5c878b..00000000 Binary files a/alliance/share/cells/sxlib/na4_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/na4_x4.vbe b/alliance/share/cells/sxlib/na4_x4.vbe deleted file mode 100644 index a67d1890..00000000 --- a/alliance/share/cells/sxlib/na4_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY na4_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 578; - CONSTANT tphl_i1_nq : NATURAL := 643; - CONSTANT tplh_i3_nq : NATURAL := 644; - CONSTANT tphl_i2_nq : NATURAL := 681; - CONSTANT tplh_i2_nq : NATURAL := 689; - CONSTANT tphl_i3_nq : NATURAL := 703; - CONSTANT tplh_i1_nq : NATURAL := 731; - CONSTANT tplh_i0_nq : NATURAL := 771; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END na4_x4; - -ARCHITECTURE behaviour_data_flow OF na4_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on na4_x4" - SEVERITY WARNING; - nq <= not ((((i0 and i1) and i2) and i3)) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/na4_x4.vhd b/alliance/share/cells/sxlib/na4_x4.vhd deleted file mode 100644 index 5593da22..00000000 --- a/alliance/share/cells/sxlib/na4_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY na4_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END na4_x4; - -ARCHITECTURE RTL OF na4_x4 IS -BEGIN - nq <= NOT((((i0 AND i1) AND i2) AND i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/nao22_x1.al b/alliance/share/cells/sxlib/nao22_x1.al deleted file mode 100644 index 22bbb6dc..00000000 --- a/alliance/share/cells/sxlib/nao22_x1.al +++ /dev/null @@ -1,31 +0,0 @@ -V ALLIANCE : 6 -H nao22_x1,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,8 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,4,8,1,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,5.9,5,6,4,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00005 -T P,0.35,5.9,1,7,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00004 -T N,0.35,2.9,2,6,1,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00003 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 8,EXTERNAL,i2 -Q 0.00344864 -S 7,EXTERNAL,i1 -Q 0.00288494 -S 6,EXTERNAL,i0 -Q 0.00260759 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00473727 -S 3,EXTERNAL,vss -Q 0.00432598 -S 2,INTERNAL -Q 0.00114171 -S 1,EXTERNAL,nq -Q 0.00282024 -EOF diff --git a/alliance/share/cells/sxlib/nao22_x1.ap b/alliance/share/cells/sxlib/nao22_x1.ap deleted file mode 100644 index b99b0e5d..00000000 --- a/alliance/share/cells/sxlib/nao22_x1.ap +++ /dev/null @@ -1,77 +0,0 @@ -V ALLIANCE : 6 -H nao22_x1,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2000,1000,ref_ref,i2_10 -R 2000,4000,ref_ref,i2_40 -R 1500,4000,ref_ref,nq_40 -R 1000,4000,ref_ref,i1_40 -R 1000,3500,ref_ref,i1_35 -R 500,3500,ref_ref,i0_35 -R 500,4000,ref_ref,i0_40 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 1500,1500,ref_ref,nq_15 -R 1500,2000,ref_ref,nq_20 -R 1500,2500,ref_ref,nq_25 -R 1500,3000,ref_ref,nq_30 -R 1500,3500,ref_ref,nq_35 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 1500,1500,1500,4000,200,nq,DOWN,CALU1 -S 2000,1000,2000,4000,100,*,DOWN,ALU1 -S 2700,500,2700,1700,200,*,DOWN,ALU1 -S 2700,2900,2700,4500,200,*,DOWN,ALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 300,1000,1500,1000,100,*,RIGHT,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 1000,2000,1000,4000,100,*,DOWN,ALU1 -S 900,300,900,1600,300,*,UP,NDIF -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 300,2800,300,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 600,100,600,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1500,1450,1500,4000,200,*,UP,ALU1 -S 900,1500,1550,1500,200,*,RIGHT,ALU1 -V 2700,300,CONT_BODY_P,* -V 2700,4700,CONT_BODY_N,* -V 2700,2900,CONT_BODY_N,* -V 2700,1700,CONT_BODY_P,* -V 2100,4500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 900,1500,CONT_DIF_N,* -V 300,4500,CONT_DIF_P,* -V 2100,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/nao22_x1.sym b/alliance/share/cells/sxlib/nao22_x1.sym deleted file mode 100644 index 865b45a3..00000000 Binary files a/alliance/share/cells/sxlib/nao22_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nao22_x1.vbe b/alliance/share/cells/sxlib/nao22_x1.vbe deleted file mode 100644 index 13c4e6de..00000000 --- a/alliance/share/cells/sxlib/nao22_x1.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY nao22_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 15; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT rup_i2_nq : NATURAL := 1790; - CONSTANT tphl_i2_nq : NATURAL := 165; - CONSTANT tphl_i1_nq : NATURAL := 218; - CONSTANT tplh_i0_nq : NATURAL := 226; - CONSTANT tplh_i2_nq : NATURAL := 238; - CONSTANT tplh_i1_nq : NATURAL := 287; - CONSTANT tphl_i0_nq : NATURAL := 294; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nao22_x1; - -ARCHITECTURE behaviour_data_flow OF nao22_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nao22_x1" - SEVERITY WARNING; - nq <= not (((i0 or i1) and i2)) after 900 ps; -END; diff --git a/alliance/share/cells/sxlib/nao22_x1.vhd b/alliance/share/cells/sxlib/nao22_x1.vhd deleted file mode 100644 index 7873413c..00000000 --- a/alliance/share/cells/sxlib/nao22_x1.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nao22_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nao22_x1; - -ARCHITECTURE RTL OF nao22_x1 IS -BEGIN - nq <= NOT(((i0 OR i1) AND i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/nao22_x4.al b/alliance/share/cells/sxlib/nao22_x4.al deleted file mode 100644 index 1be1c88a..00000000 --- a/alliance/share/cells/sxlib/nao22_x4.al +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H nao22_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,6 -C i2,IN,EXTERNAL,5 -C nq,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,9 -C vss,IN,EXTERNAL,4 -T P,0.35,2.9,10,6,3,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00012 -T P,0.35,2.9,9,7,10,0,0.75,0.75,7.3,7.3,5.7,11.25,tr_00011 -T P,0.35,2.9,3,5,9,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00010 -T P,0.35,2.9,9,3,2,0,0.75,0.75,7.3,7.3,9.3,9.75,tr_00009 -T P,0.35,5.9,9,2,8,0,0.75,0.75,13.3,13.3,12.9,11.25,tr_00008 -T P,0.35,5.9,8,2,9,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00007 -T N,0.35,1.4,4,5,1,0,0.75,0.75,4.3,4.3,2.1,3,tr_00006 -T N,0.35,2.9,4,2,8,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00005 -T N,0.35,1.4,1,6,3,0,0.75,0.75,4.3,4.3,3.9,3,tr_00004 -T N,0.35,1.4,3,7,1,0,0.75,0.75,4.3,4.3,5.7,3,tr_00003 -T N,0.35,1.4,2,3,4,0,0.75,0.75,4.3,4.3,9.3,3,tr_00002 -T N,0.35,2.9,8,2,4,0,0.75,0.75,7.3,7.3,12.9,2.25,tr_00001 -S 10,INTERNAL -Q 0 -S 9,EXTERNAL,vdd -Q 0.00768955 -S 8,EXTERNAL,nq -Q 0.00258522 -S 7,EXTERNAL,i0 -Q 0.00358899 -S 6,EXTERNAL,i1 -Q 0.00295012 -S 5,EXTERNAL,i2 -Q 0.00379567 -S 4,EXTERNAL,vss -Q 0.00616192 -S 3,INTERNAL -Q 0.0066832 -S 2,INTERNAL -Q 0.00580421 -S 1,INTERNAL -Q 0.00114171 -EOF diff --git a/alliance/share/cells/sxlib/nao22_x4.ap b/alliance/share/cells/sxlib/nao22_x4.ap deleted file mode 100644 index 72b06b7a..00000000 --- a/alliance/share/cells/sxlib/nao22_x4.ap +++ /dev/null @@ -1,129 +0,0 @@ -V ALLIANCE : 6 -H nao22_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 500,1000,ref_ref,i2_10 -R 500,1500,ref_ref,i2_15 -R 500,2500,ref_ref,i2_25 -R 500,3000,ref_ref,i2_30 -R 4000,3500,ref_ref,nq_35 -R 4000,3000,ref_ref,nq_30 -R 4000,2000,ref_ref,nq_20 -R 4000,1000,ref_ref,nq_10 -R 4000,1500,ref_ref,nq_15 -R 4000,2500,ref_ref,nq_25 -R 2000,2000,ref_ref,i0_20 -R 2000,2500,ref_ref,i0_25 -R 2000,3000,ref_ref,i0_30 -R 1500,3000,ref_ref,i1_30 -R 1500,2500,ref_ref,i1_25 -R 1500,2000,ref_ref,i1_20 -R 500,2000,ref_ref,i2_20 -R 2000,3500,ref_ref,i0_35 -R 1500,3500,ref_ref,i1_35 -R 500,3500,ref_ref,i2_35 -R 500,4000,ref_ref,i2_40 -R 4000,4000,ref_ref,nq_40 -R 2500,1500,ref_ref,i0_15 -S 2000,2000,2400,2000,200,*,RIGHT,ALU1 -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 2000,2000,2000,3500,100,*,DOWN,ALU1 -S 1000,1500,1600,1500,100,*,RIGHT,ALU1 -S 1500,2000,1500,3500,100,*,DOWN,ALU1 -S 1600,800,1600,1600,300,*,UP,NDIF -S 400,400,400,1200,300,*,UP,NDIF -S 4600,500,4600,1000,200,*,DOWN,ALU1 -S 4600,3000,4600,4500,200,*,DOWN,ALU1 -S 3400,4000,3400,4500,200,*,DOWN,ALU1 -S 2800,2000,3500,2000,100,*,RIGHT,ALU1 -S 3300,2500,3300,3500,100,*,DOWN,ALU1 -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 1100,4000,2800,4000,100,*,LEFT,ALU1 -S 2800,3500,2800,4000,100,*,UP,ALU1 -S 2800,3500,3300,3500,100,*,LEFT,ALU1 -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 1000,1000,2200,1000,100,*,RIGHT,ALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 500,2000,700,2000,300,*,RIGHT,POLY -S 1300,2000,1500,2000,300,*,RIGHT,POLY -S 3500,2000,4300,2000,300,*,RIGHT,POLY -S 3100,2500,3300,2500,300,*,RIGHT,POLY -S 4300,1400,4300,2600,100,*,DOWN,POLY -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 3100,1400,3100,2600,100,*,DOWN,POLY -S 700,1400,700,3100,100,*,DOWN,POLY -S 1300,1400,1300,3100,100,*,DOWN,POLY -S 1900,1400,1900,3100,100,*,DOWN,POLY -S 4300,100,4300,1400,100,*,DOWN,NTRANS -S 3400,300,3400,1200,300,*,UP,NDIF -S 4000,300,4000,1200,300,*,UP,NDIF -S 4600,300,4600,1200,300,*,UP,NDIF -S 3100,600,3100,1400,100,*,DOWN,NTRANS -S 2800,800,2800,1200,300,*,UP,NDIF -S 1900,600,1900,1400,100,*,DOWN,NTRANS -S 1300,600,1300,1400,100,*,DOWN,NTRANS -S 1000,800,1000,1200,300,*,UP,NDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 2200,800,2200,1200,300,*,UP,NDIF -S 700,600,700,1400,100,*,DOWN,NTRANS -S 1000,3300,1000,4200,300,*,DOWN,PDIF -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 4300,2600,4300,4900,100,*,UP,PTRANS -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 4600,2800,4600,4700,300,*,DOWN,PDIF -S 3100,2600,3100,3900,100,*,UP,PTRANS -S 2800,2800,2800,3700,300,*,DOWN,PDIF -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 400,3300,400,4600,300,*,DOWN,PDIF -S 1600,3300,1600,4200,300,*,DOWN,PDIF -S 2200,3300,2200,4600,300,*,DOWN,PDIF -S 700,3100,700,4400,100,*,UP,PTRANS -S 1900,3100,1900,4400,100,*,UP,PTRANS -S 1300,3100,1300,4400,100,*,UP,PTRANS -S 2400,1500,2400,2000,100,*,DOWN,ALU1 -S 2400,1500,2500,1500,100,*,RIGHT,ALU1 -S 3500,1000,3500,2000,100,*,DOWN,ALU1 -S 2800,1000,3500,1000,100,*,LEFT,ALU1 -S 2800,2000,2800,3000,100,*,UP,ALU1 -S 500,1000,500,4000,200,i2,DOWN,CALU1 -S 4000,1000,4000,4000,200,nq,DOWN,CALU1 -S 1500,2000,1500,3500,200,i1,DOWN,CALU1 -S 2000,2000,2000,3500,200,i0,DOWN,CALU1 -S 2500,1500,2500,1500,200,i0,LEFT,CALU1 -V 1600,1500,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 1600,300,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3500,2000,CONT_POLY,* -V 3300,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 2200,300,CONT_BODY_P,* -V 1000,300,CONT_BODY_P,* -V 2800,300,CONT_BODY_P,* -V 2800,1000,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 4600,500,CONT_DIF_N,* -V 4000,1000,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 2200,1000,CONT_DIF_N,* -V 4600,1000,CONT_DIF_N,* -V 3400,4000,CONT_DIF_P,* -V 1000,4700,CONT_BODY_N,* -V 2800,4700,CONT_BODY_N,* -V 2800,3000,CONT_DIF_P,* -V 4600,3000,CONT_DIF_P,* -V 4600,3500,CONT_DIF_P,* -V 4600,4000,CONT_DIF_P,* -V 4600,4500,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 1600,4700,CONT_BODY_N,* -V 1000,3500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 2200,4500,CONT_DIF_P,* -V 4000,3000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/nao22_x4.sym b/alliance/share/cells/sxlib/nao22_x4.sym deleted file mode 100644 index a7c777bd..00000000 Binary files a/alliance/share/cells/sxlib/nao22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nao22_x4.vbe b/alliance/share/cells/sxlib/nao22_x4.vbe deleted file mode 100644 index ebdcfc51..00000000 --- a/alliance/share/cells/sxlib/nao22_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY nao22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 596; - CONSTANT tplh_i2_nq : NATURAL := 636; - CONSTANT tplh_i0_nq : NATURAL := 650; - CONSTANT tphl_i1_nq : NATURAL := 664; - CONSTANT tplh_i1_nq : NATURAL := 723; - CONSTANT tphl_i0_nq : NATURAL := 732; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nao22_x4; - -ARCHITECTURE behaviour_data_flow OF nao22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nao22_x4" - SEVERITY WARNING; - nq <= not (((i0 or i1) and i2)) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/nao22_x4.vhd b/alliance/share/cells/sxlib/nao22_x4.vhd deleted file mode 100644 index e45a87a3..00000000 --- a/alliance/share/cells/sxlib/nao22_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nao22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nao22_x4; - -ARCHITECTURE RTL OF nao22_x4 IS -BEGIN - nq <= NOT(((i0 OR i1) AND i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/nao2o22_x1.al b/alliance/share/cells/sxlib/nao2o22_x1.al deleted file mode 100644 index ebf99d47..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x1.al +++ /dev/null @@ -1,38 +0,0 @@ -V ALLIANCE : 6 -H nao2o22_x1,L,30/10/99 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,2,8,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00008 -T P,0.35,5.9,5,10,4,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00007 -T P,0.35,5.9,6,7,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,5.9,4,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 -T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,2.9,1,7,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 -T N,0.35,2.9,2,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 10,EXTERNAL,i0 -Q 0.00260759 -S 9,EXTERNAL,i2 -Q 0.00288944 -S 8,EXTERNAL,i1 -Q 0.00288494 -S 7,EXTERNAL,i3 -Q 0.00316679 -S 6,INTERNAL -Q 0 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00490248 -S 3,EXTERNAL,vss -Q 0.00449119 -S 2,EXTERNAL,nq -Q 0.00282024 -S 1,INTERNAL -Q 0.00199441 -EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x1.ap b/alliance/share/cells/sxlib/nao2o22_x1.ap deleted file mode 100644 index a1ae005a..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x1.ap +++ /dev/null @@ -1,90 +0,0 @@ -V ALLIANCE : 6 -H nao2o22_x1,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2500,3500,ref_ref,i2_35 -R 2000,3500,ref_ref,i3_35 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,2000,ref_ref,i3_20 -R 2000,1500,ref_ref,i3_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,4000,ref_ref,i0_40 -R 500,3500,ref_ref,i0_35 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 1500,4000,ref_ref,nq_40 -R 2000,4000,ref_ref,i3_40 -R 2500,4000,ref_ref,i2_40 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 1500,1500,1500,4000,200,nq,DOWN,CALU1 -S 2000,1500,2000,4000,200,i3,DOWN,CALU1 -S 2500,1500,2500,4000,200,i2,DOWN,CALU1 -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 3200,500,3200,1700,200,*,DOWN,ALU1 -S 3200,2900,3200,4500,200,*,DOWN,ALU1 -S 2700,3400,2700,4700,300,*,DOWN,PDIF -S 2700,300,2700,1200,300,*,UP,NDIF -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,DOWN,NTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 600,1400,600,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 900,300,900,1600,300,*,UP,NDIF -S 1000,2000,1000,4000,100,*,DOWN,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 300,1000,2700,1000,100,*,RIGHT,ALU1 -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 2500,1500,2500,4000,100,*,DOWN,ALU1 -S 2600,2800,2600,3300,300,*,UP,PDIF -S 1500,1450,1500,4000,200,*,UP,ALU1 -S 900,1500,1550,1500,200,*,RIGHT,ALU1 -V 3200,2900,CONT_BODY_N,* -V 3200,1700,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,1000,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 2700,4500,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 900,1500,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x1.sym b/alliance/share/cells/sxlib/nao2o22_x1.sym deleted file mode 100644 index 7030a68e..00000000 Binary files a/alliance/share/cells/sxlib/nao2o22_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nao2o22_x1.vbe b/alliance/share/cells/sxlib/nao2o22_x1.vbe deleted file mode 100644 index 327e9976..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x1.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY nao2o22_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 2850; - CONSTANT rdown_i3_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT rup_i2_nq : NATURAL := 3210; - CONSTANT rup_i3_nq : NATURAL := 3210; - CONSTANT tphl_i3_nq : NATURAL := 174; - CONSTANT tphl_i1_nq : NATURAL := 218; - CONSTANT tplh_i0_nq : NATURAL := 226; - CONSTANT tphl_i2_nq : NATURAL := 237; - CONSTANT tplh_i1_nq : NATURAL := 287; - CONSTANT tphl_i0_nq : NATURAL := 294; - CONSTANT tplh_i2_nq : NATURAL := 307; - CONSTANT tplh_i3_nq : NATURAL := 382; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nao2o22_x1; - -ARCHITECTURE behaviour_data_flow OF nao2o22_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nao2o22_x1" - SEVERITY WARNING; - nq <= not (((i0 or i1) and (i2 or i3))) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/nao2o22_x1.vhd b/alliance/share/cells/sxlib/nao2o22_x1.vhd deleted file mode 100644 index 9ddd0b03..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x1.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nao2o22_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nao2o22_x1; - -ARCHITECTURE RTL OF nao2o22_x1 IS -BEGIN - nq <= NOT(((i0 OR i1) AND (i2 OR i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/nao2o22_x4.al b/alliance/share/cells/sxlib/nao2o22_x4.al deleted file mode 100644 index ff51e2b9..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x4.al +++ /dev/null @@ -1,48 +0,0 @@ -V ALLIANCE : 6 -H nao2o22_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,4 -C i2,IN,EXTERNAL,7 -C i3,IN,EXTERNAL,5 -C nq,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,10,3,9,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00014 -T P,0.35,5.9,10,9,8,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00013 -T P,0.35,5.9,8,9,10,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00012 -T P,0.35,2.9,11,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00011 -T P,0.35,2.9,12,5,3,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 -T P,0.35,2.9,10,7,12,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00009 -T P,0.35,2.9,3,4,11,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T N,0.35,1.4,9,3,1,0,0.75,0.75,4.3,4.3,10.8,3,tr_00007 -T N,0.35,2.9,8,9,1,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00006 -T N,0.35,2.9,1,9,8,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00005 -T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00003 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00002 -T N,0.35,1.4,3,4,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,vdd -Q 0.00820729 -S 9,INTERNAL -Q 0.00518414 -S 8,EXTERNAL,nq -Q 0.00258522 -S 7,EXTERNAL,i2 -Q 0.00295462 -S 6,EXTERNAL,i0 -Q 0.00295462 -S 5,EXTERNAL,i3 -Q 0.00323197 -S 4,EXTERNAL,i1 -Q 0.00323197 -S 3,INTERNAL -Q 0.0066832 -S 2,INTERNAL -Q 0.00199441 -S 1,EXTERNAL,vss -Q 0.00726721 -EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x4.ap b/alliance/share/cells/sxlib/nao2o22_x4.ap deleted file mode 100644 index 7a8c7082..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x4.ap +++ /dev/null @@ -1,143 +0,0 @@ -V ALLIANCE : 6 -H nao2o22_x4,P,30/ 8/2000,100 -A 0,0,5500,5000 -R 4500,2500,ref_ref,nq_25 -R 4500,1500,ref_ref,nq_15 -R 4500,1000,ref_ref,nq_10 -R 4500,2000,ref_ref,nq_20 -R 4500,3000,ref_ref,nq_30 -R 4500,3500,ref_ref,nq_35 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 2000,1500,ref_ref,i3_15 -R 2000,2000,ref_ref,i3_20 -R 2000,2500,ref_ref,i3_25 -R 2000,3000,ref_ref,i3_30 -R 2500,3000,ref_ref,i2_30 -R 2500,2500,ref_ref,i2_25 -R 2500,2000,ref_ref,i2_20 -R 2500,1500,ref_ref,i2_15 -R 4500,4000,ref_ref,nq_40 -R 500,3500,ref_ref,i0_35 -R 500,4000,ref_ref,i0_40 -R 1000,4000,ref_ref,i1_40 -R 1000,3500,ref_ref,i1_35 -R 2000,3500,ref_ref,i3_35 -R 2500,3500,ref_ref,i2_35 -S 4500,1000,4500,4000,200,nq,DOWN,CALU1 -S 500,2000,500,4000,200,i0,DOWN,CALU1 -S 1000,2000,1000,4000,200,i1,DOWN,CALU1 -S 2000,1500,2000,3500,200,i3,DOWN,CALU1 -S 2500,1500,2500,3500,200,i2,DOWN,CALU1 -S 4500,1000,4500,4000,200,*,UP,ALU1 -S 0,3900,5500,3900,2400,*,RIGHT,NWELL -S 3300,1000,3300,3000,100,*,DOWN,ALU1 -S 3300,800,3300,1200,300,*,UP,NDIF -S 3300,2800,3300,3700,300,*,DOWN,PDIF -S 3600,2600,3600,3900,100,*,UP,PTRANS -S 5100,2800,5100,4700,300,*,DOWN,PDIF -S 3900,2800,3900,4700,300,*,DOWN,PDIF -S 4500,2800,4500,4700,300,*,DOWN,PDIF -S 4800,2600,4800,4900,100,*,UP,PTRANS -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 5100,300,5100,1200,300,*,UP,NDIF -S 4500,300,4500,1200,300,*,UP,NDIF -S 3900,300,3900,1200,300,*,UP,NDIF -S 4800,100,4800,1400,100,*,DOWN,NTRANS -S 4200,100,4200,1400,100,*,DOWN,NTRANS -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 3800,2500,3800,3500,100,*,DOWN,ALU1 -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 4200,1400,4200,2600,100,*,DOWN,POLY -S 4800,1400,4800,2600,100,*,DOWN,POLY -S 3300,2000,4000,2000,100,*,RIGHT,ALU1 -S 3600,2500,3800,2500,300,*,RIGHT,POLY -S 3900,4000,3900,4500,200,*,DOWN,ALU1 -S 5100,3000,5100,4500,200,*,DOWN,ALU1 -S 5100,500,5100,1000,200,*,DOWN,ALU1 -S 3900,500,3900,1000,200,*,DOWN,ALU1 -S 4000,2000,4800,2000,300,*,RIGHT,POLY -S 900,3300,900,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 2700,3300,2700,4600,300,*,DOWN,PDIF -S 300,3300,300,4600,300,*,DOWN,PDIF -S 2100,3300,2100,4200,300,*,DOWN,PDIF -S 2100,400,2100,1200,300,*,UP,NDIF -S 2700,800,2700,1200,300,*,UP,NDIF -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 300,1000,2700,1000,100,*,RIGHT,ALU1 -S 900,800,900,1600,300,*,UP,NDIF -S 1000,2000,1000,4000,100,*,DOWN,ALU1 -S 500,2000,500,4000,100,*,UP,ALU1 -S 900,1500,1500,1500,100,*,RIGHT,ALU1 -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 2500,1500,2500,3500,100,*,DOWN,ALU1 -S 3300,3500,3800,3500,100,*,LEFT,ALU1 -S 3300,3500,3300,4000,100,*,UP,ALU1 -S 1600,4000,3300,4000,100,*,LEFT,ALU1 -S 300,800,300,1200,300,*,UP,NDIF -S 900,4700,2100,4700,300,*,RIGHT,NTIE -S 300,300,1500,300,300,*,RIGHT,PTIE -S 2700,300,3300,300,300,*,RIGHT,PTIE -V 4500,1000,CONT_DIF_N,* -V 3300,300,CONT_BODY_P,* -V 5100,500,CONT_DIF_N,* -V 3900,500,CONT_DIF_N,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 3800,2500,CONT_POLY,* -V 3900,4000,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 5100,4500,CONT_DIF_P,* -V 5100,4000,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 5100,3000,CONT_DIF_P,* -V 3300,3000,CONT_DIF_P,* -V 3300,1000,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 4000,2000,CONT_POLY,* -V 3300,4700,CONT_BODY_N,* -V 1500,300,CONT_BODY_P,* -V 1500,4700,CONT_BODY_N,* -V 2700,4500,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2100,500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 900,1500,CONT_DIF_N,* -V 2100,4700,CONT_BODY_N,* -V 900,4700,CONT_BODY_N,* -V 2700,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 4500,3000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x4.sym b/alliance/share/cells/sxlib/nao2o22_x4.sym deleted file mode 100644 index 886aab25..00000000 Binary files a/alliance/share/cells/sxlib/nao2o22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nao2o22_x4.vbe b/alliance/share/cells/sxlib/nao2o22_x4.vbe deleted file mode 100644 index b5c506fe..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY nao2o22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2750; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i3_nq : NATURAL := 607; - CONSTANT tplh_i0_nq : NATURAL := 644; - CONSTANT tphl_i2_nq : NATURAL := 664; - CONSTANT tphl_i1_nq : NATURAL := 666; - CONSTANT tplh_i1_nq : NATURAL := 717; - CONSTANT tplh_i2_nq : NATURAL := 721; - CONSTANT tphl_i0_nq : NATURAL := 734; - CONSTANT tplh_i3_nq : NATURAL := 807; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nao2o22_x4; - -ARCHITECTURE behaviour_data_flow OF nao2o22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nao2o22_x4" - SEVERITY WARNING; - nq <= not (((i0 or i1) and (i2 or i3))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/nao2o22_x4.vhd b/alliance/share/cells/sxlib/nao2o22_x4.vhd deleted file mode 100644 index 4bc6cef6..00000000 --- a/alliance/share/cells/sxlib/nao2o22_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nao2o22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nao2o22_x4; - -ARCHITECTURE RTL OF nao2o22_x4 IS -BEGIN - nq <= NOT(((i0 OR i1) AND (i2 OR i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/nmx2_x1.al b/alliance/share/cells/sxlib/nmx2_x1.al deleted file mode 100644 index 92138ed1..00000000 --- a/alliance/share/cells/sxlib/nmx2_x1.al +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H nmx2_x1,L,30/10/99 -C cmd,IN,EXTERNAL,9 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,11 -C nq,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,3,5,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00010 -T P,0.35,5.9,8,9,3,0,0.75,0.75,13.3,13.3,5.1,11.25,tr_00009 -T P,0.35,5.9,6,11,7,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00008 -T P,0.35,5.9,7,10,8,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00007 -T P,0.35,2.9,5,9,7,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00006 -T N,0.35,2.9,2,9,3,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00005 -T N,0.35,2.9,3,5,4,0,0.75,0.75,7.3,7.3,5.1,2.25,tr_00004 -T N,0.35,2.9,1,11,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00003 -T N,0.35,2.9,4,10,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,1.4,1,9,5,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 11,EXTERNAL,i1 -Q 0.00271107 -S 10,EXTERNAL,i0 -Q 0.00265635 -S 9,EXTERNAL,cmd -Q 0.00492843 -S 8,INTERNAL -Q 0 -S 7,EXTERNAL,vdd -Q 0.00384489 -S 6,INTERNAL -Q 0 -S 5,INTERNAL -Q 0.00698278 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,nq -Q 0.00270273 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00384489 -EOF diff --git a/alliance/share/cells/sxlib/nmx2_x1.ap b/alliance/share/cells/sxlib/nmx2_x1.ap deleted file mode 100644 index ffdd8fa3..00000000 --- a/alliance/share/cells/sxlib/nmx2_x1.ap +++ /dev/null @@ -1,92 +0,0 @@ -V ALLIANCE : 6 -H nmx2_x1,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 1500,2000,ref_ref,cmd_20 -R 1500,2500,ref_ref,cmd_25 -R 1500,3000,ref_ref,cmd_30 -R 1500,3500,ref_ref,cmd_35 -R 1000,1500,ref_ref,i0_15 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,3000,ref_ref,i0_30 -R 1000,3500,ref_ref,i0_35 -R 3000,1000,ref_ref,i1_10 -R 3000,1500,ref_ref,i1_15 -R 3000,2000,ref_ref,i1_20 -R 3000,2500,ref_ref,i1_25 -R 3000,3000,ref_ref,i1_30 -R 3000,3500,ref_ref,i1_35 -R 3000,4000,ref_ref,i1_40 -R 2000,3500,ref_ref,nq_35 -R 2000,3000,ref_ref,nq_30 -R 2000,2500,ref_ref,nq_25 -R 2500,1500,ref_ref,nq_15 -R 2000,2000,ref_ref,nq_20 -R 2000,1000,ref_ref,nq_10 -S 2100,950,2100,2050,200,*,UP,ALU1 -S 2050,1500,2500,1500,200,*,LEFT,ALU1 -S 3000,1000,3000,4000,100,*,DOWN,ALU1 -S 1000,1400,1200,1400,100,*,LEFT,POLY -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 300,3300,300,4200,300,*,DOWN,PDIF -S 600,600,600,1400,100,*,UP,NTRANS -S 600,1400,600,3100,100,*,DOWN,POLY -S 300,800,300,1200,300,*,UP,NDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 1200,100,1200,1400,100,*,UP,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 900,2600,1200,2600,100,*,RIGHT,POLY -S 2000,2800,2000,4700,500,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1500,2000,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,DOWN,ALU1 -S 3200,2800,3200,4700,300,*,DOWN,PDIF -S 2900,2600,2900,4900,100,*,DOWN,PTRANS -S 2900,100,2900,1400,100,*,UP,NTRANS -S 3200,300,3200,1200,300,*,UP,NDIF -S 300,4000,2500,4000,100,*,RIGHT,ALU1 -S 2500,2500,2500,4000,100,*,DOWN,ALU1 -S 2000,300,2000,1200,500,*,DOWN,NDIF -S 1550,1000,1550,1500,100,*,UP,ALU1 -S 300,1000,1550,1000,100,*,RIGHT,ALU1 -S 1700,2600,1700,4900,100,*,DOWN,PTRANS -S 1700,2000,1700,2600,100,*,UP,POLY -S 1700,100,1700,1400,100,*,UP,NTRANS -S 2300,100,2300,1400,100,*,UP,NTRANS -S 2300,1400,2300,2000,100,*,DOWN,POLY -S 600,2000,2300,2000,100,*,RIGHT,POLY -S 2300,2600,2300,4900,100,*,DOWN,PTRANS -S 2300,2600,2500,2600,100,*,RIGHT,POLY -S 2600,2800,2600,4700,200,*,UP,PDIF -S 2600,300,2600,1200,200,*,DOWN,NDIF -S 2000,1950,2000,3500,200,*,DOWN,ALU1 -S 1500,2000,1500,3500,200,cmd,DOWN,CALU1 -S 1000,1500,1000,3500,200,i0,DOWN,CALU1 -S 3000,1000,3000,4000,200,i1,DOWN,CALU1 -S 2000,2000,2000,3500,200,nq,DOWN,CALU1 -S 2000,1000,2000,1000,200,nq,LEFT,CALU1 -S 2500,1500,2500,1500,200,nq,LEFT,CALU1 -V 1500,2000,CONT_POLY,* -V 2000,3500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1000,1500,CONT_POLY,* -V 900,4500,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 3000,1500,CONT_POLY,* -V 1600,1500,CONT_POLY,* -V 900,500,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 1000,2500,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 2000,3000,CONT_DIF_P,* -V 3200,4500,CONT_DIF_P,* -V 2500,2500,CONT_POLY,* -V 3200,500,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/nmx2_x1.sym b/alliance/share/cells/sxlib/nmx2_x1.sym deleted file mode 100644 index b7abb919..00000000 Binary files a/alliance/share/cells/sxlib/nmx2_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nmx2_x1.vbe b/alliance/share/cells/sxlib/nmx2_x1.vbe deleted file mode 100644 index cd7873d4..00000000 --- a/alliance/share/cells/sxlib/nmx2_x1.vbe +++ /dev/null @@ -1,42 +0,0 @@ -ENTITY nmx2_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_cmd : NATURAL := 21; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT rdown_cmd_nq : NATURAL := 2850; - CONSTANT rdown_cmd_nq : NATURAL := 2850; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rup_cmd_nq : NATURAL := 3210; - CONSTANT rup_cmd_nq : NATURAL := 3210; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT tphl_i0_nq : NATURAL := 217; - CONSTANT tphl_i1_nq : NATURAL := 217; - CONSTANT tphl_cmd_nq : NATURAL := 218; - CONSTANT tplh_i0_nq : NATURAL := 256; - CONSTANT tplh_i1_nq : NATURAL := 256; - CONSTANT tplh_cmd_nq : NATURAL := 287; - CONSTANT tphh_cmd_nq : NATURAL := 379; - CONSTANT tpll_cmd_nq : NATURAL := 410; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - cmd : in BIT; - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nmx2_x1; - -ARCHITECTURE behaviour_data_flow OF nmx2_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nmx2_x1" - SEVERITY WARNING; - nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/nmx2_x1.vhd b/alliance/share/cells/sxlib/nmx2_x1.vhd deleted file mode 100644 index 46309893..00000000 --- a/alliance/share/cells/sxlib/nmx2_x1.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nmx2_x1 IS -PORT( - cmd : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nmx2_x1; - -ARCHITECTURE RTL OF nmx2_x1 IS -BEGIN - nq <= NOT(((i0 AND NOT(cmd)) OR (i1 AND cmd))); -END RTL; diff --git a/alliance/share/cells/sxlib/nmx2_x4.al b/alliance/share/cells/sxlib/nmx2_x4.al deleted file mode 100644 index 1af7115f..00000000 --- a/alliance/share/cells/sxlib/nmx2_x4.al +++ /dev/null @@ -1,51 +0,0 @@ -V ALLIANCE : 6 -H nmx2_x4,L,30/10/99 -C cmd,IN,EXTERNAL,7 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,6 -C nq,OUT,EXTERNAL,10 -C vdd,IN,EXTERNAL,11 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,11,8,12,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00016 -T P,0.35,2.9,3,4,13,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00015 -T P,0.35,2.9,12,7,3,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00014 -T P,0.35,2.9,4,7,11,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00013 -T P,0.35,2.9,13,6,11,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00012 -T P,0.35,2.9,11,3,9,0,0.75,0.75,7.3,7.3,10.2,11.25,tr_00011 -T P,0.35,5.9,11,9,10,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00010 -T P,0.35,5.9,10,9,11,0,0.75,0.75,13.3,13.3,15.9,11.25,tr_00009 -T N,0.35,1.4,5,8,1,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00008 -T N,0.35,1.4,3,4,5,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00007 -T N,0.35,1.4,1,7,4,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00006 -T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00005 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00004 -T N,0.35,1.4,9,3,1,0,0.75,0.75,4.3,4.3,10.2,1.5,tr_00003 -T N,0.35,2.9,10,9,1,0,0.75,0.75,7.3,7.3,14.1,2.25,tr_00002 -T N,0.35,2.9,1,9,10,0,0.75,0.75,7.3,7.3,15.9,2.25,tr_00001 -S 13,INTERNAL -Q 0 -S 12,INTERNAL -Q 0 -S 11,EXTERNAL,vdd -Q 0.00966511 -S 10,EXTERNAL,nq -Q 0.00258522 -S 9,INTERNAL -Q 0.00573596 -S 8,EXTERNAL,i0 -Q 0.00336619 -S 7,EXTERNAL,cmd -Q 0.00660261 -S 6,EXTERNAL,i1 -Q 0.00371745 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00595297 -S 3,INTERNAL -Q 0.00516493 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00807873 -EOF diff --git a/alliance/share/cells/sxlib/nmx2_x4.ap b/alliance/share/cells/sxlib/nmx2_x4.ap deleted file mode 100644 index aa630ade..00000000 --- a/alliance/share/cells/sxlib/nmx2_x4.ap +++ /dev/null @@ -1,147 +0,0 @@ -V ALLIANCE : 6 -H nmx2_x4,P,30/ 8/2000,100 -A 0,0,6000,5000 -R 3000,4000,ref_ref,i1_40 -R 3000,3500,ref_ref,i1_35 -R 3000,3000,ref_ref,i1_30 -R 3000,2500,ref_ref,i1_25 -R 3000,2000,ref_ref,i1_20 -R 3000,1500,ref_ref,i1_15 -R 3000,1000,ref_ref,i1_10 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2500,ref_ref,i0_25 -R 1000,2000,ref_ref,i0_20 -R 1000,1500,ref_ref,i0_15 -R 1500,4000,ref_ref,cmd_40 -R 1500,3500,ref_ref,cmd_35 -R 1500,3000,ref_ref,cmd_30 -R 1500,2500,ref_ref,cmd_25 -R 1500,2000,ref_ref,cmd_20 -R 1500,1500,ref_ref,cmd_15 -R 5000,4000,ref_ref,nq_40 -R 5000,3500,ref_ref,nq_35 -R 5000,2500,ref_ref,nq_25 -R 5000,1000,ref_ref,nq_10 -R 5000,3000,ref_ref,nq_30 -R 5000,2000,ref_ref,nq_20 -R 5000,1500,ref_ref,nq_15 -S 3000,1000,3000,4000,200,i1,DOWN,CALU1 -S 1000,1500,1000,4000,200,i0,DOWN,CALU1 -S 1500,1500,1500,4000,200,cmd,DOWN,CALU1 -S 5000,1000,5000,4000,200,nq,DOWN,CALU1 -S 5000,1000,5000,4000,200,*,DOWN,ALU1 -S 600,2000,2400,2000,100,*,RIGHT,POLY -S 300,1000,2500,1000,100,*,RIGHT,ALU1 -S 1000,1500,1000,4000,100,*,DOWN,ALU1 -S 300,3300,300,4200,300,*,DOWN,PDIF -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 1600,2000,1600,3100,100,*,UP,POLY -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 2400,3100,2400,4400,100,*,DOWN,PTRANS -S 1600,3100,1600,4400,100,*,DOWN,PTRANS -S 900,3300,900,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 2000,3300,2000,4200,500,*,DOWN,PDIF -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 2800,3100,2800,4400,100,*,DOWN,PTRANS -S 2500,1000,2500,2700,100,*,UP,ALU1 -S 2400,2800,2400,3100,100,*,UP,POLY -S 2800,3100,3100,3100,100,*,RIGHT,POLY -S 900,3100,1200,3100,100,*,RIGHT,POLY -S 2800,1400,3100,1400,100,*,RIGHT,POLY -S 1200,100,1200,900,100,*,UP,NTRANS -S 1600,100,1600,900,100,*,UP,NTRANS -S 600,100,600,900,100,*,UP,NTRANS -S 900,300,900,700,300,*,UP,NDIF -S 600,900,600,3100,100,*,DOWN,POLY -S 2400,100,2400,900,100,*,UP,NTRANS -S 2800,100,2800,900,100,*,UP,NTRANS -S 2400,900,2400,2000,100,*,DOWN,POLY -S 2800,900,2800,1400,100,*,DOWN,POLY -S 2000,300,2000,1600,300,*,DOWN,NDIF -S 1000,1400,1200,1400,100,*,LEFT,POLY -S 1200,900,1200,1400,100,*,DOWN,POLY -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 2000,300,2000,700,500,*,DOWN,NDIF -S 1500,4700,2500,4700,300,*,RIGHT,NTIE -S 2100,300,2100,1600,300,*,DOWN,NDIF -S 3000,1000,3000,4000,100,*,DOWN,ALU1 -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,6000,3900,2400,*,RIGHT,NWELL -S 3400,100,3400,900,100,*,UP,NTRANS -S 3100,300,3100,700,300,*,DOWN,NDIF -S 3700,300,3700,1100,300,*,DOWN,NDIF -S 300,300,300,1100,300,*,UP,NDIF -S 3400,3100,3400,4400,100,*,DOWN,PTRANS -S 3700,3300,3700,4200,300,*,DOWN,PDIF -S 3100,3300,3100,4600,300,*,DOWN,PDIF -S 3700,1000,3700,4000,100,*,DOWN,ALU1 -S 3400,900,3400,3100,100,*,DOWN,POLY -S 2000,2300,3400,2300,100,*,RIGHT,POLY -S 5600,3000,5600,4500,200,*,UP,ALU1 -S 5600,500,5600,1700,200,*,DOWN,ALU1 -S 4400,500,4400,1700,200,*,DOWN,ALU1 -S 4400,3000,4400,4500,200,*,UP,ALU1 -S 5600,2900,5600,3300,300,*,DOWN,PDIF -S 4700,100,4700,1400,100,*,UP,NTRANS -S 5000,300,5000,1200,300,*,DOWN,NDIF -S 5300,100,5300,1400,100,*,UP,NTRANS -S 5600,300,5600,1200,300,*,DOWN,NDIF -S 4400,300,4400,1200,300,*,DOWN,NDIF -S 3800,2500,5300,2500,100,*,LEFT,POLY -S 4700,1400,4700,2600,100,*,DOWN,POLY -S 4700,2600,4700,4900,100,*,DOWN,PTRANS -S 5300,1400,5300,2600,100,*,DOWN,POLY -S 5300,2600,5300,4900,100,*,DOWN,PTRANS -S 4400,2800,4400,4700,300,*,UP,PDIF -S 5600,2800,5600,4700,300,*,UP,PDIF -S 5000,2800,5000,4700,300,*,UP,PDIF -V 3000,1500,CONT_POLY,* -V 300,4700,CONT_BODY_N,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 1000,1500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 1000,3000,CONT_POLY,* -V 3000,3000,CONT_POLY,* -V 2000,1500,CONT_DIF_N,* -V 2000,3500,CONT_DIF_P,* -V 2000,4700,CONT_BODY_N,* -V 2000,4000,CONT_DIF_P,* -V 2500,2700,CONT_POLY,* -V 2000,2400,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1600,1000,CONT_POLY,* -V 1500,4700,CONT_BODY_N,* -V 2500,4700,CONT_BODY_N,* -V 3100,500,CONT_DIF_N,* -V 3700,1000,CONT_DIF_N,* -V 3100,4500,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 3700,3400,CONT_DIF_P,* -V 3700,4700,CONT_BODY_N,* -V 3800,2500,CONT_POLY,* -V 4400,1700,CONT_BODY_P,* -V 5600,1700,CONT_BODY_P,* -V 4400,3000,CONT_DIF_P,* -V 4400,4500,CONT_DIF_P,* -V 5600,3000,CONT_DIF_P,* -V 5600,4500,CONT_DIF_P,* -V 5600,4000,CONT_DIF_P,* -V 5000,3000,CONT_DIF_P,* -V 5000,4000,CONT_DIF_P,* -V 5000,3500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 4400,3500,CONT_DIF_P,* -V 5600,3500,CONT_DIF_P,* -V 4400,1000,CONT_DIF_N,* -V 4400,500,CONT_DIF_N,* -V 5600,500,CONT_DIF_N,* -V 5600,1000,CONT_DIF_N,* -V 5000,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/nmx2_x4.sym b/alliance/share/cells/sxlib/nmx2_x4.sym deleted file mode 100644 index 2f3c726d..00000000 Binary files a/alliance/share/cells/sxlib/nmx2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nmx2_x4.vbe b/alliance/share/cells/sxlib/nmx2_x4.vbe deleted file mode 100644 index b939997d..00000000 --- a/alliance/share/cells/sxlib/nmx2_x4.vbe +++ /dev/null @@ -1,42 +0,0 @@ -ENTITY nmx2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_cmd : NATURAL := 17; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT rdown_cmd_nq : NATURAL := 810; - CONSTANT rdown_cmd_nq : NATURAL := 810; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rup_cmd_nq : NATURAL := 890; - CONSTANT rup_cmd_nq : NATURAL := 890; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 610; - CONSTANT tphl_i1_nq : NATURAL := 610; - CONSTANT tphl_cmd_nq : NATURAL := 632; - CONSTANT tplh_i0_nq : NATURAL := 653; - CONSTANT tplh_i1_nq : NATURAL := 653; - CONSTANT tphh_cmd_nq : NATURAL := 688; - CONSTANT tpll_cmd_nq : NATURAL := 703; - CONSTANT tplh_cmd_nq : NATURAL := 708; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - cmd : in BIT; - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nmx2_x4; - -ARCHITECTURE behaviour_data_flow OF nmx2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nmx2_x4" - SEVERITY WARNING; - nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/nmx2_x4.vhd b/alliance/share/cells/sxlib/nmx2_x4.vhd deleted file mode 100644 index d8d2a999..00000000 --- a/alliance/share/cells/sxlib/nmx2_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nmx2_x4 IS -PORT( - cmd : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nmx2_x4; - -ARCHITECTURE RTL OF nmx2_x4 IS -BEGIN - nq <= NOT(((i0 AND NOT(cmd)) OR (i1 AND cmd))); -END RTL; diff --git a/alliance/share/cells/sxlib/nmx3_x1.al b/alliance/share/cells/sxlib/nmx3_x1.al deleted file mode 100644 index d88bd558..00000000 --- a/alliance/share/cells/sxlib/nmx3_x1.al +++ /dev/null @@ -1,65 +0,0 @@ -V ALLIANCE : 6 -H nmx3_x1,L,30/10/99 -C cmd0,IN,EXTERNAL,14 -C cmd1,IN,EXTERNAL,9 -C i0,IN,EXTERNAL,13 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,15,6,1,0,0.75,0.75,7.3,7.3,7.8,12.75,tr_00018 -T P,0.35,2.9,7,12,17,0,0.75,0.75,7.3,7.3,10.8,12.75,tr_00017 -T P,0.35,2.9,18,14,7,0,0.75,0.75,7.3,7.3,12.6,12.75,tr_00016 -T P,0.35,2.9,1,13,18,0,0.75,0.75,7.3,7.3,13.8,12.75,tr_00015 -T P,0.35,2.9,17,8,15,0,0.75,0.75,7.3,7.3,9,12.75,tr_00014 -T P,0.35,2.9,16,10,17,0,0.75,0.75,7.3,7.3,4.2,12.75,tr_00013 -T P,0.35,2.9,1,9,16,0,0.75,0.75,7.3,7.3,6,12.75,tr_00012 -T P,0.35,2,6,9,7,0,0.75,0.75,5.5,5.5,2.4,9.3,tr_00011 -T P,0.35,2,7,14,12,0,0.75,0.75,5.5,5.5,15.6,9.3,tr_00010 -T N,0.35,1.7,4,8,2,0,0.75,0.75,4.9,4.9,9,2.55,tr_00009 -T N,0.35,1.7,2,9,1,0,0.75,0.75,4.9,4.9,7.8,2.55,tr_00008 -T N,0.35,1.7,1,6,5,0,0.75,0.75,4.9,4.9,6,2.55,tr_00007 -T N,0.35,1.7,5,10,4,0,0.75,0.75,4.9,4.9,4.2,2.55,tr_00006 -T N,0.35,1.7,3,14,4,0,0.75,0.75,4.9,4.9,10.8,1.95,tr_00005 -T N,0.35,1.7,11,12,3,0,0.75,0.75,4.9,4.9,12.6,1.95,tr_00004 -T N,0.35,1.7,1,13,11,0,0.75,0.75,4.9,4.9,13.8,1.95,tr_00003 -T N,0.35,1.1,3,9,6,0,0.75,0.75,3.7,3.7,2.4,5.25,tr_00002 -T N,0.35,1.1,12,14,3,0,0.75,0.75,3.7,3.7,15.6,4.95,tr_00001 -S 18,INTERNAL -Q 0 -S 17,INTERNAL -Q 0.00170541 -S 16,INTERNAL -Q 0 -S 15,INTERNAL -Q 0 -S 14,EXTERNAL,cmd0 -Q 0.00553121 -S 13,EXTERNAL,i0 -Q 0.00386192 -S 12,INTERNAL -Q 0.0057783 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i2 -Q 0.0021309 -S 9,EXTERNAL,cmd1 -Q 0.00604152 -S 8,EXTERNAL,i1 -Q 0.0025589 -S 7,EXTERNAL,vdd -Q 0.00690363 -S 6,INTERNAL -Q 0.00547335 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00170541 -S 3,EXTERNAL,vss -Q 0.00619857 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,nq -Q 0.00696213 -EOF diff --git a/alliance/share/cells/sxlib/nmx3_x1.ap b/alliance/share/cells/sxlib/nmx3_x1.ap deleted file mode 100644 index 5a6d6e6e..00000000 --- a/alliance/share/cells/sxlib/nmx3_x1.ap +++ /dev/null @@ -1,167 +0,0 @@ -V ALLIANCE : 6 -H nmx3_x1,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 5500,1000,ref_ref,nq_10 -R 5500,3000,ref_ref,nq_30 -R 5500,2500,ref_ref,nq_25 -R 5500,2000,ref_ref,nq_20 -R 5500,1500,ref_ref,nq_15 -R 5500,3500,ref_ref,nq_35 -R 500,1500,ref_ref,cmd1_15 -R 500,2000,ref_ref,cmd1_20 -R 500,2500,ref_ref,cmd1_25 -R 500,3000,ref_ref,cmd1_30 -R 500,3500,ref_ref,cmd1_35 -R 1500,2500,ref_ref,i2_25 -R 2500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,cmd0_20 -R 3500,2500,ref_ref,cmd0_25 -R 3500,3000,ref_ref,cmd0_30 -R 4000,2000,ref_ref,i0_20 -R 4000,3000,ref_ref,i0_30 -R 4500,2500,ref_ref,i0_25 -S 1800,1500,2000,1500,300,*,RIGHT,POLY -S 4400,2000,4600,2000,300,*,RIGHT,POLY -S 4400,3000,4600,3000,300,*,RIGHT,POLY -S 1800,3500,2000,3500,300,*,RIGHT,POLY -S 4000,2000,4000,2000,200,i0,LEFT,CALU1 -S 4500,2500,4500,2500,200,i0,LEFT,CALU1 -S 4000,3000,4000,3000,200,i0,LEFT,CALU1 -S 5500,1000,5500,3500,200,nq,DOWN,CALU1 -S 500,1500,500,3500,200,cmd1,DOWN,CALU1 -S 1500,2500,1500,2500,200,i2,LEFT,CALU1 -S 2500,2500,2500,2500,200,i1,LEFT,CALU1 -S 3500,2000,3500,3000,200,cmd0,DOWN,CALU1 -S 5500,4000,5500,4700,200,*,UP,ALU1 -S 5500,2800,5500,4000,300,*,DOWN,PDIF -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,6000,3900,2400,*,RIGHT,NWELL -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 5500,500,5500,1800,300,*,DOWN,NDIF -S 3500,2000,3500,3000,100,*,DOWN,ALU1 -S 4000,2000,4400,2000,200,*,RIGHT,ALU1 -S 4000,3000,4400,3000,200,*,RIGHT,ALU1 -S 2800,1500,2800,2000,100,*,UP,ALU1 -S 2300,1500,2800,1500,100,*,RIGHT,ALU1 -S 1100,4000,3300,4000,100,*,RIGHT,ALU1 -S 1000,3000,1800,3000,100,*,LEFT,ALU1 -S 1800,2000,1900,2000,100,*,RIGHT,ALU1 -S 1800,1500,1800,2000,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 1000,1800,1000,3000,100,*,UP,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 500,4000,500,4600,200,*,UP,ALU1 -S 500,3500,1800,3500,100,*,LEFT,ALU1 -S 1100,1000,3300,1000,100,*,RIGHT,ALU1 -S 500,400,500,1000,200,*,DOWN,ALU1 -S 2600,3000,2600,3600,100,*,UP,POLY -S 3300,1500,3400,1500,100,*,LEFT,POLY -S 3600,1100,3800,1100,100,*,RIGHT,POLY -S 1800,1500,2000,1500,100,*,RIGHT,POLY -S 800,2100,800,2600,100,*,DOWN,POLY -S 500,2500,800,2500,300,*,RIGHT,POLY -S 500,1000,500,1900,300,*,DOWN,NDIF -S 2600,3600,2600,4900,100,*,UP,PTRANS -S 3900,3800,3900,4700,200,*,UP,PDIF -S 3600,3600,3600,4900,100,*,UP,PTRANS -S 4200,3600,4200,4900,100,*,UP,PTRANS -S 4900,3800,4900,4700,300,*,UP,PDIF -S 4600,3600,4600,4900,100,*,UP,PTRANS -S 3300,3800,3300,4700,200,*,UP,PDIF -S 3000,3600,3000,4900,100,*,UP,PTRANS -S 1100,3800,1100,4700,300,*,UP,PDIF -S 1400,3600,1400,4900,100,*,UP,PTRANS -S 1700,3800,1700,4700,200,*,DOWN,PDIF -S 2300,3500,2300,4700,300,*,UP,PDIF -S 2000,3600,2000,4900,100,*,UP,PTRANS -S 500,2800,500,4000,300,*,UP,PDIF -S 2000,2000,2000,3600,100,*,DOWN,POLY -S 2000,2000,2600,2000,100,*,RIGHT,POLY -S 2500,2500,3000,2500,100,*,RIGHT,POLY -S 1800,3000,2500,3000,100,*,LEFT,ALU1 -S 2800,2000,3000,2000,100,*,RIGHT,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 3400,1500,4900,1500,100,*,RIGHT,ALU1 -S 4400,3000,4600,3000,100,*,RIGHT,POLY -S 4600,3000,4600,3600,100,*,UP,POLY -S 4500,2000,4600,2000,100,*,RIGHT,POLY -S 4000,1900,4000,3300,100,*,DOWN,POLY -S 3800,1900,4000,1900,100,*,LEFT,POLY -S 3800,1100,3800,1900,100,*,DOWN,POLY -S 4000,2500,5200,2500,100,*,RIGHT,POLY -S 4000,3600,4200,3600,100,*,LEFT,POLY -S 4000,3300,4000,3600,100,*,UP,POLY -S 4400,2000,4400,3000,100,*,UP,ALU1 -S 4900,3000,5000,3000,100,*,RIGHT,ALU1 -S 5000,1800,5000,3000,100,*,DOWN,ALU1 -S 3500,2500,3900,2500,200,*,RIGHT,ALU1 -S 4900,2800,4900,3400,300,*,UP,PDIF -S 1400,1300,1400,3600,100,*,DOWN,POLY -S 2000,1300,2000,1500,100,*,DOWN,POLY -S 2600,1300,2600,2000,100,*,UP,POLY -S 3000,1300,3000,3600,100,*,DOWN,POLY -S 4200,1100,4200,1500,100,*,UP,POLY -S 3900,400,3900,900,200,*,DOWN,NDIF -S 4600,1100,4600,2000,100,*,DOWN,POLY -S 800,2600,800,3600,100,*,UP,PTRANS -S 5200,2600,5200,3600,100,*,UP,PTRANS -S 1100,2800,1100,3400,300,*,UP,PDIF -S 3000,400,3000,1300,100,*,UP,NTRANS -S 2600,400,2600,1300,100,*,UP,NTRANS -S 2000,400,2000,1300,100,*,UP,NTRANS -S 1400,400,1400,1300,100,*,UP,NTRANS -S 3600,200,3600,1100,100,*,UP,NTRANS -S 4200,200,4200,1100,100,*,UP,NTRANS -S 4600,200,4600,1100,100,*,UP,NTRANS -S 3300,400,3300,1100,300,*,DOWN,NDIF -S 2300,600,2300,1600,300,*,UP,NDIF -S 1700,600,1700,1100,200,*,DOWN,NDIF -S 1100,600,1100,1000,300,*,DOWN,NDIF -S 4900,3500,4900,4000,100,*,DOWN,ALU1 -S 3500,1500,3500,3600,100,*,UP,POLY -S 3500,3600,3600,3600,100,*,RIGHT,POLY -S 800,1400,800,2100,100,*,DOWN,NTRANS -S 1100,1600,1100,1900,300,*,UP,NDIF -S 5500,1000,5500,3500,100,*,DOWN,ALU1 -S 2300,3500,5500,3500,100,*,RIGHT,ALU1 -S 4900,1000,5500,1000,100,*,RIGHT,ALU1 -S 5200,1300,5200,2000,100,*,DOWN,NTRANS -S 5200,2000,5200,2600,100,*,DOWN,POLY -S 4900,1700,5000,1700,100,*,LEFT,ALU1 -S 4900,1500,4900,1700,300,*,DOWN,NDIF -S 4900,1500,4900,1700,200,*,DOWN,ALU1 -S 4900,400,4900,1000,300,*,UP,NDIF -V 5600,4700,CONT_BODY_N,* -V 5500,4000,CONT_DIF_P,* -V 1800,3500,CONT_POLY,* -V 4200,1500,CONT_POLY,* -V 3400,1500,CONT_POLY,* -V 1800,1500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 500,400,CONT_BODY_P,* -V 2300,1500,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 4900,1000,CONT_DIF_N,* -V 1100,1000,CONT_DIF_N,* -V 500,1000,CONT_DIF_N,* -V 3900,500,CONT_DIF_N,* -V 3300,4000,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 2300,3500,CONT_DIF_P,* -V 1100,4000,CONT_DIF_P,* -V 4900,4000,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 500,4600,CONT_BODY_N,* -V 1100,3000,CONT_DIF_P,* -V 4900,3000,CONT_DIF_P,* -V 2500,3000,CONT_POLY,* -V 4400,3000,CONT_POLY,* -V 4400,2000,CONT_POLY,* -V 5500,500,CONT_DIF_N,* -V 3900,2500,CONT_POLY,* -V 4900,1700,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/nmx3_x1.vbe b/alliance/share/cells/sxlib/nmx3_x1.vbe deleted file mode 100644 index e36e7d6f..00000000 --- a/alliance/share/cells/sxlib/nmx3_x1.vbe +++ /dev/null @@ -1,59 +0,0 @@ -ENTITY nmx3_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_cmd0 : NATURAL := 15; - CONSTANT cin_cmd1 : NATURAL := 15; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT rdown_cmd0_nq : NATURAL := 5140; - CONSTANT rdown_cmd0_nq : NATURAL := 7420; - CONSTANT rdown_cmd1_nq : NATURAL := 7420; - CONSTANT rdown_cmd1_nq : NATURAL := 7420; - CONSTANT rdown_i0_nq : NATURAL := 5140; - CONSTANT rdown_i1_nq : NATURAL := 7420; - CONSTANT rdown_i2_nq : NATURAL := 7420; - CONSTANT rup_cmd0_nq : NATURAL := 6680; - CONSTANT rup_cmd0_nq : NATURAL := 9760; - CONSTANT rup_cmd1_nq : NATURAL := 9760; - CONSTANT rup_cmd1_nq : NATURAL := 9760; - CONSTANT rup_i0_nq : NATURAL := 6680; - CONSTANT rup_i1_nq : NATURAL := 9760; - CONSTANT rup_i2_nq : NATURAL := 9760; - CONSTANT tphl_i0_nq : NATURAL := 315; - CONSTANT tphl_cmd0_nq : NATURAL := 356; - CONSTANT tphl_cmd1_nq : NATURAL := 414; - CONSTANT tphl_i1_nq : NATURAL := 429; - CONSTANT tphl_i2_nq : NATURAL := 429; - CONSTANT tplh_i0_nq : NATURAL := 441; - CONSTANT tplh_cmd0_nq : NATURAL := 495; - CONSTANT tphh_cmd1_nq : NATURAL := 519; - CONSTANT tpll_cmd1_nq : NATURAL := 520; - CONSTANT tplh_cmd1_nq : NATURAL := 566; - CONSTANT tphh_cmd0_nq : NATURAL := 582; - CONSTANT tplh_i1_nq : NATURAL := 582; - CONSTANT tplh_i2_nq : NATURAL := 582; - CONSTANT tpll_cmd0_nq : NATURAL := 586; - CONSTANT transistors : NATURAL := 18 -); -PORT ( - cmd0 : in BIT; - cmd1 : in BIT; - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nmx3_x1; - -ARCHITECTURE behaviour_data_flow OF nmx3_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nmx3_x1" - SEVERITY WARNING; - nq <= not (((not (cmd0) and i0) or (cmd0 and ((cmd1 and i1) or (not - (cmd1) and i2))))) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/nmx3_x1.vhd b/alliance/share/cells/sxlib/nmx3_x1.vhd deleted file mode 100644 index 7fe6277f..00000000 --- a/alliance/share/cells/sxlib/nmx3_x1.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nmx3_x1 IS -PORT( - cmd0 : IN STD_LOGIC; - cmd1 : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nmx3_x1; - -ARCHITECTURE RTL OF nmx3_x1 IS -BEGIN - nq <= NOT(((NOT(cmd0) AND i0) OR (cmd0 AND ((cmd1 AND i1) OR (NOT(cmd1) AND i2))))); -END RTL; diff --git a/alliance/share/cells/sxlib/nmx3_x4.al b/alliance/share/cells/sxlib/nmx3_x4.al deleted file mode 100644 index eec6d89f..00000000 --- a/alliance/share/cells/sxlib/nmx3_x4.al +++ /dev/null @@ -1,75 +0,0 @@ -V ALLIANCE : 6 -H nmx3_x4,L,30/10/99 -C cmd0,IN,EXTERNAL,15 -C cmd1,IN,EXTERNAL,8 -C i0,IN,EXTERNAL,14 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,1 -T P,0.35,2,7,15,11,0,0.75,0.75,5.5,5.5,15.3,9.3,tr_00024 -T P,0.35,2,2,8,7,0,0.75,0.75,5.5,5.5,2.1,9.3,tr_00023 -T P,0.35,5.9,12,16,7,0,0.75,0.75,13.3,13.3,17.1,11.25,tr_00022 -T P,0.35,2.9,3,8,18,0,0.75,0.75,7.3,7.3,5.7,12.75,tr_00021 -T P,0.35,2.9,18,10,17,0,0.75,0.75,7.3,7.3,3.9,12.75,tr_00020 -T P,0.35,2.9,17,9,19,0,0.75,0.75,7.3,7.3,8.7,12.75,tr_00019 -T P,0.35,2.9,3,14,20,0,0.75,0.75,7.3,7.3,13.5,12.75,tr_00018 -T P,0.35,2.9,20,15,7,0,0.75,0.75,7.3,7.3,12.3,12.75,tr_00017 -T P,0.35,2.9,7,11,17,0,0.75,0.75,7.3,7.3,10.5,12.75,tr_00016 -T P,0.35,2.9,19,2,3,0,0.75,0.75,7.3,7.3,7.5,12.75,tr_00015 -T P,0.35,5.9,7,16,12,0,0.75,0.75,13.3,13.3,18.9,11.25,tr_00014 -T P,0.35,2.9,16,3,7,0,0.75,0.75,7.3,7.3,20.7,9.75,tr_00013 -T N,0.35,1.1,1,8,2,0,0.75,0.75,3.7,3.7,2.1,5.25,tr_00012 -T N,0.35,1.1,11,15,1,0,0.75,0.75,3.7,3.7,15.3,4.95,tr_00011 -T N,0.35,1.7,1,15,6,0,0.75,0.75,4.9,4.9,10.5,1.95,tr_00010 -T N,0.35,1.7,4,10,6,0,0.75,0.75,4.9,4.9,3.9,2.55,tr_00009 -T N,0.35,1.7,6,9,5,0,0.75,0.75,4.9,4.9,8.7,2.55,tr_00008 -T N,0.35,1.7,3,14,13,0,0.75,0.75,4.9,4.9,13.5,1.95,tr_00007 -T N,0.35,1.7,13,11,1,0,0.75,0.75,4.9,4.9,12.3,1.95,tr_00006 -T N,0.35,1.7,3,2,4,0,0.75,0.75,4.9,4.9,5.7,2.55,tr_00005 -T N,0.35,1.7,5,8,3,0,0.75,0.75,4.9,4.9,7.5,2.55,tr_00004 -T N,0.35,2.9,12,16,1,0,0.75,0.75,7.3,7.3,18.9,2.55,tr_00003 -T N,0.35,1.4,1,3,16,0,0.75,0.75,4.3,4.3,20.7,3.3,tr_00002 -T N,0.35,2.9,1,16,12,0,0.75,0.75,7.3,7.3,17.1,2.55,tr_00001 -S 20,INTERNAL -Q 0 -S 19,INTERNAL -Q 0 -S 18,INTERNAL -Q 0 -S 17,INTERNAL -Q 0.00170541 -S 16,INTERNAL -Q 0.00532834 -S 15,EXTERNAL,cmd0 -Q 0.00547246 -S 14,EXTERNAL,i0 -Q 0.00397942 -S 13,INTERNAL -Q 0 -S 12,EXTERNAL,nq -Q 0.00232082 -S 11,INTERNAL -Q 0.00589104 -S 10,EXTERNAL,i2 -Q 0.0021309 -S 9,EXTERNAL,i1 -Q 0.0025589 -S 8,EXTERNAL,cmd1 -Q 0.00604152 -S 7,EXTERNAL,vdd -Q 0.00916191 -S 6,INTERNAL -Q 0.00170541 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.0105263 -S 2,INTERNAL -Q 0.00586794 -S 1,EXTERNAL,vss -Q 0.00757552 -EOF diff --git a/alliance/share/cells/sxlib/nmx3_x4.ap b/alliance/share/cells/sxlib/nmx3_x4.ap deleted file mode 100644 index 2c669cc9..00000000 --- a/alliance/share/cells/sxlib/nmx3_x4.ap +++ /dev/null @@ -1,209 +0,0 @@ -V ALLIANCE : 6 -H nmx3_x4,P, 6/ 9/2000,100 -A 0,0,7500,5000 -R 500,1500,ref_ref,cmd1_15 -R 500,2000,ref_ref,cmd1_20 -R 500,2500,ref_ref,cmd1_25 -R 500,3000,ref_ref,cmd1_30 -R 500,3500,ref_ref,cmd1_35 -R 1500,2500,ref_ref,i2_25 -R 2500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,cmd0_20 -R 3500,2500,ref_ref,cmd0_25 -R 3500,3000,ref_ref,cmd0_30 -R 4000,2000,ref_ref,i0_20 -R 4000,3000,ref_ref,i0_30 -R 4500,2500,ref_ref,i0_25 -R 6000,1500,ref_ref,nq_15 -R 6000,2500,ref_ref,nq_25 -R 6000,3000,ref_ref,nq_30 -R 6000,3500,ref_ref,nq_35 -R 6000,4000,ref_ref,nq_40 -R 6000,2000,ref_ref,nq_20 -S 4300,2000,4500,2000,300,*,RIGHT,POLY -S 4300,3000,4500,3000,300,*,RIGHT,POLY -S 1300,2500,1500,2500,300,*,RIGHT,POLY -S 1700,1500,1900,1500,300,*,RIGHT,POLY -S 1700,3500,1900,3500,300,*,RIGHT,POLY -S 500,3500,1700,3500,100,*,LEFT,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 4000,2000,4000,2000,200,i0,LEFT,CALU1 -S 4000,3000,4000,3000,200,i0,LEFT,CALU1 -S 4500,2500,4500,2500,200,i0,LEFT,CALU1 -S 500,1500,500,3500,200,cmd1,DOWN,CALU1 -S 1500,2500,1500,2500,200,i2,LEFT,CALU1 -S 2500,2500,2500,2500,200,i1,LEFT,CALU1 -S 3500,2000,3500,3000,200,cmd0,DOWN,CALU1 -S 6000,1500,6000,4000,200,nq,DOWN,CALU1 -S 4800,400,4800,1000,300,*,UP,NDIF -S 4800,1500,4800,1700,200,*,DOWN,ALU1 -S 400,4000,400,4600,200,*,UP,ALU1 -S 4800,3500,4800,4000,100,*,DOWN,ALU1 -S 4300,2000,4300,3000,100,*,UP,ALU1 -S 1000,4000,3200,4000,100,*,RIGHT,ALU1 -S 2200,1500,2700,1500,100,*,RIGHT,ALU1 -S 3300,1500,4800,1500,100,*,RIGHT,ALU1 -S 1700,3000,2400,3000,100,*,LEFT,ALU1 -S 6600,3000,6600,4600,200,*,UP,ALU1 -S 1700,1500,1700,2000,100,*,UP,ALU1 -S 2700,1500,2700,2000,100,*,UP,ALU1 -S 400,400,400,1000,200,*,DOWN,ALU1 -S 1000,1000,3200,1000,100,*,RIGHT,ALU1 -S 1900,1300,1900,1500,100,*,DOWN,POLY -S 1300,1300,1300,3600,100,*,DOWN,POLY -S 3900,3300,3900,3600,100,*,UP,POLY -S 3900,3600,4100,3600,100,*,LEFT,POLY -S 4500,1100,4500,2000,100,*,DOWN,POLY -S 5100,2000,5100,2600,100,*,DOWN,POLY -S 3400,3600,3500,3600,100,*,RIGHT,POLY -S 3400,1500,3400,3600,100,*,UP,POLY -S 3900,1900,3900,3300,100,*,DOWN,POLY -S 4400,2000,4500,2000,100,*,RIGHT,POLY -S 4500,3000,4500,3600,100,*,UP,POLY -S 4300,3000,4500,3000,100,*,RIGHT,POLY -S 2400,2500,2900,2500,100,*,RIGHT,POLY -S 4100,1100,4100,1500,100,*,UP,POLY -S 2900,1300,2900,3600,100,*,DOWN,POLY -S 2500,1300,2500,2000,100,*,UP,POLY -S 3500,1100,3700,1100,100,*,RIGHT,POLY -S 3200,1500,3300,1500,100,*,LEFT,POLY -S 2500,3000,2500,3600,100,*,UP,POLY -S 1900,2000,2500,2000,100,*,RIGHT,POLY -S 1900,2000,1900,3600,100,*,DOWN,POLY -S 3900,2500,5100,2500,100,*,RIGHT,POLY -S 3700,1100,3700,1900,100,*,DOWN,POLY -S 3700,1900,3900,1900,100,*,LEFT,POLY -S 400,2500,700,2500,300,*,RIGHT,POLY -S 700,2100,700,2600,100,*,DOWN,POLY -S 1700,1500,1900,1500,100,*,RIGHT,POLY -S 1000,1600,1000,1900,300,*,UP,NDIF -S 700,1400,700,2100,100,*,DOWN,NTRANS -S 4800,1500,4800,1700,300,*,DOWN,NDIF -S 5100,1300,5100,2000,100,*,DOWN,NTRANS -S 1000,600,1000,1000,300,*,DOWN,NDIF -S 1600,600,1600,1100,200,*,DOWN,NDIF -S 2200,600,2200,1600,300,*,UP,NDIF -S 3200,400,3200,1100,300,*,DOWN,NDIF -S 3500,200,3500,1100,100,*,UP,NTRANS -S 1300,400,1300,1300,100,*,UP,NTRANS -S 2900,400,2900,1300,100,*,UP,NTRANS -S 3800,400,3800,900,200,*,DOWN,NDIF -S 4500,200,4500,1100,100,*,UP,NTRANS -S 4100,200,4100,1100,100,*,UP,NTRANS -S 1900,400,1900,1300,100,*,UP,NTRANS -S 2500,400,2500,1300,100,*,UP,NTRANS -S 400,1000,400,1900,300,*,DOWN,NDIF -S 1000,2800,1000,3400,300,*,UP,PDIF -S 5100,2600,5100,3600,100,*,UP,PTRANS -S 700,2600,700,3600,100,*,UP,PTRANS -S 4800,2800,4800,3400,300,*,UP,PDIF -S 6000,2800,6000,4700,300,*,UP,PDIF -S 5400,2800,5400,4600,300,*,DOWN,PDIF -S 5700,2600,5700,4900,100,*,UP,PTRANS -S 1900,3600,1900,4900,100,*,UP,PTRANS -S 2200,3500,2200,4700,300,*,UP,PDIF -S 1600,3800,1600,4700,200,*,DOWN,PDIF -S 1300,3600,1300,4900,100,*,UP,PTRANS -S 1000,3800,1000,4700,300,*,UP,PDIF -S 2900,3600,2900,4900,100,*,UP,PTRANS -S 3200,3800,3200,4700,200,*,UP,PDIF -S 4500,3600,4500,4900,100,*,UP,PTRANS -S 4800,3800,4800,4700,300,*,UP,PDIF -S 4100,3600,4100,4900,100,*,UP,PTRANS -S 3500,3600,3500,4900,100,*,UP,PTRANS -S 3800,3800,3800,4700,200,*,UP,PDIF -S 2500,3600,2500,4900,100,*,UP,PTRANS -S 6300,2600,6300,4900,100,*,UP,PTRANS -S 6600,2800,6600,4700,300,*,UP,PDIF -S 400,2800,400,4000,300,*,UP,PDIF -S 1000,1800,1000,3000,100,*,UP,ALU1 -S 1000,3000,1700,3000,100,*,LEFT,ALU1 -S 3500,2000,3500,3000,100,*,DOWN,ALU1 -S 4000,3000,4300,3000,200,*,RIGHT,ALU1 -S 4000,2000,4300,2000,200,*,RIGHT,ALU1 -S 4300,2500,4500,2500,200,*,LEFT,ALU1 -S 5500,1000,5500,3500,100,*,DOWN,ALU1 -S 4800,1000,5500,1000,100,*,RIGHT,ALU1 -S 2200,3500,5500,3500,100,*,RIGHT,ALU1 -S 4800,1750,5000,1750,100,*,LEFT,ALU1 -S 4800,2950,5000,2950,100,*,RIGHT,ALU1 -S 5000,1750,5000,2950,100,*,DOWN,ALU1 -S 3500,2500,3800,2500,200,*,RIGHT,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 2700,2000,3000,2000,100,*,RIGHT,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 1700,2000,2000,2000,100,*,RIGHT,ALU1 -S 2000,2950,2400,2950,100,*,RIGHT,ALU1 -S 0,300,7500,300,600,vss,RIGHT,CALU1 -S 0,3900,7500,3900,2400,*,RIGHT,NWELL -S 0,4700,7500,4700,600,vdd,RIGHT,CALU1 -S 6900,2600,6900,3900,100,*,UP,PTRANS -S 7200,2800,7200,3700,300,*,DOWN,PDIF -S 6700,2500,6700,2600,100,*,UP,POLY -S 6700,2600,6900,2600,100,*,RIGHT,POLY -S 6300,1400,6300,2600,100,*,DOWN,POLY -S 6700,1500,6700,1600,100,*,UP,POLY -S 6700,1500,6900,1500,100,*,LEFT,POLY -S 7200,900,7200,1300,300,*,DOWN,NDIF -S 6300,200,6300,1500,100,*,DOWN,NTRANS -S 6600,400,6600,1300,300,*,DOWN,NDIF -S 6900,700,6900,1500,100,*,DOWN,NTRANS -S 5700,200,5700,1500,100,*,DOWN,NTRANS -S 5500,1000,6700,1000,100,*,RIGHT,ALU1 -S 6700,1000,6700,2500,100,*,UP,ALU1 -S 5400,500,5400,1800,300,*,DOWN,NDIF -S 6000,1450,6000,4000,200,*,DOWN,ALU1 -S 5700,1500,5700,2600,100,*,DOWN,POLY -S 5700,2100,7200,2100,100,*,RIGHT,POLY -S 7200,1100,7200,3500,100,*,DOWN,ALU1 -S 6000,400,6000,1500,300,*,UP,NDIF -V 3800,2500,CONT_POLY,* -V 4300,2000,CONT_POLY,* -V 4300,3000,CONT_POLY,* -V 1700,1500,CONT_POLY,* -V 3300,1500,CONT_POLY,* -V 4100,1500,CONT_POLY,* -V 1700,3500,CONT_POLY,* -V 2400,3000,CONT_POLY,* -V 400,2500,CONT_POLY,* -V 400,400,CONT_BODY_P,* -V 4800,1700,CONT_DIF_N,* -V 1000,1800,CONT_DIF_N,* -V 1000,1800,CONT_DIF_N,* -V 2200,1500,CONT_DIF_N,* -V 5400,500,CONT_DIF_N,* -V 3800,500,CONT_DIF_N,* -V 1000,1000,CONT_DIF_N,* -V 4800,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 400,1000,CONT_DIF_N,* -V 1000,3000,CONT_DIF_P,* -V 6600,3000,CONT_DIF_P,* -V 6600,3500,CONT_DIF_P,* -V 6600,4000,CONT_DIF_P,* -V 6000,3000,CONT_DIF_P,* -V 6000,4000,CONT_DIF_P,* -V 6000,3500,CONT_DIF_P,* -V 5400,4600,CONT_DIF_P,* -V 4800,3000,CONT_DIF_P,* -V 6600,4600,CONT_DIF_P,* -V 4800,4000,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 2200,3500,CONT_DIF_P,* -V 3800,4500,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 400,4600,CONT_BODY_N,* -V 400,4000,CONT_DIF_P,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 7200,3000,CONT_DIF_P,* -V 7200,3500,CONT_DIF_P,* -V 6700,2500,CONT_POLY,* -V 7200,2100,CONT_POLY,* -V 6700,1600,CONT_POLY,* -V 7200,400,CONT_BODY_P,* -V 7200,1100,CONT_DIF_N,* -V 6600,500,CONT_DIF_N,* -V 6000,1500,CONT_DIF_N,* -V 7200,4600,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/nmx3_x4.vbe b/alliance/share/cells/sxlib/nmx3_x4.vbe deleted file mode 100644 index 1db2d242..00000000 --- a/alliance/share/cells/sxlib/nmx3_x4.vbe +++ /dev/null @@ -1,59 +0,0 @@ -ENTITY nmx3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3750; - CONSTANT cin_cmd0 : NATURAL := 15; - CONSTANT cin_cmd1 : NATURAL := 15; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT rdown_cmd0_nq : NATURAL := 810; - CONSTANT rdown_cmd0_nq : NATURAL := 810; - CONSTANT rdown_cmd1_nq : NATURAL := 810; - CONSTANT rdown_cmd1_nq : NATURAL := 810; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rup_cmd0_nq : NATURAL := 890; - CONSTANT rup_cmd0_nq : NATURAL := 890; - CONSTANT rup_cmd1_nq : NATURAL := 890; - CONSTANT rup_cmd1_nq : NATURAL := 890; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 748; - CONSTANT tphl_cmd0_nq : NATURAL := 790; - CONSTANT tphl_cmd1_nq : NATURAL := 866; - CONSTANT tphl_i1_nq : NATURAL := 869; - CONSTANT tphl_i2_nq : NATURAL := 869; - CONSTANT tplh_i0_nq : NATURAL := 900; - CONSTANT tplh_cmd0_nq : NATURAL := 936; - CONSTANT tpll_cmd1_nq : NATURAL := 952; - CONSTANT tphh_cmd1_nq : NATURAL := 981; - CONSTANT tpll_cmd0_nq : NATURAL := 993; - CONSTANT tphh_cmd0_nq : NATURAL := 1041; - CONSTANT tplh_cmd1_nq : NATURAL := 1048; - CONSTANT tplh_i1_nq : NATURAL := 1053; - CONSTANT tplh_i2_nq : NATURAL := 1053; - CONSTANT transistors : NATURAL := 24 -); -PORT ( - cmd0 : in BIT; - cmd1 : in BIT; - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nmx3_x4; - -ARCHITECTURE behaviour_data_flow OF nmx3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nmx3_x4" - SEVERITY WARNING; - nq <= not (((not (cmd0) and i0) or (cmd0 and ((cmd1 and i1) or (not - (cmd1) and i2))))) after 1700 ps; -END; diff --git a/alliance/share/cells/sxlib/nmx3_x4.vhd b/alliance/share/cells/sxlib/nmx3_x4.vhd deleted file mode 100644 index ae619dda..00000000 --- a/alliance/share/cells/sxlib/nmx3_x4.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nmx3_x4 IS -PORT( - cmd0 : IN STD_LOGIC; - cmd1 : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nmx3_x4; - -ARCHITECTURE RTL OF nmx3_x4 IS -BEGIN - nq <= NOT(((NOT(cmd0) AND i0) OR (cmd0 AND ((cmd1 AND i1) OR (NOT(cmd1) AND i2))))); -END RTL; diff --git a/alliance/share/cells/sxlib/no2_x1.al b/alliance/share/cells/sxlib/no2_x1.al deleted file mode 100644 index 827dc1ee..00000000 --- a/alliance/share/cells/sxlib/no2_x1.al +++ /dev/null @@ -1,24 +0,0 @@ -V ALLIANCE : 6 -H no2_x1,L,30/10/99 -C i0,IN,EXTERNAL,5 -C i1,IN,EXTERNAL,6 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,4,6,2,0,0.75,0.75,13.3,13.3,3,11.25,tr_00004 -T P,0.35,5.9,3,5,4,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00003 -T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,3.9,3,tr_00002 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,2.1,3,tr_00001 -S 6,EXTERNAL,i1 -Q 0.00303982 -S 5,EXTERNAL,i0 -Q 0.00343734 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vdd -Q 0.0026442 -S 2,EXTERNAL,nq -Q 0.00305526 -S 1,EXTERNAL,vss -Q 0.00299673 -EOF diff --git a/alliance/share/cells/sxlib/no2_x1.ap b/alliance/share/cells/sxlib/no2_x1.ap deleted file mode 100644 index 2adf55c9..00000000 --- a/alliance/share/cells/sxlib/no2_x1.ap +++ /dev/null @@ -1,61 +0,0 @@ -V ALLIANCE : 6 -H no2_x1,P,30/ 8/2000,100 -A 0,0,2000,5000 -R 1500,4000,ref_ref,i0_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 500,1500,ref_ref,nq_15 -R 500,2000,ref_ref,nq_20 -R 500,2500,ref_ref,nq_25 -R 500,3000,ref_ref,nq_30 -R 500,3500,ref_ref,nq_35 -R 500,4000,ref_ref,nq_40 -R 500,1000,ref_ref,nq_10 -R 1500,1000,ref_ref,i0_10 -S 1000,1500,1000,4000,200,i1,DOWN,CALU1 -S 500,1000,500,4000,200,nq,DOWN,CALU1 -S 1500,1000,1500,4000,200,i0,DOWN,CALU1 -S 0,3900,2000,3900,2400,*,RIGHT,NWELL -S 500,2800,500,4200,300,*,DOWN,PDIF -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 700,2800,700,4200,300,*,DOWN,PDIF -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 0,4700,2000,4700,600,vdd,RIGHT,CALU1 -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 0,300,2000,300,600,vss,RIGHT,CALU1 -S 1700,2800,1700,4700,300,*,UP,PDIF -S 700,2400,1000,2400,100,*,LEFT,POLY -S 1300,1900,1500,1900,100,*,LEFT,POLY -S 700,1400,700,2400,100,*,DOWN,POLY -S 400,400,400,1200,300,*,UP,NDIF -S 1600,400,1600,1200,300,*,UP,NDIF -S 1300,600,1300,1400,100,*,DOWN,NTRANS -S 1000,800,1000,1200,300,*,UP,NDIF -S 700,600,700,1400,100,*,DOWN,NTRANS -S 1400,2050,1400,2600,100,*,DOWN,POLY -S 1300,1400,1300,2000,100,*,UP,POLY -S 450,1000,1000,1000,200,*,LEFT,ALU1 -S 500,950,500,4000,200,*,DOWN,ALU1 -V 500,4000,CONT_DIF_P,* -V 500,3500,CONT_DIF_P,* -V 500,3000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 1700,4500,CONT_DIF_P,* -V 1000,300,CONT_BODY_P,* -V 1000,1000,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 1600,500,CONT_DIF_N,* -V 1000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/no2_x1.sym b/alliance/share/cells/sxlib/no2_x1.sym deleted file mode 100644 index 0736b807..00000000 Binary files a/alliance/share/cells/sxlib/no2_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no2_x1.vbe b/alliance/share/cells/sxlib/no2_x1.vbe deleted file mode 100644 index 37a91f3f..00000000 --- a/alliance/share/cells/sxlib/no2_x1.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY no2_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1000; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT rdown_i0_nq : NATURAL := 3640; - CONSTANT rdown_i1_nq : NATURAL := 3640; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT tplh_i0_nq : NATURAL := 121; - CONSTANT tplh_i1_nq : NATURAL := 161; - CONSTANT tphl_i1_nq : NATURAL := 193; - CONSTANT tphl_i0_nq : NATURAL := 298; - CONSTANT transistors : NATURAL := 4 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no2_x1; - -ARCHITECTURE behaviour_data_flow OF no2_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no2_x1" - SEVERITY WARNING; - nq <= not ((i0 or i1)) after 900 ps; -END; diff --git a/alliance/share/cells/sxlib/no2_x1.vhd b/alliance/share/cells/sxlib/no2_x1.vhd deleted file mode 100644 index 095b74bf..00000000 --- a/alliance/share/cells/sxlib/no2_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no2_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no2_x1; - -ARCHITECTURE RTL OF no2_x1 IS -BEGIN - nq <= NOT((i0 OR i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/no2_x4.al b/alliance/share/cells/sxlib/no2_x4.al deleted file mode 100644 index 368b9380..00000000 --- a/alliance/share/cells/sxlib/no2_x4.al +++ /dev/null @@ -1,34 +0,0 @@ -V ALLIANCE : 6 -H no2_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,3,11.25,tr_00010 -T P,0.35,5.9,5,7,1,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00009 -T P,0.35,5.9,3,6,4,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00008 -T P,0.35,5.9,4,6,3,0,0.75,0.75,13.3,13.3,5.1,11.25,tr_00007 -T P,0.35,2.9,4,1,6,0,0.75,0.75,7.3,7.3,8.7,9.75,tr_00006 -T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00005 -T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 -T N,0.35,1.4,6,1,2,0,0.75,0.75,4.3,4.3,8.7,3,tr_00003 -T N,0.35,2.9,2,6,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00002 -T N,0.35,2.9,3,6,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 8,EXTERNAL,i0 -Q 0.00275797 -S 7,EXTERNAL,i1 -Q 0.00260759 -S 6,INTERNAL -Q 0.00628215 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00384489 -S 3,EXTERNAL,nq -Q 0.00214456 -S 2,EXTERNAL,vss -Q 0.0046087 -S 1,INTERNAL -Q 0.00676363 -EOF diff --git a/alliance/share/cells/sxlib/no2_x4.ap b/alliance/share/cells/sxlib/no2_x4.ap deleted file mode 100644 index 8e38eb36..00000000 --- a/alliance/share/cells/sxlib/no2_x4.ap +++ /dev/null @@ -1,89 +0,0 @@ -V ALLIANCE : 6 -H no2_x4,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 2000,1000,ref_ref,nq_10 -R 500,3500,ref_ref,i1_35 -R 500,3000,ref_ref,i1_30 -R 500,2500,ref_ref,i1_25 -R 500,2000,ref_ref,i1_20 -R 500,1500,ref_ref,i1_15 -R 1000,1500,ref_ref,i0_15 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,3000,ref_ref,i0_30 -R 1000,3500,ref_ref,i0_35 -R 2000,3500,ref_ref,nq_35 -R 2000,3000,ref_ref,nq_30 -R 2000,2500,ref_ref,nq_25 -R 2000,2000,ref_ref,nq_20 -R 2000,1500,ref_ref,nq_15 -S 500,1500,500,3500,200,i1,DOWN,CALU1 -S 1000,1500,1000,3500,200,i0,DOWN,CALU1 -S 2000,1000,2000,3500,200,nq,DOWN,CALU1 -S 300,500,300,1000,200,*,DOWN,ALU1 -S 2000,950,2000,3500,200,*,DOWN,ALU1 -S 3200,3000,3200,3500,100,*,DOWN,ALU1 -S 900,2400,1200,2400,100,*,LEFT,POLY -S 1200,1400,1200,2400,100,*,UP,POLY -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,1000,1500,1000,100,*,LEFT,ALU1 -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 600,600,600,1400,100,*,DOWN,NTRANS -S 300,400,300,1200,300,*,UP,NDIF -S 600,1400,600,2600,100,*,DOWN,POLY -S 1300,2800,1300,4700,300,*,DOWN,PDIF -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 300,2800,300,4700,300,*,DOWN,PDIF -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 2500,2000,3200,2000,100,*,RIGHT,ALU1 -S 2600,2500,2900,2500,300,*,RIGHT,POLY -S 1700,2000,2600,2000,300,*,RIGHT,POLY -S 1800,1400,1800,2100,100,*,DOWN,POLY -S 1700,1900,1700,2600,100,*,UP,POLY -S 2300,1900,2300,2600,100,*,DOWN,POLY -S 2400,1400,2400,2100,100,*,UP,POLY -S 2700,2500,2700,4000,100,*,DOWN,ALU1 -S 2900,1400,2900,2600,100,*,DOWN,POLY -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 500,1500,500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 2600,300,2600,1200,300,*,DOWN,NDIF -S 2900,600,2900,1400,100,*,UP,NTRANS -S 3200,800,3200,1200,300,*,DOWN,NDIF -S 3200,2800,3200,3700,300,*,UP,PDIF -S 2300,2600,2300,4900,100,*,DOWN,PTRANS -S 1700,2600,1700,4900,100,*,DOWN,PTRANS -S 2000,2800,2000,4700,300,*,UP,PDIF -S 2600,2800,2600,4700,300,*,UP,PDIF -S 2900,2600,2900,3900,100,*,DOWN,PTRANS -S 1400,2800,1400,4700,300,*,UP,PDIF -S 3200,1000,3200,3000,100,*,UP,ALU1 -S 2400,100,2400,1400,100,*,UP,NTRANS -S 1800,100,1800,1400,100,*,UP,NTRANS -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -V 300,1000,CONT_DIF_N,* -V 3200,3500,CONT_DIF_P,* -V 1500,400,CONT_DIF_N,* -V 900,300,CONT_BODY_P,* -V 900,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 300,4000,CONT_DIF_P,* -V 2500,2000,CONT_POLY,* -V 2100,1000,CONT_DIF_N,* -V 1000,2500,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 3200,1000,CONT_DIF_N,* -V 1400,4500,CONT_DIF_P,* -V 2600,4500,CONT_DIF_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,4700,CONT_BODY_N,* -V 2700,2500,CONT_POLY,* -V 2700,300,CONT_DIF_N,* -V 2000,3000,CONT_DIF_P,* -V 2000,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/no2_x4.sym b/alliance/share/cells/sxlib/no2_x4.sym deleted file mode 100644 index dfc6d710..00000000 Binary files a/alliance/share/cells/sxlib/no2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no2_x4.vbe b/alliance/share/cells/sxlib/no2_x4.vbe deleted file mode 100644 index 5060db0e..00000000 --- a/alliance/share/cells/sxlib/no2_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY no2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tplh_i0_nq : NATURAL := 447; - CONSTANT tplh_i1_nq : NATURAL := 504; - CONSTANT tphl_i1_nq : NATURAL := 522; - CONSTANT tphl_i0_nq : NATURAL := 618; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no2_x4; - -ARCHITECTURE behaviour_data_flow OF no2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no2_x4" - SEVERITY WARNING; - nq <= not ((i0 or i1)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/no2_x4.vhd b/alliance/share/cells/sxlib/no2_x4.vhd deleted file mode 100644 index 43e59322..00000000 --- a/alliance/share/cells/sxlib/no2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no2_x4; - -ARCHITECTURE RTL OF no2_x4 IS -BEGIN - nq <= NOT((i0 OR i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/no3_x1.al b/alliance/share/cells/sxlib/no3_x1.al deleted file mode 100644 index ff99b0b4..00000000 --- a/alliance/share/cells/sxlib/no3_x1.al +++ /dev/null @@ -1,31 +0,0 @@ -V ALLIANCE : 6 -H no3_x1,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,8 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,5,6,3,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00006 -T P,0.35,5.9,3,7,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00005 -T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00004 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,1.4,2,6,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 -S 8,EXTERNAL,i2 -Q 0.00361086 -S 7,EXTERNAL,i1 -Q 0.00317863 -S 6,EXTERNAL,i0 -Q 0.0032596 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00298567 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.0033382 -S 1,EXTERNAL,nq -Q 0.00381907 -EOF diff --git a/alliance/share/cells/sxlib/no3_x1.ap b/alliance/share/cells/sxlib/no3_x1.ap deleted file mode 100644 index 7d5a3e3c..00000000 --- a/alliance/share/cells/sxlib/no3_x1.ap +++ /dev/null @@ -1,78 +0,0 @@ -V ALLIANCE : 6 -H no3_x1,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 2000,1000,ref_ref,i2_10 -R 500,4000,ref_ref,nq_40 -R 500,3500,ref_ref,nq_35 -R 500,3000,ref_ref,nq_30 -R 500,2500,ref_ref,nq_25 -R 500,2000,ref_ref,nq_20 -R 500,1500,ref_ref,nq_15 -R 1000,4000,ref_ref,i1_40 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,1500,ref_ref,i0_15 -R 1500,2000,ref_ref,i0_20 -R 1500,2500,ref_ref,i0_25 -R 1500,3000,ref_ref,i0_30 -R 1500,3500,ref_ref,i0_35 -R 1500,4000,ref_ref,i0_40 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 2000,4000,ref_ref,i2_40 -R 500,1000,ref_ref,nq_10 -S 1000,1500,1000,4000,200,i1,DOWN,CALU1 -S 1500,1500,1500,4000,200,i0,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 500,1000,500,4000,200,nq,DOWN,CALU1 -S 300,1000,500,1000,200,*,RIGHT,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 1500,800,1500,1200,300,*,UP,NDIF -S 2100,400,2100,1200,300,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 900,400,900,1200,300,*,UP,NDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 600,600,600,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 700,2800,700,4200,300,*,DOWN,PDIF -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 500,2800,500,4200,300,*,DOWN,PDIF -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 600,2400,1100,2400,100,*,LEFT,POLY -S 600,1400,600,2400,100,*,DOWN,POLY -S 1400,2000,1400,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1200,1900,1600,1900,100,*,LEFT,POLY -S 1200,1400,1200,1900,100,*,DOWN,POLY -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 300,1000,1500,1000,200,*,LEFT,ALU1 -S 500,1000,500,4000,200,*,DOWN,ALU1 -V 2100,500,CONT_DIF_N,* -V 1500,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2100,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 500,3000,CONT_DIF_P,* -V 500,3500,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 1000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/no3_x1.sym b/alliance/share/cells/sxlib/no3_x1.sym deleted file mode 100644 index ca5f63b1..00000000 Binary files a/alliance/share/cells/sxlib/no3_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no3_x1.vbe b/alliance/share/cells/sxlib/no3_x1.vbe deleted file mode 100644 index 6711f8b1..00000000 --- a/alliance/share/cells/sxlib/no3_x1.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY no3_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT cin_i2 : NATURAL := 12; - CONSTANT rdown_i0_nq : NATURAL := 3640; - CONSTANT rdown_i1_nq : NATURAL := 3640; - CONSTANT rdown_i2_nq : NATURAL := 3640; - CONSTANT rup_i0_nq : NATURAL := 4690; - CONSTANT rup_i1_nq : NATURAL := 4690; - CONSTANT rup_i2_nq : NATURAL := 4690; - CONSTANT tplh_i2_nq : NATURAL := 192; - CONSTANT tphl_i1_nq : NATURAL := 215; - CONSTANT tplh_i1_nq : NATURAL := 243; - CONSTANT tplh_i0_nq : NATURAL := 246; - CONSTANT tphl_i0_nq : NATURAL := 318; - CONSTANT tphl_i2_nq : NATURAL := 407; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no3_x1; - -ARCHITECTURE behaviour_data_flow OF no3_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no3_x1" - SEVERITY WARNING; - nq <= not (((i0 or i1) or i2)) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/no3_x1.vhd b/alliance/share/cells/sxlib/no3_x1.vhd deleted file mode 100644 index 9ba7168a..00000000 --- a/alliance/share/cells/sxlib/no3_x1.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no3_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no3_x1; - -ARCHITECTURE RTL OF no3_x1 IS -BEGIN - nq <= NOT(((i0 OR i1) OR i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/no3_x4.al b/alliance/share/cells/sxlib/no3_x4.al deleted file mode 100644 index 1ec48c9c..00000000 --- a/alliance/share/cells/sxlib/no3_x4.al +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H no3_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,2.9,4,3,7,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00012 -T P,0.35,5.9,4,7,1,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00011 -T P,0.35,5.9,1,7,4,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00010 -T P,0.35,5.9,6,10,3,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00009 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,3,11.25,tr_00008 -T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00007 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00006 -T N,0.35,2.9,2,7,1,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00005 -T N,0.35,1.4,7,3,2,0,0.75,0.75,4.3,4.3,10.2,3,tr_00004 -T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 -T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,1.4,3,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 10,EXTERNAL,i2 -Q 0.00260759 -S 9,EXTERNAL,i1 -Q 0.00282737 -S 8,EXTERNAL,i0 -Q 0.00282737 -S 7,INTERNAL -Q 0.00571129 -S 6,INTERNAL -Q 0 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00418636 -S 3,INTERNAL -Q 0.00784181 -S 2,EXTERNAL,vss -Q 0.00436263 -S 1,EXTERNAL,nq -Q 0.00214456 -EOF diff --git a/alliance/share/cells/sxlib/no3_x4.ap b/alliance/share/cells/sxlib/no3_x4.ap deleted file mode 100644 index 79e688d5..00000000 --- a/alliance/share/cells/sxlib/no3_x4.ap +++ /dev/null @@ -1,99 +0,0 @@ -V ALLIANCE : 6 -H no3_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 2500,1500,ref_ref,nq_15 -R 2500,2000,ref_ref,nq_20 -R 2500,2500,ref_ref,nq_25 -R 2500,3000,ref_ref,nq_30 -R 2500,3500,ref_ref,nq_35 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 500,3000,ref_ref,i2_30 -R 500,2500,ref_ref,i2_25 -R 500,2000,ref_ref,i2_20 -R 500,1500,ref_ref,i2_15 -R 500,3500,ref_ref,i2_35 -R 2500,1000,ref_ref,nq_10 -S 1500,1500,1500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 500,1500,500,3500,200,i2,DOWN,CALU1 -S 2500,1000,2500,3500,200,nq,DOWN,CALU1 -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 2100,300,2100,1200,300,*,UP,NDIF -S 2300,100,2300,1400,100,*,UP,NTRANS -S 2900,100,2900,1400,100,*,UP,NTRANS -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 3700,1000,3700,3000,100,*,UP,ALU1 -S 1900,2800,1900,4700,300,*,UP,PDIF -S 3400,2600,3400,3900,100,*,DOWN,PTRANS -S 3100,2800,3100,4700,300,*,UP,PDIF -S 2500,2800,2500,4700,300,*,UP,PDIF -S 2200,2600,2200,4900,100,*,DOWN,PTRANS -S 2800,2600,2800,4900,100,*,DOWN,PTRANS -S 3700,2800,3700,3700,300,*,UP,PDIF -S 3700,800,3700,1200,300,*,DOWN,NDIF -S 3400,600,3400,1400,100,*,UP,NTRANS -S 3100,300,3100,1200,300,*,DOWN,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 900,400,900,1200,300,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 1500,800,1500,1200,300,*,UP,NDIF -S 300,2800,300,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 1700,2800,1700,4700,300,*,DOWN,PDIF -S 600,1400,600,2600,100,*,DOWN,POLY -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,UP,ALU1 -S 1000,1400,1000,2600,100,*,DOWN,POLY -S 1000,1400,1200,1400,100,*,RIGHT,POLY -S 1800,1400,1800,2400,100,*,UP,POLY -S 1400,2400,1800,2400,100,*,LEFT,POLY -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 300,1000,2000,1000,100,*,LEFT,ALU1 -S 2600,300,2600,1200,300,*,DOWN,NDIF -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 3200,2500,3200,4000,100,*,DOWN,ALU1 -S 2900,1400,2900,2100,100,*,UP,POLY -S 2800,1900,2800,2600,100,*,DOWN,POLY -S 2200,1900,2200,2600,100,*,UP,POLY -S 2300,1400,2300,2100,100,*,DOWN,POLY -S 2200,2000,3100,2000,300,*,RIGHT,POLY -S 3100,2500,3400,2500,300,*,RIGHT,POLY -S 3000,2000,3700,2000,100,*,RIGHT,ALU1 -S 2500,950,2500,3500,200,*,DOWN,ALU1 -V 2500,3500,CONT_DIF_P,* -V 2500,3000,CONT_DIF_P,* -V 2000,300,CONT_DIF_N,* -V 3200,300,CONT_DIF_N,* -V 3200,2500,CONT_POLY,* -V 3700,4700,CONT_BODY_N,* -V 3700,3000,CONT_DIF_P,* -V 3100,4500,CONT_DIF_P,* -V 1900,4500,CONT_DIF_P,* -V 3700,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 300,4000,CONT_DIF_P,* -V 1000,2000,CONT_POLY,* -V 500,1500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 2600,1000,CONT_DIF_N,* -V 3000,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/no3_x4.sym b/alliance/share/cells/sxlib/no3_x4.sym deleted file mode 100644 index bfea318a..00000000 Binary files a/alliance/share/cells/sxlib/no3_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no3_x4.vbe b/alliance/share/cells/sxlib/no3_x4.vbe deleted file mode 100644 index 52e3d602..00000000 --- a/alliance/share/cells/sxlib/no3_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY no3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 545; - CONSTANT tplh_i0_nq : NATURAL := 561; - CONSTANT tplh_i1_nq : NATURAL := 623; - CONSTANT tphl_i1_nq : NATURAL := 638; - CONSTANT tplh_i2_nq : NATURAL := 640; - CONSTANT tphl_i0_nq : NATURAL := 722; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no3_x4; - -ARCHITECTURE behaviour_data_flow OF no3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no3_x4" - SEVERITY WARNING; - nq <= not (((i0 or i1) or i2)) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/no3_x4.vhd b/alliance/share/cells/sxlib/no3_x4.vhd deleted file mode 100644 index 1d621496..00000000 --- a/alliance/share/cells/sxlib/no3_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no3_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no3_x4; - -ARCHITECTURE RTL OF no3_x4 IS -BEGIN - nq <= NOT(((i0 OR i1) OR i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/no4_x1.al b/alliance/share/cells/sxlib/no4_x1.al deleted file mode 100644 index 315b53be..00000000 --- a/alliance/share/cells/sxlib/no4_x1.al +++ /dev/null @@ -1,38 +0,0 @@ -V ALLIANCE : 6 -H no4_x1,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,10 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,9 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,3,8,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 -T P,0.35,5.9,6,10,2,0,0.75,0.75,13.3,13.3,3,11.25,tr_00007 -T P,0.35,5.9,4,7,6,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00006 -T P,0.35,5.9,5,9,3,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00005 -T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00004 -T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 -T N,0.35,1.4,1,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00002 -T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00001 -S 10,EXTERNAL,i1 -Q 0.00317863 -S 9,EXTERNAL,i3 -Q 0.00310922 -S 8,EXTERNAL,i2 -Q 0.00332901 -S 7,EXTERNAL,i0 -Q 0.0032596 -S 6,INTERNAL -Q 0 -S 5,EXTERNAL,vdd -Q 0.00332715 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,nq -Q 0.00399534 -S 1,EXTERNAL,vss -Q 0.00403221 -EOF diff --git a/alliance/share/cells/sxlib/no4_x1.ap b/alliance/share/cells/sxlib/no4_x1.ap deleted file mode 100644 index c9954ac3..00000000 --- a/alliance/share/cells/sxlib/no4_x1.ap +++ /dev/null @@ -1,93 +0,0 @@ -V ALLIANCE : 6 -H no4_x1,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2000,4000,ref_ref,i2_40 -R 2000,3500,ref_ref,i2_35 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 1500,4000,ref_ref,i0_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 2500,4000,ref_ref,i3_40 -R 2500,3500,ref_ref,i3_35 -R 2500,3000,ref_ref,i3_30 -R 2500,2500,ref_ref,i3_25 -R 2500,2000,ref_ref,i3_20 -R 2500,1500,ref_ref,i3_15 -R 500,4000,ref_ref,nq_40 -R 500,1500,ref_ref,nq_15 -R 500,2000,ref_ref,nq_20 -R 500,2500,ref_ref,nq_25 -R 500,3000,ref_ref,nq_30 -R 500,3500,ref_ref,nq_35 -R 500,1000,ref_ref,nq_10 -S 2000,1500,2000,4000,200,i2,DOWN,CALU1 -S 1500,1500,1500,4000,200,i0,DOWN,CALU1 -S 1000,1500,1000,4000,200,i1,DOWN,CALU1 -S 2500,1500,2500,4000,200,i3,DOWN,CALU1 -S 500,1000,500,4000,200,nq,DOWN,CALU1 -S 850,1000,2100,1000,200,*,LEFT,ALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 1200,1400,1200,1900,100,*,DOWN,POLY -S 1200,1900,1600,1900,100,*,LEFT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1400,2000,1400,2600,100,*,DOWN,POLY -S 600,1400,600,2400,100,*,DOWN,POLY -S 600,2400,1100,2400,100,*,LEFT,POLY -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2000,1500,2000,4000,100,*,UP,ALU1 -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 500,2800,500,4200,300,*,DOWN,PDIF -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 300,400,300,1200,300,*,UP,NDIF -S 1500,400,1500,1200,300,*,UP,NDIF -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 700,2800,700,4200,300,*,DOWN,PDIF -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 2100,800,2100,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2200,2600,2200,4900,100,*,UP,PTRANS -S 2500,2800,2500,4700,300,*,DOWN,PDIF -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 2200,2600,2400,2600,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2500,1500,2500,4000,100,*,UP,ALU1 -S 2700,300,2700,1200,300,*,UP,NDIF -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 500,950,500,4000,200,*,DOWN,ALU1 -S 450,1000,850,1000,200,*,LEFT,ALU1 -V 1500,2000,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 900,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 500,4000,CONT_DIF_P,* -V 500,3500,CONT_DIF_P,* -V 500,3000,CONT_DIF_P,* -V 2500,4500,CONT_DIF_P,* -V 2700,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/no4_x1.sym b/alliance/share/cells/sxlib/no4_x1.sym deleted file mode 100644 index b45e1477..00000000 Binary files a/alliance/share/cells/sxlib/no4_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no4_x1.vbe b/alliance/share/cells/sxlib/no4_x1.vbe deleted file mode 100644 index 5d15a3cd..00000000 --- a/alliance/share/cells/sxlib/no4_x1.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY no4_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT cin_i2 : NATURAL := 12; - CONSTANT cin_i3 : NATURAL := 12; - CONSTANT rdown_i0_nq : NATURAL := 3640; - CONSTANT rdown_i1_nq : NATURAL := 3640; - CONSTANT rdown_i2_nq : NATURAL := 3640; - CONSTANT rdown_i3_nq : NATURAL := 3640; - CONSTANT rup_i0_nq : NATURAL := 6190; - CONSTANT rup_i1_nq : NATURAL := 6190; - CONSTANT rup_i2_nq : NATURAL := 6190; - CONSTANT rup_i3_nq : NATURAL := 6190; - CONSTANT tphl_i1_nq : NATURAL := 230; - CONSTANT tplh_i3_nq : NATURAL := 271; - CONSTANT tplh_i1_nq : NATURAL := 320; - CONSTANT tphl_i0_nq : NATURAL := 330; - CONSTANT tplh_i2_nq : NATURAL := 333; - CONSTANT tplh_i0_nq : NATURAL := 340; - CONSTANT tphl_i2_nq : NATURAL := 419; - CONSTANT tphl_i3_nq : NATURAL := 499; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no4_x1; - -ARCHITECTURE behaviour_data_flow OF no4_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no4_x1" - SEVERITY WARNING; - nq <= not ((((i0 or i1) or i2) or i3)) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/no4_x1.vhd b/alliance/share/cells/sxlib/no4_x1.vhd deleted file mode 100644 index 651a0b4f..00000000 --- a/alliance/share/cells/sxlib/no4_x1.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no4_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no4_x1; - -ARCHITECTURE RTL OF no4_x1 IS -BEGIN - nq <= NOT((((i0 OR i1) OR i2) OR i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/no4_x4.al b/alliance/share/cells/sxlib/no4_x4.al deleted file mode 100644 index df49bccf..00000000 --- a/alliance/share/cells/sxlib/no4_x4.al +++ /dev/null @@ -1,48 +0,0 @@ -V ALLIANCE : 6 -H no4_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,10 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,9 -C nq,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00014 -T P,0.35,5.9,3,10,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00013 -T P,0.35,5.9,5,7,3,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00012 -T P,0.35,5.9,6,9,4,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00011 -T P,0.35,5.9,11,12,6,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00010 -T P,0.35,5.9,6,12,11,0,0.75,0.75,13.3,13.3,9.6,11.25,tr_00009 -T P,0.35,2.9,6,1,12,0,0.75,0.75,7.3,7.3,13.2,9.75,tr_00008 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 -T N,0.35,1.4,2,8,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00006 -T N,0.35,1.4,2,10,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 -T N,0.35,1.4,1,9,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00004 -T N,0.35,2.9,11,12,2,0,0.75,0.75,7.3,7.3,9.6,2.25,tr_00003 -T N,0.35,2.9,2,12,11,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00002 -T N,0.35,1.4,12,1,2,0,0.75,0.75,4.3,4.3,13.2,3,tr_00001 -S 12,INTERNAL -Q 0.00586076 -S 11,EXTERNAL,nq -Q 0.00229144 -S 10,EXTERNAL,i1 -Q 0.00317863 -S 9,EXTERNAL,i3 -Q 0.00310922 -S 8,EXTERNAL,i2 -Q 0.00332901 -S 7,EXTERNAL,i0 -Q 0.0032596 -S 6,EXTERNAL,vdd -Q 0.00674947 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.00575064 -S 1,INTERNAL -Q 0.00812639 -EOF diff --git a/alliance/share/cells/sxlib/no4_x4.ap b/alliance/share/cells/sxlib/no4_x4.ap deleted file mode 100644 index 2fa594d6..00000000 --- a/alliance/share/cells/sxlib/no4_x4.ap +++ /dev/null @@ -1,138 +0,0 @@ -V ALLIANCE : 6 -H no4_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 2000,4000,ref_ref,i2_40 -R 2000,3500,ref_ref,i2_35 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 1500,4000,ref_ref,i0_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 2500,4000,ref_ref,i3_40 -R 2500,3500,ref_ref,i3_35 -R 2500,3000,ref_ref,i3_30 -R 2500,2500,ref_ref,i3_25 -R 2500,2000,ref_ref,i3_20 -R 2500,1500,ref_ref,i3_15 -R 3500,3500,ref_ref,nq_35 -R 3500,4000,ref_ref,nq_40 -R 3500,1500,ref_ref,nq_15 -R 3500,2000,ref_ref,nq_20 -R 3500,2500,ref_ref,nq_25 -R 3500,3000,ref_ref,nq_30 -S 2000,1500,2000,4000,200,i2,DOWN,CALU1 -S 1500,1500,1500,4000,200,i0,DOWN,CALU1 -S 1000,1500,1000,4000,200,i1,DOWN,CALU1 -S 2500,1500,2500,4000,200,i3,DOWN,CALU1 -S 3500,1500,3500,4000,200,nq,DOWN,CALU1 -S 3500,1500,3500,4000,200,*,DOWN,ALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 1200,1400,1200,1900,100,*,DOWN,POLY -S 1200,1900,1600,1900,100,*,LEFT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1400,2000,1400,2600,100,*,DOWN,POLY -S 600,1400,600,2400,100,*,DOWN,POLY -S 600,2400,1100,2400,100,*,LEFT,POLY -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2000,1500,2000,4000,100,*,UP,ALU1 -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 500,2800,500,4200,300,*,DOWN,PDIF -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 300,400,300,1200,300,*,UP,NDIF -S 1500,400,1500,1200,300,*,UP,NDIF -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 700,2800,700,4200,300,*,DOWN,PDIF -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 2100,800,2100,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2200,2600,2200,4900,100,*,UP,PTRANS -S 2500,2800,2500,4700,300,*,DOWN,PDIF -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 2200,2600,2400,2600,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2500,1500,2500,4000,100,*,UP,ALU1 -S 4000,2500,4200,2500,200,*,RIGHT,ALU1 -S 2900,300,2900,1200,300,*,DOWN,NDIF -S 3200,100,3200,1400,100,*,UP,NTRANS -S 4100,300,4100,1200,300,*,DOWN,NDIF -S 3800,100,3800,1400,100,*,UP,NTRANS -S 4400,600,4400,1400,100,*,UP,NTRANS -S 4700,800,4700,1200,300,*,DOWN,NDIF -S 4700,2800,4700,3700,300,*,UP,PDIF -S 3800,2600,3800,4900,100,*,DOWN,PTRANS -S 3200,2600,3200,4900,100,*,DOWN,PTRANS -S 3500,2800,3500,4700,300,*,UP,PDIF -S 4100,2800,4100,4700,300,*,UP,PDIF -S 4400,2600,4400,3900,100,*,DOWN,PTRANS -S 2900,2800,2900,4700,300,*,UP,PDIF -S 3200,1400,3200,2600,100,*,UP,POLY -S 3800,1400,3800,2600,100,*,UP,POLY -S 4200,2500,4400,2500,300,*,RIGHT,POLY -S 4700,1000,4700,3000,100,*,UP,ALU1 -S 3200,2000,4700,2000,300,*,RIGHT,POLY -S 4200,1500,4400,1500,300,*,RIGHT,POLY -S 4000,1500,4200,1500,200,*,RIGHT,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 2800,2800,2800,4700,300,*,UP,PDIF -S 2700,300,2700,1200,300,*,UP,NDIF -S 4000,1000,4000,2500,100,*,UP,ALU1 -S 3500,300,3500,1600,300,*,DOWN,NDIF -S 4100,3000,4100,4500,200,*,DOWN,ALU1 -S 500,1000,500,3000,100,*,DOWN,ALU1 -S 500,3000,500,4000,100,*,UP,ALU1 -S 500,1000,4000,1000,100,*,LEFT,ALU1 -S 500,1000,900,1000,200,*,LEFT,ALU1 -S 4700,3000,4700,3500,100,*,DOWN,ALU1 -V 1500,2000,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 900,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 4700,1000,CONT_DIF_N,* -V 4100,500,CONT_DIF_N,* -V 4100,4500,CONT_DIF_P,* -V 4700,3000,CONT_DIF_P,* -V 4700,4700,CONT_BODY_N,* -V 4700,300,CONT_BODY_P,* -V 4200,2500,CONT_POLY,* -V 4700,2000,CONT_POLY,* -V 4200,1500,CONT_POLY,* -V 2800,500,CONT_DIF_N,* -V 3500,4000,CONT_DIF_P,* -V 3500,3500,CONT_DIF_P,* -V 3500,3000,CONT_DIF_P,* -V 3500,1500,CONT_DIF_N,* -V 500,3000,CONT_DIF_P,* -V 4100,4000,CONT_DIF_P,* -V 4100,3500,CONT_DIF_P,* -V 4100,3000,CONT_DIF_P,* -V 500,3500,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 2500,4500,CONT_DIF_P,* -V 2900,4500,CONT_DIF_P,* -V 4700,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/no4_x4.sym b/alliance/share/cells/sxlib/no4_x4.sym deleted file mode 100644 index ca15cbb2..00000000 Binary files a/alliance/share/cells/sxlib/no4_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/no4_x4.vbe b/alliance/share/cells/sxlib/no4_x4.vbe deleted file mode 100644 index cffb179c..00000000 --- a/alliance/share/cells/sxlib/no4_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY no4_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT cin_i2 : NATURAL := 12; - CONSTANT cin_i3 : NATURAL := 12; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 564; - CONSTANT tphl_i0_nq : NATURAL := 656; - CONSTANT tplh_i3_nq : NATURAL := 693; - CONSTANT tphl_i2_nq : NATURAL := 739; - CONSTANT tplh_i2_nq : NATURAL := 761; - CONSTANT tplh_i1_nq : NATURAL := 768; - CONSTANT tplh_i0_nq : NATURAL := 777; - CONSTANT tphl_i3_nq : NATURAL := 816; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END no4_x4; - -ARCHITECTURE behaviour_data_flow OF no4_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on no4_x4" - SEVERITY WARNING; - nq <= not ((((i0 or i1) or i2) or i3)) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/no4_x4.vhd b/alliance/share/cells/sxlib/no4_x4.vhd deleted file mode 100644 index 855a29a7..00000000 --- a/alliance/share/cells/sxlib/no4_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY no4_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END no4_x4; - -ARCHITECTURE RTL OF no4_x4 IS -BEGIN - nq <= NOT((((i0 OR i1) OR i2) OR i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/noa22_x1.al b/alliance/share/cells/sxlib/noa22_x1.al deleted file mode 100644 index fe536c46..00000000 --- a/alliance/share/cells/sxlib/noa22_x1.al +++ /dev/null @@ -1,31 +0,0 @@ -V ALLIANCE : 6 -H noa22_x1,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,8 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,5,8,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,5.9,2,6,4,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00005 -T P,0.35,5.9,4,7,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00004 -T N,0.35,2.9,3,6,1,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00003 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 8,EXTERNAL,i2 -Q 0.00344864 -S 7,EXTERNAL,i1 -Q 0.00288494 -S 6,EXTERNAL,i0 -Q 0.00260759 -S 5,EXTERNAL,vdd -Q 0.004561 -S 4,INTERNAL -Q 0.00171257 -S 3,EXTERNAL,vss -Q 0.00450225 -S 2,EXTERNAL,nq -Q 0.0026146 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/noa22_x1.ap b/alliance/share/cells/sxlib/noa22_x1.ap deleted file mode 100644 index dcb02458..00000000 --- a/alliance/share/cells/sxlib/noa22_x1.ap +++ /dev/null @@ -1,78 +0,0 @@ -V ALLIANCE : 6 -H noa22_x1,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2000,4000,ref_ref,i2_40 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -R 2000,1000,ref_ref,i2_10 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 1500,1000,ref_ref,nq_10 -R 1500,1500,ref_ref,nq_15 -R 1500,2000,ref_ref,nq_20 -R 1500,2500,ref_ref,nq_25 -R 1500,3000,ref_ref,nq_30 -R 1500,3500,ref_ref,nq_35 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 1500,1000,1500,3500,200,nq,DOWN,CALU1 -S 0,3900,3000,3900,2400,*,LEFT,NWELL -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 2700,500,2700,1700,200,*,DOWN,ALU1 -S 2700,2900,2700,4500,200,*,DOWN,ALU1 -S 2000,1000,2000,4000,100,*,DOWN,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 500,1000,500,3000,100,*,UP,ALU1 -S 1000,1000,1000,3000,100,*,DOWN,ALU1 -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 300,2800,300,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 600,100,600,1400,100,*,DOWN,NTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 900,3500,1500,3500,200,*,RIGHT,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -S 1500,1000,1500,3550,200,*,UP,ALU1 -V 2700,300,CONT_BODY_P,* -V 2700,4700,CONT_BODY_N,* -V 2700,2900,CONT_BODY_N,* -V 2700,1700,CONT_BODY_P,* -V 2100,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 500,2000,CONT_POLY,* -V 300,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa22_x1.sym b/alliance/share/cells/sxlib/noa22_x1.sym deleted file mode 100644 index feab1697..00000000 Binary files a/alliance/share/cells/sxlib/noa22_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa22_x1.vbe b/alliance/share/cells/sxlib/noa22_x1.vbe deleted file mode 100644 index 5c13864f..00000000 --- a/alliance/share/cells/sxlib/noa22_x1.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY noa22_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 15; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 1620; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT rup_i2_nq : NATURAL := 3210; - CONSTANT tphl_i0_nq : NATURAL := 151; - CONSTANT tphl_i1_nq : NATURAL := 218; - CONSTANT tphl_i2_nq : NATURAL := 218; - CONSTANT tplh_i2_nq : NATURAL := 241; - CONSTANT tplh_i1_nq : NATURAL := 287; - CONSTANT tplh_i0_nq : NATURAL := 327; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa22_x1; - -ARCHITECTURE behaviour_data_flow OF noa22_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa22_x1" - SEVERITY WARNING; - nq <= not (((i0 and i1) or i2)) after 900 ps; -END; diff --git a/alliance/share/cells/sxlib/noa22_x1.vhd b/alliance/share/cells/sxlib/noa22_x1.vhd deleted file mode 100644 index 50447019..00000000 --- a/alliance/share/cells/sxlib/noa22_x1.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa22_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa22_x1; - -ARCHITECTURE RTL OF noa22_x1 IS -BEGIN - nq <= NOT(((i0 AND i1) OR i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/noa22_x4.al b/alliance/share/cells/sxlib/noa22_x4.al deleted file mode 100644 index 8157586a..00000000 --- a/alliance/share/cells/sxlib/noa22_x4.al +++ /dev/null @@ -1,41 +0,0 @@ -V ALLIANCE : 6 -H noa22_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,5 -C i2,IN,EXTERNAL,6 -C nq,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,9 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,8,4,9,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00012 -T P,0.35,5.9,9,4,8,0,0.75,0.75,13.3,13.3,12.9,11.25,tr_00011 -T P,0.35,2.9,9,1,4,0,0.75,0.75,7.3,7.3,9.3,9.75,tr_00010 -T P,0.35,2.9,10,6,9,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00009 -T P,0.35,2.9,10,7,1,0,0.75,0.75,7.3,7.3,5.7,11.25,tr_00008 -T P,0.35,2.9,1,5,10,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00007 -T N,0.35,2.9,8,4,3,0,0.75,0.75,7.3,7.3,12.9,2.25,tr_00006 -T N,0.35,1.4,4,1,3,0,0.75,0.75,4.3,4.3,9.3,3,tr_00005 -T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,5.7,3,tr_00004 -T N,0.35,1.4,1,5,2,0,0.75,0.75,4.3,4.3,3.9,3,tr_00003 -T N,0.35,2.9,3,4,8,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00002 -T N,0.35,1.4,3,6,1,0,0.75,0.75,4.3,4.3,2.1,3,tr_00001 -S 10,INTERNAL -Q 0.00114171 -S 9,EXTERNAL,vdd -Q 0.00768955 -S 8,EXTERNAL,nq -Q 0.00258522 -S 7,EXTERNAL,i0 -Q 0.00295462 -S 6,EXTERNAL,i2 -Q 0.00379567 -S 5,EXTERNAL,i1 -Q 0.00323197 -S 4,INTERNAL -Q 0.00518414 -S 3,EXTERNAL,vss -Q 0.00674947 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0.00560501 -EOF diff --git a/alliance/share/cells/sxlib/noa22_x4.ap b/alliance/share/cells/sxlib/noa22_x4.ap deleted file mode 100644 index 090e7de7..00000000 --- a/alliance/share/cells/sxlib/noa22_x4.ap +++ /dev/null @@ -1,122 +0,0 @@ -V ALLIANCE : 6 -H noa22_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 500,4000,ref_ref,i2_40 -R 500,3500,ref_ref,i2_35 -R 4000,3500,ref_ref,nq_35 -R 4000,3000,ref_ref,nq_30 -R 4000,2000,ref_ref,nq_20 -R 4000,1000,ref_ref,nq_10 -R 4000,1500,ref_ref,nq_15 -R 4000,2500,ref_ref,nq_25 -R 500,1000,ref_ref,i2_10 -R 500,1500,ref_ref,i2_15 -R 500,2000,ref_ref,i2_20 -R 500,2500,ref_ref,i2_25 -R 500,3000,ref_ref,i2_30 -R 2000,2000,ref_ref,i0_20 -R 2000,2500,ref_ref,i0_25 -R 2000,3000,ref_ref,i0_30 -R 1500,3000,ref_ref,i1_30 -R 1500,2500,ref_ref,i1_25 -R 1500,2000,ref_ref,i1_20 -R 1500,1500,ref_ref,i1_15 -R 1500,1000,ref_ref,i1_10 -R 4000,4000,ref_ref,nq_40 -R 2000,1000,ref_ref,i0_10 -R 2000,1500,ref_ref,i0_15 -S 500,1000,500,4000,200,i2,DOWN,CALU1 -S 1500,1000,1500,3000,200,i1,DOWN,CALU1 -S 4000,1000,4000,4000,200,nq,DOWN,CALU1 -S 2000,1000,2000,3000,200,i0,DOWN,CALU1 -S 500,1000,500,4000,100,*,DOWN,ALU1 -S 400,3300,400,4600,300,*,DOWN,PDIF -S 1600,3300,1600,4200,300,*,DOWN,PDIF -S 1000,3500,3300,3500,100,*,RIGHT,ALU1 -S 1500,1000,1500,3000,100,*,DOWN,ALU1 -S 2800,1000,2800,3000,100,*,DOWN,ALU1 -S 1000,1000,1000,3500,100,*,UP,ALU1 -S 3400,500,3400,1000,200,*,DOWN,ALU1 -S 4600,500,4600,1000,200,*,DOWN,ALU1 -S 4600,3000,4600,4500,200,*,DOWN,ALU1 -S 3400,4000,3400,4500,200,*,DOWN,ALU1 -S 2800,2000,3500,2000,100,*,RIGHT,ALU1 -S 3300,2500,3300,3500,100,*,DOWN,ALU1 -S 2000,1000,2000,3000,100,*,DOWN,ALU1 -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 1000,4000,2200,4000,100,*,RIGHT,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 500,2000,700,2000,300,*,RIGHT,POLY -S 1300,2000,1500,2000,300,*,RIGHT,POLY -S 3500,2000,4300,2000,300,*,RIGHT,POLY -S 3100,2500,3300,2500,300,*,RIGHT,POLY -S 4300,1400,4300,2600,100,*,DOWN,POLY -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 3100,1400,3100,2600,100,*,DOWN,POLY -S 700,1400,700,3100,100,*,DOWN,POLY -S 1300,1400,1300,3100,100,*,DOWN,POLY -S 1900,1400,1900,3100,100,*,DOWN,POLY -S 4300,100,4300,1400,100,*,DOWN,NTRANS -S 3400,300,3400,1200,300,*,UP,NDIF -S 4000,300,4000,1200,300,*,UP,NDIF -S 4600,300,4600,1200,300,*,UP,NDIF -S 3100,600,3100,1400,100,*,DOWN,NTRANS -S 2800,800,2800,1200,300,*,UP,NDIF -S 1900,600,1900,1400,100,*,DOWN,NTRANS -S 1600,800,1600,1200,300,*,UP,NDIF -S 1300,600,1300,1400,100,*,DOWN,NTRANS -S 1000,800,1000,1200,300,*,UP,NDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 2200,400,2200,1200,300,*,UP,NDIF -S 700,600,700,1400,100,*,DOWN,NTRANS -S 400,400,400,1200,300,*,UP,NDIF -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 4300,2600,4300,4900,100,*,UP,PTRANS -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 4600,2800,4600,4700,300,*,DOWN,PDIF -S 3100,2600,3100,3900,100,*,UP,PTRANS -S 2800,2800,2800,3700,300,*,DOWN,PDIF -S 700,3100,700,4400,100,*,UP,PTRANS -S 1900,3100,1900,4400,100,*,UP,PTRANS -S 1300,3100,1300,4400,100,*,UP,PTRANS -S 2200,3300,2200,4200,300,*,DOWN,PDIF -S 1000,3300,1000,4200,300,*,DOWN,PDIF -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -V 1600,4700,CONT_BODY_N,* -V 400,4500,CONT_DIF_P,* -V 1600,3500,CONT_DIF_P,* -V 3500,2000,CONT_POLY,* -V 3300,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1600,300,CONT_BODY_P,* -V 1000,300,CONT_BODY_P,* -V 2800,300,CONT_BODY_P,* -V 1000,1000,CONT_DIF_N,* -V 4600,1000,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 2800,1000,CONT_DIF_N,* -V 2200,500,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 4600,500,CONT_DIF_N,* -V 4000,1000,CONT_DIF_N,* -V 400,500,CONT_DIF_N,* -V 3400,4500,CONT_DIF_P,* -V 3400,4000,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 2200,4000,CONT_DIF_P,* -V 1000,4700,CONT_BODY_N,* -V 2800,4700,CONT_BODY_N,* -V 2800,3000,CONT_DIF_P,* -V 4600,3000,CONT_DIF_P,* -V 4600,3500,CONT_DIF_P,* -V 4600,4000,CONT_DIF_P,* -V 4600,4500,CONT_DIF_P,* -V 2200,4700,CONT_BODY_N,* -V 4000,3000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa22_x4.sym b/alliance/share/cells/sxlib/noa22_x4.sym deleted file mode 100644 index cbc2e448..00000000 Binary files a/alliance/share/cells/sxlib/noa22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa22_x4.vbe b/alliance/share/cells/sxlib/noa22_x4.vbe deleted file mode 100644 index 6288a32e..00000000 --- a/alliance/share/cells/sxlib/noa22_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY noa22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 550; - CONSTANT tphl_i2_nq : NATURAL := 610; - CONSTANT tphl_i1_nq : NATURAL := 643; - CONSTANT tplh_i2_nq : NATURAL := 646; - CONSTANT tplh_i1_nq : NATURAL := 709; - CONSTANT tplh_i0_nq : NATURAL := 740; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa22_x4; - -ARCHITECTURE behaviour_data_flow OF noa22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa22_x4" - SEVERITY WARNING; - nq <= not (((i0 and i1) or i2)) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/noa22_x4.vhd b/alliance/share/cells/sxlib/noa22_x4.vhd deleted file mode 100644 index 8723b663..00000000 --- a/alliance/share/cells/sxlib/noa22_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa22_x4; - -ARCHITECTURE RTL OF noa22_x4 IS -BEGIN - nq <= NOT(((i0 AND i1) OR i2)); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a22_x1.al b/alliance/share/cells/sxlib/noa2a22_x1.al deleted file mode 100644 index 3e8dac59..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x1.al +++ /dev/null @@ -1,38 +0,0 @@ -V ALLIANCE : 6 -H noa2a22_x1,L,30/10/99 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,5,8,3,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00008 -T P,0.35,5.9,3,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00007 -T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 -T N,0.35,2.9,4,9,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,2.9,3,7,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 -T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 10,EXTERNAL,i0 -Q 0.00260759 -S 9,EXTERNAL,i2 -Q 0.00288944 -S 8,EXTERNAL,i1 -Q 0.00288494 -S 7,EXTERNAL,i3 -Q 0.00316679 -S 6,EXTERNAL,vdd -Q 0.00472621 -S 5,INTERNAL -Q 0.00199441 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,nq -Q 0.00264397 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00466746 -EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x1.ap b/alliance/share/cells/sxlib/noa2a22_x1.ap deleted file mode 100644 index 05679626..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x1.ap +++ /dev/null @@ -1,89 +0,0 @@ -V ALLIANCE : 6 -H noa2a22_x1,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 1500,1000,ref_ref,nq_10 -R 2500,1000,ref_ref,i2_10 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2500,3500,ref_ref,i2_35 -R 2000,3500,ref_ref,i3_35 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,2000,ref_ref,i3_20 -R 2000,1500,ref_ref,i3_15 -R 2000,1000,ref_ref,i3_10 -R 1000,1000,ref_ref,i1_10 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 500,1000,ref_ref,i0_10 -S 1500,1000,1500,3500,200,nq,DOWN,CALU1 -S 2500,1000,2500,3500,200,i2,DOWN,CALU1 -S 2000,1000,2000,3500,200,i3,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 0,3900,3500,3900,2400,*,LEFT,NWELL -S 3200,500,3200,1700,200,*,DOWN,ALU1 -S 3200,2900,3200,4500,200,*,DOWN,ALU1 -S 2700,3400,2700,4700,300,*,DOWN,PDIF -S 2700,300,2700,1200,300,*,UP,NDIF -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 600,100,600,1400,100,*,DOWN,NTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 600,1400,600,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 2000,1000,2000,3500,100,*,DOWN,ALU1 -S 2500,1000,2500,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,3000,100,*,DOWN,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2600,2800,2600,3300,300,*,UP,PDIF -S 1500,1000,1500,3550,200,*,UP,ALU1 -S 900,3500,1550,3500,200,*,RIGHT,ALU1 -V 3200,2900,CONT_BODY_N,* -V 3200,1700,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 1500,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2700,500,CONT_DIF_N,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x1.sym b/alliance/share/cells/sxlib/noa2a22_x1.sym deleted file mode 100644 index 8a5d4d5c..00000000 Binary files a/alliance/share/cells/sxlib/noa2a22_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a22_x1.vbe b/alliance/share/cells/sxlib/noa2a22_x1.vbe deleted file mode 100644 index d6348198..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x1.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY noa2a22_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 2850; - CONSTANT rdown_i3_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT rup_i2_nq : NATURAL := 3210; - CONSTANT rup_i3_nq : NATURAL := 3210; - CONSTANT tphl_i0_nq : NATURAL := 151; - CONSTANT tphl_i1_nq : NATURAL := 218; - CONSTANT tplh_i3_nq : NATURAL := 256; - CONSTANT tphl_i2_nq : NATURAL := 284; - CONSTANT tplh_i1_nq : NATURAL := 287; - CONSTANT tplh_i2_nq : NATURAL := 289; - CONSTANT tplh_i0_nq : NATURAL := 327; - CONSTANT tphl_i3_nq : NATURAL := 372; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a22_x1; - -ARCHITECTURE behaviour_data_flow OF noa2a22_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a22_x1" - SEVERITY WARNING; - nq <= not (((i0 and i1) or (i2 and i3))) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a22_x1.vhd b/alliance/share/cells/sxlib/noa2a22_x1.vhd deleted file mode 100644 index acb4a088..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x1.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a22_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a22_x1; - -ARCHITECTURE RTL OF noa2a22_x1 IS -BEGIN - nq <= NOT(((i0 AND i1) OR (i2 AND i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a22_x4.al b/alliance/share/cells/sxlib/noa2a22_x4.al deleted file mode 100644 index d5b7bc86..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x4.al +++ /dev/null @@ -1,48 +0,0 @@ -V ALLIANCE : 6 -H noa2a22_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,5 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,9 -C vdd,IN,EXTERNAL,11 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,12,5,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00014 -T P,0.35,2.9,12,8,11,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00013 -T P,0.35,2.9,11,7,12,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00012 -T P,0.35,2.9,3,6,12,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00011 -T P,0.35,5.9,9,10,11,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00010 -T P,0.35,5.9,11,10,9,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00009 -T P,0.35,2.9,11,3,10,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00008 -T N,0.35,1.4,2,5,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 -T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00005 -T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 -T N,0.35,2.9,1,10,9,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00003 -T N,0.35,2.9,9,10,1,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00002 -T N,0.35,1.4,10,3,1,0,0.75,0.75,4.3,4.3,10.8,3,tr_00001 -S 12,INTERNAL -Q 0.00199441 -S 11,EXTERNAL,vdd -Q 0.00803103 -S 10,INTERNAL -Q 0.00518414 -S 9,EXTERNAL,nq -Q 0.00258522 -S 8,EXTERNAL,i2 -Q 0.00295462 -S 7,EXTERNAL,i3 -Q 0.00323197 -S 6,EXTERNAL,i0 -Q 0.00295462 -S 5,EXTERNAL,i1 -Q 0.00323197 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00594323 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00726721 -EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x4.ap b/alliance/share/cells/sxlib/noa2a22_x4.ap deleted file mode 100644 index 4f40230e..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x4.ap +++ /dev/null @@ -1,137 +0,0 @@ -V ALLIANCE : 6 -H noa2a22_x4,P,30/ 8/2000,100 -A 0,0,5500,5000 -R 4500,4000,ref_ref,nq_40 -R 2500,1000,ref_ref,i2_10 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,2000,ref_ref,i3_20 -R 2000,1500,ref_ref,i3_15 -R 2000,1000,ref_ref,i3_10 -R 1000,1000,ref_ref,i1_10 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 500,1000,ref_ref,i0_10 -R 4500,3500,ref_ref,nq_35 -R 4500,3000,ref_ref,nq_30 -R 4500,2000,ref_ref,nq_20 -R 4500,1000,ref_ref,nq_10 -R 4500,1500,ref_ref,nq_15 -R 4500,2500,ref_ref,nq_25 -S 2500,1000,2500,3000,200,i2,DOWN,CALU1 -S 2000,1000,2000,3000,200,i3,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 4500,1000,4500,4000,200,nq,DOWN,CALU1 -S 4500,1000,4500,4000,200,*,UP,ALU1 -S 0,3900,5500,3900,2400,*,RIGHT,NWELL -S 2700,400,2700,1200,300,*,UP,NDIF -S 300,400,300,1200,300,*,UP,NDIF -S 2100,3300,2100,4600,300,*,DOWN,PDIF -S 600,1400,600,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 2100,800,2100,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 2700,3300,2700,4200,300,*,DOWN,PDIF -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 300,3300,300,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 4000,2000,4800,2000,300,*,RIGHT,POLY -S 3900,500,3900,1000,200,*,DOWN,ALU1 -S 5100,500,5100,1000,200,*,DOWN,ALU1 -S 5100,3000,5100,4500,200,*,DOWN,ALU1 -S 3900,4000,3900,4500,200,*,DOWN,ALU1 -S 3600,2500,3800,2500,300,*,RIGHT,POLY -S 3300,2000,4000,2000,100,*,RIGHT,ALU1 -S 4800,1400,4800,2600,100,*,DOWN,POLY -S 4200,1400,4200,2600,100,*,DOWN,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 3800,2500,3800,3500,100,*,DOWN,ALU1 -S 900,3500,3800,3500,100,*,RIGHT,ALU1 -S 2500,1000,2500,3000,100,*,DOWN,ALU1 -S 2000,1000,2000,3000,100,*,DOWN,ALU1 -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 1000,1000,1000,3000,100,*,DOWN,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 4200,100,4200,1400,100,*,DOWN,NTRANS -S 4800,100,4800,1400,100,*,DOWN,NTRANS -S 3900,300,3900,1200,300,*,UP,NDIF -S 4500,300,4500,1200,300,*,UP,NDIF -S 5100,300,5100,1200,300,*,UP,NDIF -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 4800,2600,4800,4900,100,*,UP,PTRANS -S 4500,2800,4500,4700,300,*,DOWN,PDIF -S 3900,2800,3900,4700,300,*,DOWN,PDIF -S 5100,2800,5100,4700,300,*,DOWN,PDIF -S 3600,2600,3600,3900,100,*,UP,PTRANS -S 3300,2800,3300,3700,300,*,DOWN,PDIF -S 3300,800,3300,1200,300,*,UP,NDIF -S 3300,1000,3300,3000,100,*,DOWN,ALU1 -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 300,4700,1500,4700,300,*,RIGHT,NTIE -S 900,300,2100,300,300,*,LEFT,PTIE -V 1500,4700,CONT_BODY_N,* -V 300,4700,CONT_BODY_N,* -V 3300,4700,CONT_BODY_N,* -V 4000,2000,CONT_POLY,* -V 5100,1000,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 3300,3000,CONT_DIF_P,* -V 5100,3000,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 5100,4000,CONT_DIF_P,* -V 5100,4500,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 3900,4000,CONT_DIF_P,* -V 3800,2500,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 300,500,CONT_DIF_N,* -V 2700,500,CONT_DIF_N,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 3900,500,CONT_DIF_N,* -V 5100,500,CONT_DIF_N,* -V 3300,300,CONT_BODY_P,* -V 4500,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 900,4700,CONT_BODY_N,* -V 1500,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 4500,3000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x4.sym b/alliance/share/cells/sxlib/noa2a22_x4.sym deleted file mode 100644 index aac4b28c..00000000 Binary files a/alliance/share/cells/sxlib/noa2a22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a22_x4.vbe b/alliance/share/cells/sxlib/noa2a22_x4.vbe deleted file mode 100644 index 93e31d34..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY noa2a22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2750; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 562; - CONSTANT tphl_i1_nq : NATURAL := 646; - CONSTANT tplh_i3_nq : NATURAL := 677; - CONSTANT tphl_i2_nq : NATURAL := 701; - CONSTANT tplh_i2_nq : NATURAL := 703; - CONSTANT tplh_i1_nq : NATURAL := 714; - CONSTANT tplh_i0_nq : NATURAL := 745; - CONSTANT tphl_i3_nq : NATURAL := 805; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a22_x4; - -ARCHITECTURE behaviour_data_flow OF noa2a22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a22_x4" - SEVERITY WARNING; - nq <= not (((i0 and i1) or (i2 and i3))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a22_x4.vhd b/alliance/share/cells/sxlib/noa2a22_x4.vhd deleted file mode 100644 index 73870fd0..00000000 --- a/alliance/share/cells/sxlib/noa2a22_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a22_x4; - -ARCHITECTURE RTL OF noa2a22_x4 IS -BEGIN - nq <= NOT(((i0 AND i1) OR (i2 AND i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a2a23_x1.al b/alliance/share/cells/sxlib/noa2a2a23_x1.al deleted file mode 100644 index c68647d7..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x1.al +++ /dev/null @@ -1,52 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a23_x1,L,30/10/99 -C i0,IN,EXTERNAL,13 -C i1,IN,EXTERNAL,14 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,8 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,12 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,5,7,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00012 -T P,0.35,5.9,2,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00011 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 -T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,5.9,12,13,6,0,0.75,0.75,13.3,13.3,13.2,11.25,tr_00008 -T P,0.35,5.9,6,14,12,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00007 -T N,0.35,2.9,4,8,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00006 -T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 -T N,0.35,2.9,1,13,11,0,0.75,0.75,7.3,7.3,13.2,2.25,tr_00004 -T N,0.35,2.9,11,14,2,0,0.75,0.75,7.3,7.3,12,2.25,tr_00003 -T N,0.35,2.9,1,9,4,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00002 -T N,0.35,2.9,3,10,1,0,0.75,0.75,7.3,7.3,2.4,2.25,tr_00001 -S 14,EXTERNAL,i1 -Q 0.0026959 -S 13,EXTERNAL,i0 -Q 0.00232574 -S 12,EXTERNAL,vdd -Q 0.00651445 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i5 -Q 0.00276531 -S 9,EXTERNAL,i2 -Q 0.00254552 -S 8,EXTERNAL,i3 -Q 0.00262649 -S 7,EXTERNAL,i4 -Q 0.00304715 -S 6,INTERNAL -Q 0.00198726 -S 5,INTERNAL -Q 0.00199441 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,nq -Q 0.00458289 -S 1,EXTERNAL,vss -Q 0.00575064 -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a23_x1.ap b/alliance/share/cells/sxlib/noa2a2a23_x1.ap deleted file mode 100644 index a7d59c4a..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x1.ap +++ /dev/null @@ -1,124 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a23_x1,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 1000,2000,ref_ref,i5_20 -R 1000,2500,ref_ref,i5_25 -R 1000,3000,ref_ref,i5_30 -R 1000,1500,ref_ref,i5_15 -R 2000,1500,ref_ref,i3_15 -R 2000,2500,ref_ref,i3_25 -R 2000,3000,ref_ref,i3_30 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2000,2000,ref_ref,i3_20 -R 1500,1500,ref_ref,i4_15 -R 1500,2000,ref_ref,i4_20 -R 1500,2500,ref_ref,i4_25 -R 500,2500,ref_ref,nq_25 -R 500,2000,ref_ref,nq_20 -R 500,1500,ref_ref,nq_15 -R 500,3500,ref_ref,nq_35 -R 500,3000,ref_ref,nq_30 -R 4000,2000,ref_ref,i1_20 -R 4500,2500,ref_ref,i0_25 -R 4500,2000,ref_ref,i0_20 -R 4500,1500,ref_ref,i0_15 -R 4500,3000,ref_ref,i0_30 -R 4000,3000,ref_ref,i1_30 -R 4000,2500,ref_ref,i1_25 -R 4000,1500,ref_ref,i1_15 -R 500,1000,ref_ref,nq_10 -R 1500,3000,ref_ref,i4_30 -R 1500,3500,ref_ref,i4_35 -S 1000,1500,1000,3000,200,i5,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 2000,1500,2000,3000,200,i3,DOWN,CALU1 -S 4500,1500,4500,3000,200,i0,DOWN,CALU1 -S 4000,1500,4000,3000,200,i1,DOWN,CALU1 -S 500,1000,500,3500,200,nq,DOWN,CALU1 -S 1500,1500,1500,3500,200,i4,DOWN,CALU1 -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 1800,100,1800,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,UP,PDIF -S 4700,300,4700,1000,200,*,DOWN,ALU1 -S 4400,1400,4400,2600,100,*,DOWN,POLY -S 4400,100,4400,1400,100,*,UP,NTRANS -S 4400,2600,4400,4900,100,*,UP,PTRANS -S 4100,2800,4100,4700,300,*,UP,PDIF -S 3800,2600,3800,4900,100,*,UP,PTRANS -S 1000,1500,1000,3000,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,1400,1900,1400,100,*,LEFT,POLY -S 1200,1400,1400,1400,100,*,RIGHT,POLY -S 1400,1400,1400,2600,100,*,UP,POLY -S 1200,2600,1400,2600,100,*,LEFT,POLY -S 600,2600,900,2600,100,*,RIGHT,POLY -S 900,1400,900,2600,100,*,DOWN,POLY -S 500,950,500,3550,200,*,DOWN,ALU1 -S 450,3500,900,3500,200,*,RIGHT,ALU1 -S 3500,4000,3500,4700,200,*,UP,ALU1 -S 2100,3500,4100,3500,100,*,RIGHT,ALU1 -S 4100,3500,4100,4000,100,*,UP,ALU1 -S 4700,2800,4700,4700,300,*,UP,PDIF -S 4700,3500,4700,4600,200,*,DOWN,ALU1 -S 3700,300,3700,1200,300,*,DOWN,NDIF -S 4000,100,4000,1400,100,*,UP,NTRANS -S 4700,300,4700,1200,300,*,DOWN,NDIF -S 4000,1400,4000,2500,100,*,UP,POLY -S 3800,2500,4000,2500,100,*,LEFT,POLY -S 3800,2500,3800,2700,100,*,UP,POLY -S 2500,300,2500,1200,300,*,DOWN,NDIF -S 2200,100,2200,1400,100,*,UP,NTRANS -S 2200,1400,2400,1400,100,*,RIGHT,POLY -S 800,100,800,1400,100,*,UP,NTRANS -S 500,300,500,1200,300,*,DOWN,NDIF -S 800,1400,900,1400,100,*,LEFT,POLY -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 4500,1500,4500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 2700,2800,2700,4100,300,*,UP,PDIF -S 3500,2800,3500,4100,300,*,UP,PDIF -S 450,1000,3700,1000,200,*,LEFT,ALU1 -V 1500,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 3900,2500,CONT_POLY,* -V 4700,1000,CONT_DIF_N,* -V 4100,4000,CONT_DIF_P,* -V 4700,4000,CONT_DIF_P,* -V 3100,4600,CONT_BODY_N,* -V 2500,2500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 3500,4000,CONT_DIF_P,* -V 4700,4500,CONT_DIF_P,* -V 4700,3500,CONT_DIF_P,* -V 3700,1000,CONT_DIF_N,* -V 4700,500,CONT_DIF_N,* -V 2500,500,CONT_DIF_N,* -V 500,500,CONT_DIF_N,* -V 3100,400,CONT_BODY_P,* -V 4500,2500,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a23_x1.sym b/alliance/share/cells/sxlib/noa2a2a23_x1.sym deleted file mode 100644 index 87e8c14f..00000000 Binary files a/alliance/share/cells/sxlib/noa2a2a23_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a2a23_x1.vbe b/alliance/share/cells/sxlib/noa2a2a23_x1.vbe deleted file mode 100644 index 2d90886a..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x1.vbe +++ /dev/null @@ -1,56 +0,0 @@ -ENTITY noa2a2a23_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 13; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT cin_i4 : NATURAL := 14; - CONSTANT cin_i5 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 2850; - CONSTANT rdown_i3_nq : NATURAL := 2850; - CONSTANT rdown_i4_nq : NATURAL := 2850; - CONSTANT rdown_i5_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 4690; - CONSTANT rup_i1_nq : NATURAL := 4690; - CONSTANT rup_i2_nq : NATURAL := 4690; - CONSTANT rup_i3_nq : NATURAL := 4690; - CONSTANT rup_i4_nq : NATURAL := 4690; - CONSTANT rup_i5_nq : NATURAL := 4690; - CONSTANT tphl_i5_nq : NATURAL := 178; - CONSTANT tphl_i4_nq : NATURAL := 250; - CONSTANT tphl_i2_nq : NATURAL := 307; - CONSTANT tplh_i1_nq : NATURAL := 388; - CONSTANT tphl_i3_nq : NATURAL := 398; - CONSTANT tplh_i4_nq : NATURAL := 416; - CONSTANT tplh_i0_nq : NATURAL := 425; - CONSTANT tplh_i3_nq : NATURAL := 438; - CONSTANT tplh_i5_nq : NATURAL := 464; - CONSTANT tplh_i2_nq : NATURAL := 479; - CONSTANT tphl_i0_nq : NATURAL := 525; - CONSTANT tphl_i1_nq : NATURAL := 643; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a2a23_x1; - -ARCHITECTURE behaviour_data_flow OF noa2a2a23_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a2a23_x1" - SEVERITY WARNING; - nq <= not ((((i0 and i1) or (i2 and i3)) or (i4 and i5))) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a2a23_x1.vhd b/alliance/share/cells/sxlib/noa2a2a23_x1.vhd deleted file mode 100644 index 13c08812..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x1.vhd +++ /dev/null @@ -1,24 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a2a23_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a2a23_x1; - -ARCHITECTURE RTL OF noa2a2a23_x1 IS -BEGIN - nq <= NOT((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a2a23_x4.al b/alliance/share/cells/sxlib/noa2a2a23_x4.al deleted file mode 100644 index 5bd111a2..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x4.al +++ /dev/null @@ -1,62 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a23_x4,L,30/10/99 -C i0,IN,EXTERNAL,15 -C i1,IN,EXTERNAL,16 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,10 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,8 -C nq,OUT,EXTERNAL,13 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,11,4,14,0,0.75,0.75,7.3,7.3,17.7,9.75,tr_00018 -T P,0.35,5.9,5,16,14,0,0.75,0.75,13.3,13.3,10.5,11.25,tr_00017 -T P,0.35,5.9,13,11,14,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00016 -T P,0.35,5.9,14,11,13,0,0.75,0.75,13.3,13.3,15.9,11.25,tr_00015 -T P,0.35,5.9,14,15,5,0,0.75,0.75,13.3,13.3,12.3,11.25,tr_00014 -T P,0.35,5.9,5,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00013 -T P,0.35,5.9,6,9,5,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00012 -T P,0.35,5.9,4,8,6,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00011 -T P,0.35,5.9,6,7,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T N,0.35,1.4,1,4,11,0,0.75,0.75,4.3,4.3,17.7,3,tr_00009 -T N,0.35,2.9,1,15,12,0,0.75,0.75,7.3,7.3,12.3,2.25,tr_00008 -T N,0.35,2.9,12,16,4,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00007 -T N,0.35,2.9,13,11,1,0,0.75,0.75,7.3,7.3,14.1,2.25,tr_00006 -T N,0.35,2.9,13,11,1,0,0.75,0.75,7.3,7.3,15.9,2.25,tr_00005 -T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,2.4,2.25,tr_00004 -T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00003 -T N,0.35,2.9,4,7,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,2,10,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 16,EXTERNAL,i1 -Q 0.00247612 -S 15,EXTERNAL,i0 -Q 0.00232574 -S 14,EXTERNAL,vdd -Q 0.00830269 -S 13,EXTERNAL,nq -Q 0.0023502 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0.0053368 -S 10,EXTERNAL,i3 -Q 0.00262649 -S 9,EXTERNAL,i2 -Q 0.00254552 -S 8,EXTERNAL,i5 -Q 0.0027653 -S 7,EXTERNAL,i4 -Q 0.00304715 -S 6,INTERNAL -Q 0.00199441 -S 5,INTERNAL -Q 0.00181815 -S 4,INTERNAL -Q 0.00716684 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00624627 -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a23_x4.ap b/alliance/share/cells/sxlib/noa2a2a23_x4.ap deleted file mode 100644 index 2f058c38..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x4.ap +++ /dev/null @@ -1,156 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a23_x4,P, 6/ 9/2000,100 -A 0,0,6500,5000 -R 1000,2000,ref_ref,i5_20 -R 1000,2500,ref_ref,i5_25 -R 1000,3000,ref_ref,i5_30 -R 1000,1500,ref_ref,i5_15 -R 2000,1500,ref_ref,i3_15 -R 2000,2500,ref_ref,i3_25 -R 2000,3000,ref_ref,i3_30 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2000,2000,ref_ref,i3_20 -R 1500,1500,ref_ref,i4_15 -R 1500,2000,ref_ref,i4_20 -R 1500,2500,ref_ref,i4_25 -R 1500,3000,ref_ref,i4_30 -R 1500,3500,ref_ref,i4_35 -R 4000,2000,ref_ref,i0_20 -R 4000,2500,ref_ref,i0_25 -R 3500,2000,ref_ref,i1_20 -R 3500,1500,ref_ref,i1_15 -R 3500,2500,ref_ref,i1_25 -R 3500,3000,ref_ref,i1_30 -R 4000,3000,ref_ref,i0_30 -R 4000,1500,ref_ref,i0_15 -R 5000,2000,ref_ref,nq_20 -R 5000,2500,ref_ref,nq_25 -R 5000,3000,ref_ref,nq_30 -R 5000,3500,ref_ref,nq_35 -R 5000,1500,ref_ref,nq_15 -R 5000,4000,ref_ref,nq_40 -S 5700,1500,5900,1500,300,*,RIGHT,POLY -S 5300,2000,5500,2000,300,*,LEFT,POLY -S 5000,300,5000,1500,300,*,DOWN,NDIF -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 1800,100,1800,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,UP,PDIF -S 1000,1500,1000,3000,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,1400,1900,1400,100,*,LEFT,POLY -S 1200,1400,1400,1400,100,*,RIGHT,POLY -S 1400,1400,1400,2600,100,*,UP,POLY -S 1200,2600,1400,2600,100,*,LEFT,POLY -S 600,2600,900,2600,100,*,RIGHT,POLY -S 900,1400,900,2600,100,*,DOWN,POLY -S 2500,300,2500,1200,300,*,DOWN,NDIF -S 2200,100,2200,1400,100,*,UP,NTRANS -S 2200,1400,2400,1400,100,*,RIGHT,POLY -S 800,100,800,1400,100,*,UP,NTRANS -S 500,300,500,1200,300,*,DOWN,NDIF -S 800,1400,900,1400,100,*,LEFT,POLY -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 0,3900,6500,3900,2400,*,RIGHT,NWELL -S 0,300,6500,300,600,vss,RIGHT,CALU1 -S 0,4700,6500,4700,600,vdd,RIGHT,CALU1 -S 500,3450,900,3450,100,*,LEFT,ALU1 -S 500,1000,500,3450,100,*,DOWN,ALU1 -S 3500,1500,3500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 4400,3500,4400,4600,200,*,DOWN,ALU1 -S 3800,3500,3800,4000,100,*,UP,ALU1 -S 5600,3500,5600,4600,200,*,DOWN,ALU1 -S 3500,1400,3500,2500,100,*,UP,POLY -S 4100,1400,4100,2600,100,*,DOWN,POLY -S 3500,1400,3700,1400,100,*,LEFT,POLY -S 4700,1400,4700,2600,100,*,DOWN,POLY -S 5300,1400,5300,2600,100,*,DOWN,POLY -S 5300,100,5300,1400,100,*,DOWN,NTRANS -S 4700,100,4700,1400,100,*,UP,NTRANS -S 5600,300,5600,1200,300,*,DOWN,NDIF -S 4400,300,4400,1200,300,*,DOWN,NDIF -S 3400,300,3400,1200,300,*,DOWN,NDIF -S 3700,100,3700,1400,100,*,UP,NTRANS -S 4100,100,4100,1400,100,*,UP,NTRANS -S 4100,2600,4100,4900,100,*,UP,PTRANS -S 3800,2800,3800,4700,300,*,UP,PDIF -S 4400,2800,4400,4700,300,*,UP,PDIF -S 5600,2800,5600,4700,300,*,UP,PDIF -S 5000,2800,5000,4700,300,*,UP,PDIF -S 5300,2600,5300,4900,100,*,UP,PTRANS -S 4700,2600,4700,4900,100,*,UP,PTRANS -S 3500,2600,3500,4900,100,*,UP,PTRANS -S 5900,600,5900,1400,100,*,DOWN,NTRANS -S 5900,2600,5900,3900,100,*,UP,PTRANS -S 6200,800,6200,1200,300,*,DOWN,NDIF -S 6200,2800,6200,3700,300,*,UP,PDIF -S 2700,2800,2700,4000,300,*,UP,PDIF -S 3250,2800,3250,4600,200,*,DOWN,PDIF -S 5000,1450,5000,4050,200,*,DOWN,ALU1 -S 5900,1400,5900,2600,100,*,UP,POLY -S 4700,2000,5300,2000,100,*,RIGHT,POLY -S 500,1000,5700,1000,100,*,RIGHT,ALU1 -S 5700,1000,5700,1500,100,*,UP,ALU1 -S 5500,2000,6200,2000,100,*,RIGHT,ALU1 -S 6200,1000,6200,3500,100,*,DOWN,ALU1 -S 2100,3500,3800,3500,100,*,RIGHT,ALU1 -S 1000,1500,1000,3000,200,i5,DOWN,CALU1 -S 2000,1500,2000,3000,200,i3,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 1500,1500,1500,3500,200,i4,DOWN,CALU1 -S 4000,1500,4000,3000,200,i0,DOWN,CALU1 -S 3500,1500,3500,3000,200,i1,DOWN,CALU1 -S 5000,1500,5000,4000,200,nq,DOWN,CALU1 -V 5000,1500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2500,2500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2500,500,CONT_DIF_N,* -V 500,500,CONT_DIF_N,* -V 4000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 5600,500,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 4400,500,CONT_DIF_N,* -V 5000,3000,CONT_DIF_P,* -V 5600,4000,CONT_DIF_P,* -V 5600,4500,CONT_DIF_P,* -V 5600,3500,CONT_DIF_P,* -V 3800,4000,CONT_DIF_P,* -V 4400,3500,CONT_DIF_P,* -V 4400,4500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 5000,4000,CONT_DIF_P,* -V 5000,3500,CONT_DIF_P,* -V 6200,1000,CONT_DIF_N,* -V 6200,3000,CONT_DIF_P,* -V 6200,3500,CONT_DIF_P,* -V 6200,4600,CONT_BODY_N,* -V 6200,300,CONT_BODY_P,* -V 3200,4600,CONT_DIF_P,* -V 5500,2000,CONT_POLY,* -V 5700,1500,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a23_x4.sym b/alliance/share/cells/sxlib/noa2a2a23_x4.sym deleted file mode 100644 index 2fd94d25..00000000 Binary files a/alliance/share/cells/sxlib/noa2a2a23_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a2a23_x4.vbe b/alliance/share/cells/sxlib/noa2a2a23_x4.vbe deleted file mode 100644 index 32820940..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x4.vbe +++ /dev/null @@ -1,56 +0,0 @@ -ENTITY noa2a2a23_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3250; - CONSTANT cin_i0 : NATURAL := 13; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT cin_i4 : NATURAL := 14; - CONSTANT cin_i5 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rdown_i4_nq : NATURAL := 810; - CONSTANT rdown_i5_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT rup_i4_nq : NATURAL := 890; - CONSTANT rup_i5_nq : NATURAL := 890; - CONSTANT tphl_i5_nq : NATURAL := 496; - CONSTANT tphl_i4_nq : NATURAL := 574; - CONSTANT tphl_i2_nq : NATURAL := 620; - CONSTANT tphl_i3_nq : NATURAL := 716; - CONSTANT tplh_i1_nq : NATURAL := 778; - CONSTANT tplh_i0_nq : NATURAL := 814; - CONSTANT tplh_i4_nq : NATURAL := 819; - CONSTANT tplh_i3_nq : NATURAL := 833; - CONSTANT tphl_i0_nq : NATURAL := 834; - CONSTANT tplh_i5_nq : NATURAL := 865; - CONSTANT tplh_i2_nq : NATURAL := 873; - CONSTANT tphl_i1_nq : NATURAL := 955; - CONSTANT transistors : NATURAL := 18 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a2a23_x4; - -ARCHITECTURE behaviour_data_flow OF noa2a2a23_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a2a23_x4" - SEVERITY WARNING; - nq <= not ((((i0 and i1) or (i2 and i3)) or (i4 and i5))) after 1600 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a2a23_x4.vhd b/alliance/share/cells/sxlib/noa2a2a23_x4.vhd deleted file mode 100644 index c7141298..00000000 --- a/alliance/share/cells/sxlib/noa2a2a23_x4.vhd +++ /dev/null @@ -1,24 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a2a23_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a2a23_x4; - -ARCHITECTURE RTL OF noa2a2a23_x4 IS -BEGIN - nq <= NOT((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x1.al b/alliance/share/cells/sxlib/noa2a2a2a24_x1.al deleted file mode 100644 index 2221c84b..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x1.al +++ /dev/null @@ -1,66 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a2a24_x1,L,30/10/99 -C i0,IN,EXTERNAL,18 -C i1,IN,EXTERNAL,17 -C i2,IN,EXTERNAL,16 -C i3,IN,EXTERNAL,15 -C i4,IN,EXTERNAL,10 -C i5,IN,EXTERNAL,9 -C i6,IN,EXTERNAL,8 -C i7,IN,EXTERNAL,7 -C nq,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,13,15,6,0,0.75,0.75,13.3,13.3,10.8,11.25,tr_00016 -T P,0.35,5.9,13,17,14,0,0.75,0.75,13.3,13.3,16.2,11.25,tr_00015 -T P,0.35,5.9,3,7,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00014 -T P,0.35,5.9,14,18,13,0,0.75,0.75,13.3,13.3,18,11.25,tr_00013 -T P,0.35,5.9,6,16,13,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00012 -T P,0.35,5.9,6,10,5,0,0.75,0.75,13.3,13.3,9,11.25,tr_00011 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 -T P,0.35,5.9,5,8,3,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00009 -T N,0.35,2.9,3,10,1,0,0.75,0.75,7.3,7.3,9,2.25,tr_00008 -T N,0.35,2.9,11,15,3,0,0.75,0.75,7.3,7.3,10.8,2.25,tr_00007 -T N,0.35,2.9,3,8,4,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 -T N,0.35,2.9,2,16,11,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00005 -T N,0.35,2.9,2,18,12,0,0.75,0.75,7.3,7.3,18,2.25,tr_00004 -T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,12,17,3,0,0.75,0.75,7.3,7.3,16.2,2.25,tr_00002 -T N,0.35,2.9,4,7,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 18,EXTERNAL,i0 -Q 0.00260759 -S 17,EXTERNAL,i1 -Q 0.00260759 -S 16,EXTERNAL,i2 -Q 0.00232574 -S 15,EXTERNAL,i3 -Q 0.00232574 -S 14,EXTERNAL,vdd -Q 0.00670525 -S 13,INTERNAL -Q 0.00198726 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i4 -Q 0.00232574 -S 9,EXTERNAL,i5 -Q 0.00232574 -S 8,EXTERNAL,i6 -Q 0.00269068 -S 7,EXTERNAL,i7 -Q 0.00260759 -S 6,INTERNAL -Q 0.00256527 -S 5,INTERNAL -Q 0.00324886 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,nq -Q 0.00490604 -S 2,EXTERNAL,vss -Q 0.00711654 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x1.ap b/alliance/share/cells/sxlib/noa2a2a2a24_x1.ap deleted file mode 100644 index eb9e15df..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x1.ap +++ /dev/null @@ -1,157 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a2a24_x1,P, 6/ 9/2000,100 -A 0,0,7000,5000 -R 6000,3500,ref_ref,i0_35 -R 6000,3000,ref_ref,i0_30 -R 6000,2500,ref_ref,i0_25 -R 6000,2000,ref_ref,i0_20 -R 6000,1500,ref_ref,i0_15 -R 5500,3500,ref_ref,i1_35 -R 5500,3000,ref_ref,i1_30 -R 5500,2500,ref_ref,i1_25 -R 5500,2000,ref_ref,i1_20 -R 5500,1500,ref_ref,i1_15 -R 4000,3000,ref_ref,i2_30 -R 4000,2500,ref_ref,i2_25 -R 4000,2000,ref_ref,i2_20 -R 4000,1500,ref_ref,i2_15 -R 3500,3000,ref_ref,i3_30 -R 3500,2500,ref_ref,i3_25 -R 3500,2000,ref_ref,i3_20 -R 3500,1500,ref_ref,i3_15 -R 3000,3000,ref_ref,i4_30 -R 3000,2500,ref_ref,i4_25 -R 3000,2000,ref_ref,i4_20 -R 3000,1500,ref_ref,i4_15 -R 2500,3000,ref_ref,i5_30 -R 2500,2500,ref_ref,i5_25 -R 2500,2000,ref_ref,i5_20 -R 2500,1500,ref_ref,i5_15 -R 1500,3000,ref_ref,i6_30 -R 1500,2500,ref_ref,i6_25 -R 1500,2000,ref_ref,i6_20 -R 1500,1500,ref_ref,i6_15 -R 1000,3500,ref_ref,nq_35 -R 1000,3000,ref_ref,nq_30 -R 1000,2500,ref_ref,nq_25 -R 1000,2000,ref_ref,nq_20 -R 1000,1500,ref_ref,nq_15 -R 1000,1000,ref_ref,nq_10 -R 500,3000,ref_ref,i7_30 -R 500,2500,ref_ref,i7_25 -R 500,2000,ref_ref,i7_20 -R 500,1500,ref_ref,i7_15 -R 500,1000,ref_ref,i7_10 -S 4000,2500,4200,2500,300,*,RIGHT,POLY -S 300,300,300,1200,300,*,DOWN,NDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 5400,100,5400,1400,100,*,UP,NTRANS -S 3900,300,3900,1200,300,*,DOWN,NDIF -S 900,300,900,1200,300,*,DOWN,NDIF -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 2400,100,2400,1400,100,*,UP,NTRANS -S 6000,100,6000,1400,100,*,UP,NTRANS -S 4200,100,4200,1400,100,*,UP,NTRANS -S 5700,300,5700,1200,300,*,DOWN,NDIF -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 3600,100,3600,1400,100,*,UP,NTRANS -S 4500,300,4500,1200,300,*,DOWN,NDIF -S 3000,100,3000,1400,100,*,UP,NTRANS -S 5100,300,5100,1200,300,*,DOWN,NDIF -S 6300,800,6300,1200,300,*,DOWN,NDIF -S 3300,300,3300,1200,300,*,DOWN,NDIF -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 6000,1400,6000,2600,100,*,DOWN,POLY -S 4200,1400,4200,2600,100,*,DOWN,POLY -S 5400,1400,5400,2600,100,*,DOWN,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 6300,300,6300,1000,200,*,DOWN,ALU1 -S 0,3900,7000,3900,2400,*,RIGHT,NWELL -S 0,300,7000,300,600,vss,RIGHT,CALU1 -S 0,4700,7000,4700,600,vdd,RIGHT,CALU1 -S 1500,3500,1500,4000,100,*,DOWN,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 2100,4000,4500,4000,100,*,RIGHT,ALU1 -S 1500,3500,2700,3500,100,*,RIGHT,ALU1 -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 3300,2800,3300,4700,300,*,UP,PDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 3900,2800,3900,4700,300,*,UP,PDIF -S 4500,2800,4500,4700,300,*,UP,PDIF -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 6000,2600,6000,4900,100,*,UP,PTRANS -S 5700,2800,5700,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 5100,2800,5100,4700,300,*,UP,PDIF -S 5400,2600,5400,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,UP,PDIF -S 6300,2800,6300,4200,300,*,UP,PDIF -S 6300,4000,6300,4600,200,*,DOWN,ALU1 -S 1500,1500,1500,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 3500,1500,3500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 6000,1500,6000,3500,100,*,UP,ALU1 -S 5500,1500,5500,3500,100,*,UP,ALU1 -S 5000,4000,5700,4000,100,*,LEFT,ALU1 -S 5000,3500,5000,4000,100,*,DOWN,ALU1 -S 3900,3500,5000,3500,100,*,LEFT,ALU1 -S 950,1000,5100,1000,200,*,LEFT,ALU1 -S 1000,950,1000,3550,200,*,DOWN,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1200,2500,1500,2500,300,*,LEFT,POLY -S 3300,3500,3300,4000,100,*,UP,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -S 6000,1500,6000,3500,200,i0,DOWN,CALU1 -S 5500,1500,5500,3500,200,i1,DOWN,CALU1 -S 4000,1500,4000,3000,200,i2,DOWN,CALU1 -S 3500,1500,3500,3000,200,i3,DOWN,CALU1 -S 3000,1500,3000,3000,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i5,DOWN,CALU1 -S 1500,1500,1500,3000,200,i6,DOWN,CALU1 -S 1000,1000,1000,3500,200,nq,DOWN,CALU1 -S 500,1000,500,3000,200,i7,DOWN,CALU1 -V 3300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 5700,4000,CONT_DIF_P,* -V 5100,4500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 6700,4700,CONT_BODY_N,* -V 6300,4000,CONT_DIF_P,* -V 6300,1000,CONT_DIF_N,* -V 6700,300,CONT_BODY_P,* -V 500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 4000,2500,CONT_POLY,* -V 5500,2500,CONT_POLY,* -V 6000,2500,CONT_POLY,* -V 3300,3500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x1.sym b/alliance/share/cells/sxlib/noa2a2a2a24_x1.sym deleted file mode 100644 index 85b0df92..00000000 Binary files a/alliance/share/cells/sxlib/noa2a2a2a24_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x1.vbe b/alliance/share/cells/sxlib/noa2a2a2a24_x1.vbe deleted file mode 100644 index ed253ca4..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x1.vbe +++ /dev/null @@ -1,69 +0,0 @@ -ENTITY noa2a2a2a24_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 3500; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 13; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT cin_i5 : NATURAL := 13; - CONSTANT cin_i6 : NATURAL := 14; - CONSTANT cin_i7 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i2_nq : NATURAL := 2850; - CONSTANT rdown_i3_nq : NATURAL := 2850; - CONSTANT rdown_i4_nq : NATURAL := 2850; - CONSTANT rdown_i5_nq : NATURAL := 2850; - CONSTANT rdown_i6_nq : NATURAL := 2850; - CONSTANT rdown_i7_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 6190; - CONSTANT rup_i1_nq : NATURAL := 6190; - CONSTANT rup_i2_nq : NATURAL := 6190; - CONSTANT rup_i3_nq : NATURAL := 6190; - CONSTANT rup_i4_nq : NATURAL := 6190; - CONSTANT rup_i5_nq : NATURAL := 6190; - CONSTANT rup_i6_nq : NATURAL := 6190; - CONSTANT rup_i7_nq : NATURAL := 6190; - CONSTANT tphl_i7_nq : NATURAL := 200; - CONSTANT tphl_i6_nq : NATURAL := 270; - CONSTANT tphl_i5_nq : NATURAL := 329; - CONSTANT tphl_i4_nq : NATURAL := 419; - CONSTANT tplh_i6_nq : NATURAL := 535; - CONSTANT tphl_i2_nq : NATURAL := 550; - CONSTANT tplh_i1_nq : NATURAL := 562; - CONSTANT tplh_i7_nq : NATURAL := 591; - CONSTANT tplh_i0_nq : NATURAL := 606; - CONSTANT tplh_i4_nq : NATURAL := 613; - CONSTANT tplh_i3_nq : NATURAL := 616; - CONSTANT tphl_i0_nq : NATURAL := 649; - CONSTANT tplh_i2_nq : NATURAL := 662; - CONSTANT tplh_i5_nq : NATURAL := 662; - CONSTANT tphl_i3_nq : NATURAL := 667; - CONSTANT tphl_i1_nq : NATURAL := 775; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - i7 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a2a2a24_x1; - -ARCHITECTURE behaviour_data_flow OF noa2a2a2a24_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a2a2a24_x1" - SEVERITY WARNING; - nq <= not (((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and - i7))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x1.vhd b/alliance/share/cells/sxlib/noa2a2a2a24_x1.vhd deleted file mode 100644 index dbac8f6e..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x1.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a2a2a24_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - i7 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a2a2a24_x1; - -ARCHITECTURE RTL OF noa2a2a2a24_x1 IS -BEGIN - nq <= NOT(((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)) OR (i6 AND i7))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x4.al b/alliance/share/cells/sxlib/noa2a2a2a24_x4.al deleted file mode 100644 index 63a60e34..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x4.al +++ /dev/null @@ -1,76 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a2a24_x4,L,30/10/99 -C i0,IN,EXTERNAL,20 -C i1,IN,EXTERNAL,15 -C i2,IN,EXTERNAL,16 -C i3,IN,EXTERNAL,17 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,8 -C i6,IN,EXTERNAL,9 -C i7,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,19 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,18,2,14,0,0.75,0.75,7.3,7.3,23.7,9.75,tr_00022 -T P,0.35,5.9,13,15,14,0,0.75,0.75,13.3,13.3,16.5,11.25,tr_00021 -T P,0.35,5.9,14,18,19,0,0.75,0.75,13.3,13.3,21.9,11.25,tr_00020 -T P,0.35,5.9,19,18,14,0,0.75,0.75,13.3,13.3,20.1,11.25,tr_00019 -T P,0.35,5.9,14,20,13,0,0.75,0.75,13.3,13.3,18.3,11.25,tr_00018 -T P,0.35,5.9,5,9,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00017 -T P,0.35,5.9,5,8,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00016 -T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,9,11.25,tr_00015 -T P,0.35,5.9,6,16,13,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00014 -T P,0.35,5.9,2,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00013 -T P,0.35,5.9,13,17,6,0,0.75,0.75,13.3,13.3,10.8,11.25,tr_00012 -T N,0.35,1.4,3,2,18,0,0.75,0.75,4.3,4.3,23.7,3,tr_00011 -T N,0.35,2.9,3,20,12,0,0.75,0.75,7.3,7.3,18.3,2.25,tr_00010 -T N,0.35,2.9,19,18,3,0,0.75,0.75,7.3,7.3,21.9,2.25,tr_00009 -T N,0.35,2.9,12,15,2,0,0.75,0.75,7.3,7.3,17.1,2.25,tr_00008 -T N,0.35,2.9,19,18,3,0,0.75,0.75,7.3,7.3,20.1,2.25,tr_00007 -T N,0.35,2.9,1,10,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00006 -T N,0.35,2.9,2,9,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 -T N,0.35,2.9,11,17,2,0,0.75,0.75,7.3,7.3,10.8,2.25,tr_00004 -T N,0.35,2.9,2,7,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00003 -T N,0.35,2.9,3,16,11,0,0.75,0.75,7.3,7.3,12,2.25,tr_00002 -T N,0.35,2.9,4,8,3,0,0.75,0.75,7.3,7.3,7.8,2.25,tr_00001 -S 20,EXTERNAL,i0 -Q 0.00284261 -S 19,EXTERNAL,nq -Q 0.0023502 -S 18,INTERNAL -Q 0.00547561 -S 17,EXTERNAL,i3 -Q 0.00232574 -S 16,EXTERNAL,i2 -Q 0.00254552 -S 15,EXTERNAL,i1 -Q 0.00254552 -S 14,EXTERNAL,vdd -Q 0.00984486 -S 13,INTERNAL -Q 0.00193089 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i7 -Q 0.00260759 -S 9,EXTERNAL,i6 -Q 0.00269068 -S 8,EXTERNAL,i5 -Q 0.00232574 -S 7,EXTERNAL,i4 -Q 0.00232574 -S 6,INTERNAL -Q 0.00256527 -S 5,INTERNAL -Q 0.00324886 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vss -Q 0.00778843 -S 2,INTERNAL -Q 0.00816047 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x4.ap b/alliance/share/cells/sxlib/noa2a2a2a24_x4.ap deleted file mode 100644 index 54f0b8c1..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x4.ap +++ /dev/null @@ -1,194 +0,0 @@ -V ALLIANCE : 6 -H noa2a2a2a24_x4,P, 6/ 9/2000,100 -A 0,0,8500,5000 -R 6500,3500,ref_ref,i0_35 -R 5500,2000,ref_ref,i1_20 -R 5500,2500,ref_ref,i1_25 -R 5500,3000,ref_ref,i1_30 -R 5500,1500,ref_ref,i1_15 -R 6500,1500,ref_ref,i0_15 -R 6500,2000,ref_ref,i0_20 -R 6500,2500,ref_ref,i0_25 -R 6500,3000,ref_ref,i0_30 -R 7000,4000,ref_ref,nq_40 -R 7000,2000,ref_ref,nq_20 -R 7000,1500,ref_ref,nq_15 -R 7000,3500,ref_ref,nq_35 -R 7000,3000,ref_ref,nq_30 -R 7000,2500,ref_ref,nq_25 -R 500,1000,ref_ref,i7_10 -R 500,1500,ref_ref,i7_15 -R 500,2000,ref_ref,i7_20 -R 500,2500,ref_ref,i7_25 -R 500,3000,ref_ref,i7_30 -R 1500,1500,ref_ref,i6_15 -R 1500,2000,ref_ref,i6_20 -R 1500,2500,ref_ref,i6_25 -R 1500,3000,ref_ref,i6_30 -R 2500,1500,ref_ref,i5_15 -R 2500,2000,ref_ref,i5_20 -R 2500,2500,ref_ref,i5_25 -R 2500,3000,ref_ref,i5_30 -R 3000,1500,ref_ref,i4_15 -R 3000,2000,ref_ref,i4_20 -R 3000,2500,ref_ref,i4_25 -R 3000,3000,ref_ref,i4_30 -R 3500,1500,ref_ref,i3_15 -R 3500,2000,ref_ref,i3_20 -R 3500,2500,ref_ref,i3_25 -R 3500,3000,ref_ref,i3_30 -R 4000,1500,ref_ref,i2_15 -R 4000,2000,ref_ref,i2_20 -R 4000,2500,ref_ref,i2_25 -R 4000,3000,ref_ref,i2_30 -S 7700,1500,7900,1500,300,*,RIGHT,POLY -S 7300,2000,7500,2000,300,*,LEFT,POLY -S 7000,300,7000,1500,300,*,DOWN,NDIF -S 4000,2600,4200,2600,100,*,LEFT,POLY -S 4000,1400,4000,2600,100,*,DOWN,POLY -S 2600,1400,2600,2600,100,*,DOWN,POLY -S 2600,100,2600,1400,100,*,UP,NTRANS -S 2300,300,2300,1200,300,*,DOWN,NDIF -S 4000,100,4000,1400,100,*,UP,NTRANS -S 4300,300,4300,1200,300,*,DOWN,NDIF -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 900,3500,1000,3500,100,*,RIGHT,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -S 3300,3500,3300,4000,100,*,UP,ALU1 -S 1200,2500,1500,2500,300,*,LEFT,POLY -S 500,1000,500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 3500,1500,3500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 1500,1500,1500,3000,100,*,UP,ALU1 -S 300,2800,300,4700,300,*,UP,PDIF -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 3900,2800,3900,4700,300,*,UP,PDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 3300,2800,3300,4700,300,*,UP,PDIF -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1500,3500,2700,3500,100,*,RIGHT,ALU1 -S 2100,4000,4500,4000,100,*,RIGHT,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 1500,3500,1500,4000,100,*,DOWN,ALU1 -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 3300,300,3300,1200,300,*,DOWN,NDIF -S 3000,100,3000,1400,100,*,UP,NTRANS -S 3600,100,3600,1400,100,*,UP,NTRANS -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 900,300,900,1200,300,*,DOWN,NDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 300,300,300,1200,300,*,DOWN,NDIF -S 0,300,8500,300,600,vss,RIGHT,CALU1 -S 0,3900,8500,3900,2400,*,RIGHT,NWELL -S 0,4700,8500,4700,600,vdd,RIGHT,CALU1 -S 4500,2800,4500,4700,300,*,UP,PDIF -S 7600,3500,7600,4600,200,*,DOWN,ALU1 -S 5200,4000,5200,4600,200,*,DOWN,ALU1 -S 6400,4000,6400,4600,200,*,DOWN,ALU1 -S 5800,3500,5800,4000,100,*,UP,ALU1 -S 7300,1400,7300,2600,100,*,DOWN,POLY -S 6700,1400,6700,2600,100,*,DOWN,POLY -S 6700,100,6700,1400,100,*,UP,NTRANS -S 5700,100,5700,1400,100,*,UP,NTRANS -S 5400,300,5400,1200,300,*,DOWN,NDIF -S 7300,100,7300,1400,100,*,DOWN,NTRANS -S 6400,300,6400,1200,300,*,DOWN,NDIF -S 7600,300,7600,1200,300,*,DOWN,NDIF -S 6100,100,6100,1400,100,*,UP,NTRANS -S 6100,2600,6100,4900,100,*,UP,PTRANS -S 5800,2800,5800,4700,300,*,UP,PDIF -S 7000,2800,7000,4700,300,*,UP,PDIF -S 7600,2800,7600,4700,300,*,UP,PDIF -S 6700,2600,6700,4900,100,*,UP,PTRANS -S 6400,2800,6400,4700,300,*,UP,PDIF -S 7300,2600,7300,4900,100,*,UP,PTRANS -S 5500,2600,5500,4900,100,*,UP,PTRANS -S 5200,2800,5200,4700,300,*,UP,PDIF -S 6500,1500,6500,3500,100,*,UP,ALU1 -S 5500,1500,5500,3000,100,*,UP,ALU1 -S 1000,1000,5400,1000,100,*,RIGHT,ALU1 -S 7900,600,7900,1400,100,*,DOWN,NTRANS -S 7900,2600,7900,3900,100,*,UP,PTRANS -S 8200,800,8200,1200,300,*,UP,NDIF -S 8200,2800,8200,3700,300,*,UP,PDIF -S 8200,1000,8200,3500,100,*,UP,ALU1 -S 7000,1450,7000,4050,200,*,DOWN,ALU1 -S 7900,1400,7900,2600,100,*,UP,POLY -S 5400,1000,7700,1000,100,*,RIGHT,ALU1 -S 7700,1000,7700,1500,100,*,UP,ALU1 -S 3900,3500,5800,3500,100,*,RIGHT,ALU1 -S 7500,2000,8200,2000,100,*,RIGHT,ALU1 -S 6200,2000,6400,2000,200,*,RIGHT,ALU1 -S 6700,2000,7500,2000,100,*,LEFT,POLY -S 5500,1400,5700,1400,100,*,LEFT,POLY -S 5500,1400,5500,2600,100,*,UP,POLY -S 6100,1400,6100,2600,100,*,DOWN,POLY -S 6500,1500,6500,3500,200,i0,DOWN,CALU1 -S 5500,1500,5500,3000,200,i1,DOWN,CALU1 -S 7000,1500,7000,4000,200,nq,DOWN,CALU1 -S 500,1000,500,3000,200,i7,DOWN,CALU1 -S 1500,1500,1500,3000,200,i6,DOWN,CALU1 -S 2500,1500,2500,3000,200,i5,DOWN,CALU1 -S 3000,1500,3000,3000,200,i4,DOWN,CALU1 -S 3500,1500,3500,3000,200,i3,DOWN,CALU1 -S 4000,1500,4000,3000,200,i2,DOWN,CALU1 -V 7000,1500,CONT_DIF_N,* -V 2300,500,CONT_DIF_N,* -V 4300,500,CONT_DIF_N,* -V 3900,3500,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 3300,3500,CONT_DIF_P,* -V 4000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 8200,4600,CONT_BODY_N,* -V 5400,1000,CONT_DIF_N,* -V 6400,500,CONT_DIF_N,* -V 7600,500,CONT_DIF_N,* -V 7000,3500,CONT_DIF_P,* -V 6400,4500,CONT_DIF_P,* -V 7000,4000,CONT_DIF_P,* -V 6400,4000,CONT_DIF_P,* -V 7600,3500,CONT_DIF_P,* -V 7600,4500,CONT_DIF_P,* -V 5200,4000,CONT_DIF_P,* -V 5800,4000,CONT_DIF_P,* -V 7600,4000,CONT_DIF_P,* -V 7000,3000,CONT_DIF_P,* -V 5200,4500,CONT_DIF_P,* -V 8200,300,CONT_BODY_P,* -V 8200,2900,CONT_DIF_P,* -V 8200,3500,CONT_DIF_P,* -V 8200,1000,CONT_DIF_N,* -V 7700,1500,CONT_POLY,* -V 7500,2000,CONT_POLY,* -V 6200,2000,CONT_POLY,* -V 5500,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x4.sym b/alliance/share/cells/sxlib/noa2a2a2a24_x4.sym deleted file mode 100644 index 7df574ee..00000000 Binary files a/alliance/share/cells/sxlib/noa2a2a2a24_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x4.vbe b/alliance/share/cells/sxlib/noa2a2a2a24_x4.vbe deleted file mode 100644 index 2499cd71..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x4.vbe +++ /dev/null @@ -1,69 +0,0 @@ -ENTITY noa2a2a2a24_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 4250; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT cin_i5 : NATURAL := 13; - CONSTANT cin_i6 : NATURAL := 14; - CONSTANT cin_i7 : NATURAL := 14; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rdown_i4_nq : NATURAL := 810; - CONSTANT rdown_i5_nq : NATURAL := 810; - CONSTANT rdown_i6_nq : NATURAL := 810; - CONSTANT rdown_i7_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT rup_i4_nq : NATURAL := 890; - CONSTANT rup_i5_nq : NATURAL := 890; - CONSTANT rup_i6_nq : NATURAL := 890; - CONSTANT rup_i7_nq : NATURAL := 890; - CONSTANT tphl_i7_nq : NATURAL := 525; - CONSTANT tphl_i6_nq : NATURAL := 606; - CONSTANT tphl_i5_nq : NATURAL := 649; - CONSTANT tphl_i4_nq : NATURAL := 748; - CONSTANT tphl_i2_nq : NATURAL := 867; - CONSTANT tphl_i0_nq : NATURAL := 966; - CONSTANT tphl_i3_nq : NATURAL := 990; - CONSTANT tplh_i6_nq : NATURAL := 999; - CONSTANT tplh_i1_nq : NATURAL := 1005; - CONSTANT tplh_i0_nq : NATURAL := 1049; - CONSTANT tplh_i7_nq : NATURAL := 1052; - CONSTANT tplh_i3_nq : NATURAL := 1061; - CONSTANT tplh_i4_nq : NATURAL := 1061; - CONSTANT tphl_i1_nq : NATURAL := 1097; - CONSTANT tplh_i2_nq : NATURAL := 1106; - CONSTANT tplh_i5_nq : NATURAL := 1109; - CONSTANT transistors : NATURAL := 22 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - i7 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2a2a2a24_x4; - -ARCHITECTURE behaviour_data_flow OF noa2a2a2a24_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2a2a2a24_x4" - SEVERITY WARNING; - nq <= not (((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and - i7))) after 1700 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2a2a2a24_x4.vhd b/alliance/share/cells/sxlib/noa2a2a2a24_x4.vhd deleted file mode 100644 index e349c824..00000000 --- a/alliance/share/cells/sxlib/noa2a2a2a24_x4.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2a2a2a24_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - i7 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2a2a2a24_x4; - -ARCHITECTURE RTL OF noa2a2a2a24_x4 IS -BEGIN - nq <= NOT(((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)) OR (i6 AND i7))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2ao222_x1.al b/alliance/share/cells/sxlib/noa2ao222_x1.al deleted file mode 100644 index a39f8b03..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x1.al +++ /dev/null @@ -1,45 +0,0 @@ -V ALLIANCE : 6 -H noa2ao222_x1,L,30/10/99 -C i0,IN,EXTERNAL,12 -C i1,IN,EXTERNAL,11 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,8 -C i4,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,2,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00010 -T P,0.35,5.9,5,9,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00009 -T P,0.35,4.25,7,12,6,0,0.75,0.75,10,10,1.8,10.42,tr_00008 -T P,0.35,4.25,6,11,7,0,0.75,0.75,10,10,3.6,10.42,tr_00007 -T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00006 -T N,0.35,2.6,3,8,1,0,0.75,0.75,6.7,6.7,8.7,3.9,tr_00005 -T N,0.35,2.6,4,12,1,0,0.75,0.75,6.7,6.7,1.8,3.9,tr_00004 -T N,0.35,2.6,1,9,3,0,0.75,0.75,6.7,6.7,6.9,3.9,tr_00003 -T N,0.35,2.6,3,10,2,0,0.75,0.75,6.7,6.7,5.1,3.9,tr_00002 -T N,0.35,2.6,2,11,4,0,0.75,0.75,6.7,6.7,3.3,3.9,tr_00001 -S 12,EXTERNAL,i0 -Q 0.00254241 -S 11,EXTERNAL,i1 -Q 0.00241094 -S 10,EXTERNAL,i4 -Q 0.00212909 -S 9,EXTERNAL -Q 0.00212909 -S 8,EXTERNAL -Q 0.00226057 -S 7,EXTERNAL,vdd -Q 0.00366862 -S 6,INTERNAL -Q 0.00227626 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00114171 -S 2,EXTERNAL,nq -Q 0.0026146 -S 1,EXTERNAL,vss -Q 0.00419742 -EOF diff --git a/alliance/share/cells/sxlib/noa2ao222_x1.ap b/alliance/share/cells/sxlib/noa2ao222_x1.ap deleted file mode 100644 index ba84f0ff..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x1.ap +++ /dev/null @@ -1,104 +0,0 @@ -V ALLIANCE : 6 -H noa2ao222_x1,P, 6/ 9/2000,100 -A 0,0,3500,5000 -R 3000,3500,ref_ref,i3_35 -R 3000,3000,ref_ref,i3_30 -R 3000,2500,ref_ref,i3_25 -R 3000,2000,ref_ref,i3_20 -R 3000,1500,ref_ref,i3_15 -R 2500,3000,ref_ref,i2_30 -R 2500,2500,ref_ref,i2_25 -R 2500,2000,ref_ref,i2_20 -R 2500,1500,ref_ref,i2_15 -R 1500,1000,ref_ref,nq_10 -R 2000,1500,ref_ref,nq_15 -R 2000,2000,ref_ref,nq_20 -R 2000,2500,ref_ref,nq_25 -R 2000,3000,ref_ref,nq_30 -R 2000,3500,ref_ref,nq_35 -R 1500,2000,ref_ref,i4_20 -R 1500,2500,ref_ref,i4_25 -R 1500,3000,ref_ref,i4_30 -R 1500,3500,ref_ref,i4_35 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 500,1000,ref_ref,i0_10 -S 1500,2000,1700,2000,300,*,RIGHT,POLY -S 1500,1000,1500,1500,200,nq,DOWN,CALU1 -S 2000,1500,2000,3500,200,nq,DOWN,CALU1 -S 3000,1500,3000,3500,200,i3,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 1500,2000,1500,3500,200,i4,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 2000,1450,2000,3550,200,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 600,1900,600,2600,100,i0,UP,POLY -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,200,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,200,*,UP,PDIF -S 300,2800,300,4150,300,*,UP,PDIF -S 1500,2800,1500,4150,200,*,UP,PDIF -S 600,2600,600,4350,100,*,UP,PTRANS -S 1200,2600,1200,4350,100,*,UP,PTRANS -S 900,2800,900,4450,300,*,UP,PDIF -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 1100,2600,1200,2600,100,*,RIGHT,POLY -S 1700,2600,1800,2600,100,*,RIGHT,POLY -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1450,1500,2050,1500,200,*,RIGHT,ALU1 -S 1500,2000,1500,3500,100,*,UP,ALU1 -S 3000,1500,3000,3500,100,*,UP,ALU1 -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 2900,1900,2900,2600,100,i4,UP,POLY -S 2400,1900,2400,2600,100,i3,UP,POLY -S 1700,1900,1700,2600,100,i2,UP,POLY -S 1100,1900,1100,2600,100,i1,UP,POLY -S 2600,500,2600,1700,300,*,UP,NDIF -S 3200,2800,3200,4700,300,*,UP,PDIF -S 300,500,300,1700,300,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 1500,950,1500,1500,200,*,UP,ALU1 -S 1400,900,1400,1700,200,*,UP,NDIF -S 2900,700,2900,1900,100,*,UP,NTRANS -S 3200,900,3200,1700,300,*,UP,NDIF -S 600,700,600,1900,100,*,UP,NTRANS -S 2300,700,2300,1900,100,*,UP,NTRANS -S 1700,700,1700,1900,100,*,UP,NTRANS -S 2000,900,2000,1700,200,*,UP,NDIF -S 1100,700,1100,1900,100,*,UP,NTRANS -S 1200,400,2000,400,300,*,RIGHT,PTIE -V 2100,3500,CONT_DIF_P,* -V 2600,500,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 1400,1000,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 300,500,CONT_DIF_N,* -V 2000,400,CONT_BODY_P,* -V 1600,400,CONT_BODY_P,* -V 1200,400,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa2ao222_x1.vbe b/alliance/share/cells/sxlib/noa2ao222_x1.vbe deleted file mode 100644 index 034393fe..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x1.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY noa2ao222_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 13; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT rdown_i0_nq : NATURAL := 3210; - CONSTANT rdown_i1_nq : NATURAL := 3210; - CONSTANT rdown_i2_nq : NATURAL := 3210; - CONSTANT rdown_i3_nq : NATURAL := 3210; - CONSTANT rdown_i4_nq : NATURAL := 3210; - CONSTANT rup_i0_nq : NATURAL := 5260; - CONSTANT rup_i1_nq : NATURAL := 5260; - CONSTANT rup_i2_nq : NATURAL := 5260; - CONSTANT rup_i3_nq : NATURAL := 5260; - CONSTANT rup_i4_nq : NATURAL := 3750; - CONSTANT tphl_i2_nq : NATURAL := 186; - CONSTANT tphl_i4_nq : NATURAL := 240; - CONSTANT tphl_i3_nq : NATURAL := 256; - CONSTANT tplh_i4_nq : NATURAL := 309; - CONSTANT tphl_i0_nq : NATURAL := 348; - CONSTANT tplh_i1_nq : NATURAL := 378; - CONSTANT tplh_i0_nq : NATURAL := 422; - CONSTANT tphl_i1_nq : NATURAL := 440; - CONSTANT tplh_i3_nq : NATURAL := 459; - CONSTANT tplh_i2_nq : NATURAL := 473; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2ao222_x1; - -ARCHITECTURE behaviour_data_flow OF noa2ao222_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2ao222_x1" - SEVERITY WARNING; - nq <= not (((i0 and i1) or ((i2 or i3) and i4))) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2ao222_x1.vhd b/alliance/share/cells/sxlib/noa2ao222_x1.vhd deleted file mode 100644 index 065e8073..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x1.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2ao222_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2ao222_x1; - -ARCHITECTURE RTL OF noa2ao222_x1 IS -BEGIN - nq <= NOT(((i0 AND i1) OR ((i2 OR i3) AND i4))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa2ao222_x2.sym b/alliance/share/cells/sxlib/noa2ao222_x2.sym deleted file mode 100644 index 0f226fcc..00000000 Binary files a/alliance/share/cells/sxlib/noa2ao222_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2ao222_x4.al b/alliance/share/cells/sxlib/noa2ao222_x4.al deleted file mode 100644 index 3af0440f..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x4.al +++ /dev/null @@ -1,55 +0,0 @@ -V ALLIANCE : 6 -H noa2ao222_x4,L,30/10/99 -C i0,IN,EXTERNAL,12 -C i1,IN,EXTERNAL,11 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,8 -C i4,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,14 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,1,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00016 -T P,0.35,5.9,5,9,1,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00015 -T P,0.35,4.25,7,12,6,0,0.75,0.75,10,10,1.8,10.42,tr_00014 -T P,0.35,4.25,6,11,7,0,0.75,0.75,10,10,3.6,10.42,tr_00013 -T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00012 -T P,0.35,5.9,14,13,7,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00011 -T P,0.35,2.9,7,1,13,0,0.75,0.75,7.3,7.3,12.3,9.75,tr_00010 -T P,0.35,5.9,7,13,14,0,0.75,0.75,13.3,13.3,15.9,11.25,tr_00009 -T N,0.35,1.7,3,10,1,0,0.75,0.75,4.9,4.9,5.1,4.35,tr_00008 -T N,0.35,2.6,4,12,2,0,0.75,0.75,6.7,6.7,1.8,3.9,tr_00007 -T N,0.35,2.6,1,11,4,0,0.75,0.75,6.7,6.7,3.3,3.9,tr_00006 -T N,0.35,1.7,3,8,2,0,0.75,0.75,4.9,4.9,8.7,4.35,tr_00005 -T N,0.35,1.7,2,9,3,0,0.75,0.75,4.9,4.9,6.9,4.35,tr_00004 -T N,0.35,1.4,13,1,2,0,0.75,0.75,4.3,4.3,12.3,4.5,tr_00003 -T N,0.35,2.9,14,13,2,0,0.75,0.75,7.3,7.3,15.9,3.75,tr_00002 -T N,0.35,2.9,2,13,14,0,0.75,0.75,7.3,7.3,14.1,3.75,tr_00001 -S 14,EXTERNAL,nq -Q 0.00276148 -S 13,INTERNAL -Q 0.00420824 -S 12,EXTERNAL,i0 -Q 0.00254241 -S 11,EXTERNAL,i1 -Q 0.00241094 -S 10,EXTERNAL,i4 -Q 0.00212909 -S 9,EXTERNAL -Q 0.00212909 -S 8,EXTERNAL -Q 0.00197871 -S 7,EXTERNAL,vdd -Q 0.00825499 -S 6,INTERNAL -Q 0.00227626 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00114171 -S 2,EXTERNAL,vss -Q 0.00913632 -S 1,INTERNAL -Q 0.00576981 -EOF diff --git a/alliance/share/cells/sxlib/noa2ao222_x4.ap b/alliance/share/cells/sxlib/noa2ao222_x4.ap deleted file mode 100644 index 7b30dfec..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x4.ap +++ /dev/null @@ -1,158 +0,0 @@ -V ALLIANCE : 6 -H noa2ao222_x4,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 5000,4000,ref_ref,nq_40 -R 5000,2000,ref_ref,nq_20 -R 5000,2500,ref_ref,nq_25 -R 5000,3000,ref_ref,nq_30 -R 5000,1000,ref_ref,nq_10 -R 5000,3500,ref_ref,nq_35 -R 5000,1500,ref_ref,nq_15 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,3500,ref_ref,i4_35 -R 1500,3000,ref_ref,i4_30 -R 1500,2500,ref_ref,i4_25 -R 1500,2000,ref_ref,i4_20 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 3000,1500,ref_ref,i3_15 -R 3000,2000,ref_ref,i3_20 -R 3000,2500,ref_ref,i3_25 -R 3000,3000,ref_ref,i3_30 -S 4100,2500,4300,2500,300,*,LEFT,POLY -S 1500,2000,1700,2000,300,*,RIGHT,POLY -S 2100,3500,4300,3500,100,*,LEFT,ALU1 -S 5300,2600,5300,4900,100,*,UP,PTRANS -S 4100,2600,4100,3900,100,*,UP,PTRANS -S 3800,2800,3800,3700,300,*,UP,PDIF -S 5000,2800,5000,4700,300,*,DOWN,PDIF -S 4700,2600,4700,4900,100,*,UP,PTRANS -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 5600,2800,5600,4700,300,*,DOWN,PDIF -S 3800,1300,3800,1700,300,*,UP,NDIF -S 4700,600,4700,1900,100,*,DOWN,NTRANS -S 5000,800,5000,1700,300,*,UP,NDIF -S 4400,800,4400,1700,300,*,UP,NDIF -S 5300,600,5300,1900,100,*,DOWN,NTRANS -S 5600,800,5600,1700,300,*,UP,NDIF -S 4100,1100,4100,1900,100,*,DOWN,NTRANS -S 4100,1900,4100,2600,100,*,DOWN,POLY -S 4500,2000,5300,2000,300,*,RIGHT,POLY -S 4700,1900,4700,2600,100,*,UP,POLY -S 5300,1900,5300,2600,100,*,UP,POLY -S 4400,300,4400,1500,200,*,DOWN,ALU1 -S 4400,4000,4400,4700,200,*,UP,ALU1 -S 5600,3000,5600,4700,200,*,UP,ALU1 -S 3800,1500,3800,3000,100,*,UP,ALU1 -S 3800,2000,4500,2000,100,*,LEFT,ALU1 -S 4300,2500,4300,3500,100,*,UP,ALU1 -S 5600,300,5600,1500,200,*,DOWN,ALU1 -S 5000,1000,5000,4000,200,*,DOWN,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2000,3500,2100,3500,100,*,RIGHT,ALU1 -S 2000,1500,2000,3500,100,*,UP,ALU1 -S 1500,1500,2000,1500,100,*,RIGHT,ALU1 -S 1500,1000,1500,1500,100,*,UP,ALU1 -S 1400,1000,1500,1000,100,*,RIGHT,ALU1 -S 1200,400,2000,400,300,*,RIGHT,PTIE -S 2000,900,2000,1700,200,*,UP,NDIF -S 3200,900,3200,1700,300,*,UP,NDIF -S 1400,900,1400,1700,200,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 300,500,300,1700,300,*,UP,NDIF -S 3200,2800,3200,4700,300,*,UP,PDIF -S 2600,500,2600,1700,300,*,UP,NDIF -S 1100,1900,1100,2600,100,i1,UP,POLY -S 1700,1900,1700,2600,100,i2,UP,POLY -S 2400,1900,2400,2600,100,i3,UP,POLY -S 2900,1900,2900,2600,100,i4,UP,POLY -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 1500,2000,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1700,2600,1800,2600,100,*,RIGHT,POLY -S 1100,2600,1200,2600,100,*,RIGHT,POLY -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 900,2800,900,4450,300,*,UP,PDIF -S 1200,2600,1200,4350,100,*,UP,PTRANS -S 600,2600,600,4350,100,*,UP,PTRANS -S 1500,2800,1500,4150,200,*,UP,PDIF -S 300,2800,300,4150,300,*,UP,PDIF -S 2700,2800,2700,4700,200,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,200,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 600,1900,600,2600,100,i0,UP,POLY -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 2300,1000,2300,1900,100,*,UP,NTRANS -S 2900,1000,2900,1900,100,*,UP,NTRANS -S 1100,700,1100,1900,100,*,UP,NTRANS -S 600,700,600,1900,100,*,UP,NTRANS -S 1700,1000,1700,1900,100,*,UP,NTRANS -S 0,3900,6000,3900,2400,*,RIGHT,NWELL -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 5000,1000,5000,4000,200,nq,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 1500,2000,1500,3500,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 3000,1500,3000,3000,200,i3,DOWN,CALU1 -V 5000,3000,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 3800,3000,CONT_DIF_P,* -V 3800,4600,CONT_BODY_N,* -V 5600,3000,CONT_DIF_P,* -V 5000,3500,CONT_DIF_P,* -V 4400,4500,CONT_DIF_P,* -V 5000,4000,CONT_DIF_P,* -V 5600,3500,CONT_DIF_P,* -V 5600,4000,CONT_DIF_P,* -V 5600,4500,CONT_DIF_P,* -V 5000,1500,CONT_DIF_N,* -V 4400,1000,CONT_DIF_N,* -V 5600,1000,CONT_DIF_N,* -V 5600,1500,CONT_DIF_N,* -V 3800,1500,CONT_DIF_N,* -V 4400,1500,CONT_DIF_N,* -V 5000,1000,CONT_DIF_N,* -V 3800,300,CONT_BODY_P,* -V 5600,300,CONT_BODY_P,* -V 4400,300,CONT_BODY_P,* -V 5000,300,CONT_BODY_P,* -V 4500,2000,CONT_POLY,* -V 4300,2500,CONT_POLY,* -V 1200,400,CONT_BODY_P,* -V 1600,400,CONT_BODY_P,* -V 2000,400,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 3200,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 900,4500,CONT_DIF_P,* -V 1400,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2600,500,CONT_DIF_N,* -V 2100,3500,CONT_DIF_P,* -V 3200,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa2ao222_x4.sym b/alliance/share/cells/sxlib/noa2ao222_x4.sym deleted file mode 100644 index 7315791a..00000000 Binary files a/alliance/share/cells/sxlib/noa2ao222_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa2ao222_x4.vbe b/alliance/share/cells/sxlib/noa2ao222_x4.vbe deleted file mode 100644 index 89b9f12c..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x4.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY noa2ao222_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 11; - CONSTANT cin_i4 : NATURAL := 11; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rdown_i4_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT rup_i4_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 638; - CONSTANT tplh_i4_nq : NATURAL := 664; - CONSTANT tphl_i0_nq : NATURAL := 684; - CONSTANT tphl_i4_nq : NATURAL := 718; - CONSTANT tphl_i3_nq : NATURAL := 732; - CONSTANT tplh_i1_nq : NATURAL := 758; - CONSTANT tphl_i1_nq : NATURAL := 780; - CONSTANT tplh_i3_nq : NATURAL := 795; - CONSTANT tplh_i0_nq : NATURAL := 801; - CONSTANT tplh_i2_nq : NATURAL := 809; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa2ao222_x4; - -ARCHITECTURE behaviour_data_flow OF noa2ao222_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa2ao222_x4" - SEVERITY WARNING; - nq <= not (((i0 and i1) or ((i2 or i3) and i4))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/noa2ao222_x4.vhd b/alliance/share/cells/sxlib/noa2ao222_x4.vhd deleted file mode 100644 index b2e57b15..00000000 --- a/alliance/share/cells/sxlib/noa2ao222_x4.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa2ao222_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa2ao222_x4; - -ARCHITECTURE RTL OF noa2ao222_x4 IS -BEGIN - nq <= NOT(((i0 AND i1) OR ((i2 OR i3) AND i4))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa3ao322_x1.al b/alliance/share/cells/sxlib/noa3ao322_x1.al deleted file mode 100644 index 181eded8..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x1.al +++ /dev/null @@ -1,59 +0,0 @@ -V ALLIANCE : 6 -H noa3ao322_x1,L,30/10/99 -C i0,IN,EXTERNAL,12 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,10 -C i3,IN,EXTERNAL,11 -C i4,IN,EXTERNAL,15 -C i5,IN,EXTERNAL,16 -C i6,IN,EXTERNAL,8 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,4 -T P,0.35,4.4,6,12,7,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00014 -T P,0.35,4.4,7,9,6,0,0.75,0.75,10.3,10.3,3.6,10.5,tr_00013 -T P,0.35,4.4,6,10,7,0,0.75,0.75,10.3,10.3,5.1,10.5,tr_00012 -T P,0.35,5.9,6,16,14,0,0.75,0.75,13.3,13.3,11.7,11.25,tr_00011 -T P,0.35,5.9,14,15,13,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00010 -T P,0.35,5.9,1,8,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00009 -T P,0.35,5.9,13,11,1,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00008 -T N,0.35,2.6,4,16,3,0,0.75,0.75,6.7,6.7,11.7,3.9,tr_00007 -T N,0.35,2.6,3,15,4,0,0.75,0.75,6.7,6.7,9.9,3.9,tr_00006 -T N,0.35,2.6,4,11,3,0,0.75,0.75,6.7,6.7,8.4,3.9,tr_00005 -T N,0.35,2.6,3,8,1,0,0.75,0.75,6.7,6.7,6.6,3.9,tr_00004 -T N,0.35,3.5,1,10,2,0,0.75,0.75,8.5,8.5,4.8,3.45,tr_00003 -T N,0.35,3.5,2,9,5,0,0.75,0.75,8.5,8.5,3.3,3.45,tr_00002 -T N,0.35,3.5,5,12,4,0,0.75,0.75,8.5,8.5,1.8,3.45,tr_00001 -S 16,EXTERNAL,i5 -Q 0.00226056 -S 15,EXTERNAL,i4 -Q 0.00241094 -S 14,INTERNAL -Q 0 -S 13,INTERNAL -Q 0 -S 12,EXTERNAL,i0 -Q 0.00254241 -S 11,EXTERNAL,i3 -Q 0.00199028 -S 10,EXTERNAL,i2 -Q 0.00241094 -S 9,EXTERNAL,i1 -Q 0.00269279 -S 8,EXTERNAL,i6 -Q 0.00212909 -S 7,EXTERNAL,vdd -Q 0.0052329 -S 6,INTERNAL -Q 0.00250174 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vss -Q 0.00558543 -S 3,INTERNAL -Q 0.00108534 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,nq -Q 0.0026146 -EOF diff --git a/alliance/share/cells/sxlib/noa3ao322_x1.ap b/alliance/share/cells/sxlib/noa3ao322_x1.ap deleted file mode 100644 index ca0b1ae9..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x1.ap +++ /dev/null @@ -1,137 +0,0 @@ -V ALLIANCE : 6 -H noa3ao322_x1,P, 6/ 9/2000,100 -A 0,0,4500,5000 -R 500,3500,ref_ref,i0_35 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 500,1000,ref_ref,i0_10 -R 4000,3500,ref_ref,i5_35 -R 4000,3000,ref_ref,i5_30 -R 4000,2500,ref_ref,i5_25 -R 4000,2000,ref_ref,i5_20 -R 4000,1500,ref_ref,i5_15 -R 3500,3500,ref_ref,i4_35 -R 3500,3000,ref_ref,i4_30 -R 3500,2500,ref_ref,i4_25 -R 3500,2000,ref_ref,i4_20 -R 3500,1500,ref_ref,i4_15 -R 3000,3000,ref_ref,i3_30 -R 3000,2500,ref_ref,i3_25 -R 3000,2000,ref_ref,i3_20 -R 3000,1500,ref_ref,i3_15 -R 2500,3500,ref_ref,nq_35 -R 2500,3000,ref_ref,nq_30 -R 2500,2500,ref_ref,nq_25 -R 2500,2000,ref_ref,nq_20 -R 2500,1500,ref_ref,nq_15 -R 2000,3500,ref_ref,i6_35 -R 2000,3000,ref_ref,i6_30 -R 2000,2500,ref_ref,i6_25 -R 2000,2000,ref_ref,i6_20 -R 2000,1000,ref_ref,nq_10 -R 1500,3500,ref_ref,i2_35 -R 1500,3000,ref_ref,i2_30 -R 1500,2500,ref_ref,i2_25 -R 1500,2000,ref_ref,i2_20 -R 1500,1500,ref_ref,i2_15 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -S 2000,2000,2200,2000,300,*,RIGHT,POLY -S 2000,1000,2000,1500,200,nq,DOWN,CALU1 -S 2500,1500,2500,3500,200,nq,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 4000,1500,4000,3500,200,i5,DOWN,CALU1 -S 3500,1500,3500,3500,200,i4,DOWN,CALU1 -S 3000,1500,3000,3000,200,i3,DOWN,CALU1 -S 2000,2000,2000,3500,200,i6,DOWN,CALU1 -S 1500,1500,1500,3500,200,i2,DOWN,CALU1 -S 1000,1000,1000,3500,200,i1,DOWN,CALU1 -S 3700,400,4100,400,300,*,RIGHT,PTIE -S 1900,600,1900,1700,200,*,UP,NDIF -S 600,400,600,1900,100,*,UP,NTRANS -S 1100,400,1100,1900,100,*,UP,NTRANS -S 1600,400,1600,1900,100,*,UP,NTRANS -S 450,4700,850,4700,300,*,RIGHT,NTIE -S 2000,2000,2000,3500,100,*,UP,ALU1 -S 1950,1500,2550,1500,200,*,RIGHT,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2500,1450,2500,3550,200,*,UP,ALU1 -S 2000,950,2000,1500,200,*,UP,ALU1 -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 3500,1500,3500,3500,100,*,UP,ALU1 -S 900,4000,4200,4000,100,*,RIGHT,ALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 300,4000,300,4700,200,*,UP,ALU1 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 2200,2600,2300,2600,100,*,RIGHT,POLY -S 1600,2600,1700,2600,100,*,RIGHT,POLY -S 3400,1900,3400,2600,100,i4,UP,POLY -S 600,1900,600,2600,100,i0,UP,POLY -S 2200,1900,2200,2600,100,i6,UP,POLY -S 3900,1900,3900,2600,100,i5,DOWN,POLY -S 1100,2600,1200,2600,100,*,RIGHT,POLY -S 1600,1900,1600,2600,100,i2,UP,POLY -S 1100,1900,1100,2600,100,i1,UP,POLY -S 2500,900,2500,1700,200,*,UP,NDIF -S 2200,700,2200,1900,100,*,UP,NTRANS -S 2800,700,2800,1900,100,*,UP,NTRANS -S 300,500,300,1700,300,*,UP,NDIF -S 3200,2800,3200,4700,200,*,UP,PDIF -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 2600,2800,2600,4700,200,*,UP,PDIF -S 2300,2600,2300,4900,100,*,UP,PTRANS -S 3400,2600,3400,4900,100,*,UP,PTRANS -S 4200,2800,4200,4700,300,*,UP,PDIF -S 3900,2600,3900,4900,100,*,UP,PTRANS -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 2800,2400,2900,2400,100,*,RIGHT,POLY -S 2800,1900,2800,2400,100,i3,UP,POLY -S 3300,700,3300,1900,100,*,UP,NTRANS -S 3600,900,3600,1700,300,*,UP,NDIF -S 3900,700,3900,1900,100,*,UP,NTRANS -S 2500,1000,3600,1000,100,*,RIGHT,ALU1 -S 3300,1900,3400,1900,100,*,RIGHT,POLY -S 4000,1500,4000,3500,100,*,DOWN,ALU1 -S 4200,900,4200,1700,300,*,UP,NDIF -S 4200,300,4200,1000,200,*,DOWN,ALU1 -S 2000,2800,2000,4200,200,*,UP,PDIF -S 1700,2600,1700,4400,100,*,UP,PTRANS -S 1200,2600,1200,4400,100,*,UP,PTRANS -S 900,2800,900,4200,300,*,UP,PDIF -S 600,2600,600,4400,100,*,UP,PTRANS -S 300,2800,300,4200,300,*,UP,PDIF -S 1450,2800,1450,4650,200,*,UP,PDIF -S 3050,350,3050,1700,200,*,UP,NDIF -V 3700,400,CONT_BODY_P,* -V 4100,400,CONT_BODY_P,* -V 2450,400,CONT_BODY_P,* -V 450,4700,CONT_BODY_N,* -V 2000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 1900,1000,CONT_DIF_N,* -V 2500,1000,CONT_DIF_N,* -V 2000,4000,CONT_DIF_P,* -V 2600,3500,CONT_DIF_P,* -V 4200,4000,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 850,4700,CONT_BODY_N,* -V 300,4000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3600,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 4000,2000,CONT_POLY,* -V 4200,1000,CONT_DIF_N,* -V 3050,400,CONT_DIF_N,* -V 1450,4700,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/noa3ao322_x1.vbe b/alliance/share/cells/sxlib/noa3ao322_x1.vbe deleted file mode 100644 index ff022776..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x1.vbe +++ /dev/null @@ -1,62 +0,0 @@ -ENTITY noa3ao322_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_i0 : NATURAL := 13; - CONSTANT cin_i1 : NATURAL := 13; - CONSTANT cin_i2 : NATURAL := 13; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT cin_i5 : NATURAL := 13; - CONSTANT cin_i6 : NATURAL := 13; - CONSTANT rdown_i0_nq : NATURAL := 3370; - CONSTANT rdown_i1_nq : NATURAL := 3370; - CONSTANT rdown_i2_nq : NATURAL := 3370; - CONSTANT rdown_i3_nq : NATURAL := 3210; - CONSTANT rdown_i4_nq : NATURAL := 3210; - CONSTANT rdown_i5_nq : NATURAL := 3210; - CONSTANT rdown_i6_nq : NATURAL := 3210; - CONSTANT rup_i0_nq : NATURAL := 6700; - CONSTANT rup_i1_nq : NATURAL := 6700; - CONSTANT rup_i2_nq : NATURAL := 6700; - CONSTANT rup_i3_nq : NATURAL := 6700; - CONSTANT rup_i4_nq : NATURAL := 6700; - CONSTANT rup_i5_nq : NATURAL := 6700; - CONSTANT rup_i6_nq : NATURAL := 3690; - CONSTANT tphl_i3_nq : NATURAL := 196; - CONSTANT tphl_i6_nq : NATURAL := 246; - CONSTANT tphl_i4_nq : NATURAL := 264; - CONSTANT tplh_i6_nq : NATURAL := 311; - CONSTANT tphl_i5_nq : NATURAL := 328; - CONSTANT tphl_i0_nq : NATURAL := 396; - CONSTANT tphl_i1_nq : NATURAL := 486; - CONSTANT tplh_i2_nq : NATURAL := 488; - CONSTANT tphl_i2_nq : NATURAL := 546; - CONSTANT tplh_i1_nq : NATURAL := 552; - CONSTANT tplh_i5_nq : NATURAL := 581; - CONSTANT tplh_i3_nq : NATURAL := 599; - CONSTANT tplh_i4_nq : NATURAL := 608; - CONSTANT tplh_i0_nq : NATURAL := 616; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa3ao322_x1; - -ARCHITECTURE behaviour_data_flow OF noa3ao322_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa3ao322_x1" - SEVERITY WARNING; - nq <= not ((((i0 and i1) and i2) or (((i3 or i4) or i5) and i6))) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/noa3ao322_x1.vhd b/alliance/share/cells/sxlib/noa3ao322_x1.vhd deleted file mode 100644 index 56c06273..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x1.vhd +++ /dev/null @@ -1,25 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa3ao322_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa3ao322_x1; - -ARCHITECTURE RTL OF noa3ao322_x1 IS -BEGIN - nq <= NOT((((i0 AND i1) AND i2) OR (((i3 OR i4) OR i5) AND i6))); -END RTL; diff --git a/alliance/share/cells/sxlib/noa3ao322_x4.al b/alliance/share/cells/sxlib/noa3ao322_x4.al deleted file mode 100644 index b2d65294..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x4.al +++ /dev/null @@ -1,69 +0,0 @@ -V ALLIANCE : 6 -H noa3ao322_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,18 -C i3,IN,EXTERNAL,17 -C i4,IN,EXTERNAL,14 -C i5,IN,EXTERNAL,15 -C i6,IN,EXTERNAL,16 -C nq,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,4.4,11,17,6,0,0.75,0.75,10.3,10.3,14.7,10.5,tr_00020 -T P,0.35,5.9,5,4,3,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00019 -T P,0.35,3.5,6,16,12,0,0.75,0.75,8.5,8.5,12.6,10.95,tr_00018 -T P,0.35,3.2,12,18,5,0,0.75,0.75,7.9,7.9,10.8,11.1,tr_00017 -T P,0.35,5.9,3,4,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00016 -T P,0.35,3.2,12,7,5,0,0.75,0.75,7.9,7.9,7.2,11.1,tr_00015 -T P,0.35,4.4,13,14,11,0,0.75,0.75,10.3,10.3,16.2,10.5,tr_00014 -T P,0.35,4.4,12,15,13,0,0.75,0.75,10.3,10.3,17.7,10.5,tr_00013 -T P,0.35,3.2,5,8,12,0,0.75,0.75,7.9,7.9,9,11.1,tr_00012 -T P,0.35,3.5,5,6,4,0,0.75,0.75,8.5,8.5,1.8,10.05,tr_00011 -T N,0.35,1.7,9,16,6,0,0.75,0.75,4.9,4.9,12.3,3.45,tr_00010 -T N,0.35,2.3,10,8,2,0,0.75,0.75,6.1,6.1,9,3.75,tr_00009 -T N,0.35,1.1,9,14,1,0,0.75,0.75,3.7,3.7,15.9,3.15,tr_00008 -T N,0.35,2.3,6,18,10,0,0.75,0.75,6.1,6.1,10.5,3.75,tr_00007 -T N,0.35,2.3,2,7,1,0,0.75,0.75,6.1,6.1,7.5,3.75,tr_00006 -T N,0.35,1.1,1,17,9,0,0.75,0.75,3.7,3.7,14.1,3.15,tr_00005 -T N,0.35,1.1,1,15,9,0,0.75,0.75,3.7,3.7,17.7,3.15,tr_00004 -T N,0.35,2,4,6,1,0,0.75,0.75,5.5,5.5,1.8,3.3,tr_00003 -T N,0.35,2.9,3,4,1,0,0.75,0.75,7.3,7.3,5.4,2.85,tr_00002 -T N,0.35,2.9,1,4,3,0,0.75,0.75,7.3,7.3,3.6,2.85,tr_00001 -S 18,EXTERNAL,i2 -Q 0.00247612 -S 17,EXTERNAL,i3 -Q 0.00290834 -S 16,EXTERNAL,i6 -Q 0.00262649 -S 15,EXTERNAL,i5 -Q 0.00275797 -S 14,EXTERNAL,i4 -Q 0.00283894 -S 13,INTERNAL -Q 0 -S 12,INTERNAL -Q 0.00261448 -S 11,INTERNAL -Q 0 -S 10,INTERNAL -Q 0 -S 9,INTERNAL -Q 0.00114171 -S 8,EXTERNAL,i1 -Q 0.00275797 -S 7,EXTERNAL,i0 -Q 0.00290834 -S 6,INTERNAL -Q 0.00675598 -S 5,EXTERNAL,vdd -Q 0.00900775 -S 4,INTERNAL -Q 0.00543312 -S 3,EXTERNAL,nq -Q 0.00258522 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00847896 -EOF diff --git a/alliance/share/cells/sxlib/noa3ao322_x4.ap b/alliance/share/cells/sxlib/noa3ao322_x4.ap deleted file mode 100644 index 3e8b73c9..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x4.ap +++ /dev/null @@ -1,191 +0,0 @@ -V ALLIANCE : 6 -H noa3ao322_x4,P, 6/ 9/2000,100 -A 0,0,6500,5000 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 1500,1000,ref_ref,nq_10 -R 1500,4000,ref_ref,nq_40 -R 2500,3500,ref_ref,i0_35 -R 5000,3500,ref_ref,i3_35 -R 6000,2500,ref_ref,i5_25 -R 6000,3000,ref_ref,i5_30 -R 6000,3500,ref_ref,i5_35 -R 2500,1500,ref_ref,i0_15 -R 2500,2000,ref_ref,i0_20 -R 2500,2500,ref_ref,i0_25 -R 2500,3000,ref_ref,i0_30 -R 5000,3000,ref_ref,i3_30 -R 5500,1500,ref_ref,i4_15 -R 5500,2000,ref_ref,i4_20 -R 5500,2500,ref_ref,i4_25 -R 5500,3000,ref_ref,i4_30 -R 5500,3500,ref_ref,i4_35 -R 6000,1500,ref_ref,i5_15 -R 6000,2000,ref_ref,i5_20 -R 5000,1500,ref_ref,i3_15 -R 5000,2000,ref_ref,i3_20 -R 5000,2500,ref_ref,i3_25 -R 3500,2500,ref_ref,i2_25 -R 3500,3000,ref_ref,i2_30 -R 3500,3500,ref_ref,i2_35 -R 4000,2000,ref_ref,i6_20 -R 4000,2500,ref_ref,i6_25 -R 4000,3000,ref_ref,i6_30 -R 4000,3500,ref_ref,i6_35 -R 3000,1500,ref_ref,i1_15 -R 3000,2000,ref_ref,i1_20 -R 3000,2500,ref_ref,i1_25 -R 3000,3000,ref_ref,i1_30 -R 3000,3500,ref_ref,i1_35 -R 1500,3500,ref_ref,nq_35 -R 3500,2000,ref_ref,i2_20 -S 4500,2800,4500,4200,300,*,DOWN,PDIF -S 4000,2000,4200,2000,300,*,RIGHT,POLY -S 0,3900,6500,3900,2400,*,RIGHT,NWELL -S 600,2600,600,4100,100,*,UP,PTRANS -S 300,2800,300,3900,300,*,UP,PDIF -S 2100,2800,2100,4700,200,*,DOWN,PDIF -S 3000,3000,3000,4400,100,*,UP,PTRANS -S 3300,3200,3300,4500,300,*,DOWN,PDIF -S 3900,3100,3900,4200,200,*,UP,PDIF -S 5900,2600,5900,4400,100,*,UP,PTRANS -S 5400,2600,5400,4400,100,*,UP,PTRANS -S 2400,3000,2400,4400,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,UP,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 6200,2800,6200,4200,300,*,UP,PDIF -S 3600,3000,3600,4400,100,*,UP,PTRANS -S 4200,2900,4200,4400,100,*,UP,PTRANS -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2700,3200,2700,4200,300,*,UP,PDIF -S 4900,2600,4900,4400,100,*,UP,PTRANS -S 5000,400,5000,1200,300,*,DOWN,NDIF -S 1200,300,1200,1600,100,*,DOWN,NTRANS -S 1800,300,1800,1600,100,*,DOWN,NTRANS -S 1500,500,1500,1400,300,*,UP,NDIF -S 2200,400,2200,1600,300,*,UP,NDIF -S 900,500,900,1400,300,*,DOWN,NDIF -S 600,600,600,1600,100,*,DOWN,NTRANS -S 300,800,300,1400,300,*,DOWN,NDIF -S 5900,700,5900,1400,100,*,UP,NTRANS -S 6200,900,6200,1200,300,*,UP,NDIF -S 4700,700,4700,1400,100,*,UP,NTRANS -S 2500,700,2500,1800,100,*,UP,NTRANS -S 3500,700,3500,1800,100,*,UP,NTRANS -S 5300,700,5300,1400,100,*,UP,NTRANS -S 3800,900,3800,1400,200,*,UP,NDIF -S 3000,700,3000,1800,100,*,UP,NTRANS -S 5600,900,5600,1200,300,*,UP,NDIF -S 4100,700,4100,1600,100,*,UP,NTRANS -S 4400,900,4400,1400,200,*,UP,NDIF -S 2800,400,4300,400,300,*,RIGHT,PTIE -S 5700,400,6100,400,300,*,RIGHT,PTIE -S 600,1600,600,2600,100,*,DOWN,POLY -S 1000,1600,1000,1700,100,*,DOWN,POLY -S 1000,1600,1800,1600,100,*,RIGHT,POLY -S 1000,2600,1800,2600,100,*,LEFT,POLY -S 1000,2500,1000,2600,100,*,DOWN,POLY -S 600,2100,2000,2100,100,*,LEFT,POLY -S 5300,1400,5300,1900,100,*,UP,POLY -S 4100,1600,4100,1900,100,*,UP,POLY -S 4700,1900,4900,1900,100,*,RIGHT,POLY -S 3600,1900,3600,3000,100,i2,UP,POLY -S 3500,1800,3500,2000,100,*,UP,POLY -S 4700,1400,4700,1900,100,*,UP,POLY -S 4100,1900,4200,1900,100,*,LEFT,POLY -S 2400,1900,2500,1900,100,*,RIGHT,POLY -S 3000,1900,3000,3000,100,*,DOWN,POLY -S 2500,1800,2500,2000,100,*,DOWN,POLY -S 5900,1900,5900,2600,100,i5,DOWN,POLY -S 5400,1900,5400,2600,100,i4,UP,POLY -S 2400,1900,2400,3000,100,*,DOWN,POLY -S 5300,1900,5400,1900,100,*,RIGHT,POLY -S 3000,1800,3000,2000,100,*,UP,POLY -S 5900,1400,5900,2000,100,*,UP,POLY -S 4200,1900,4200,2900,100,i6,UP,POLY -S 4900,1900,4900,2600,100,*,UP,POLY -S 0,300,6500,300,600,vss,RIGHT,CALU1 -S 6200,300,6200,1000,200,*,DOWN,ALU1 -S 0,4700,6500,4700,600,vdd,RIGHT,CALU1 -S 300,2500,1000,2500,100,*,LEFT,ALU1 -S 300,1700,1000,1700,100,*,LEFT,ALU1 -S 300,1200,300,3500,100,*,DOWN,ALU1 -S 3500,2000,3500,3500,100,*,UP,ALU1 -S 900,3000,900,4500,200,*,UP,ALU1 -S 900,600,900,1200,200,*,DOWN,ALU1 -S 4400,1000,5600,1000,100,*,RIGHT,ALU1 -S 5000,1500,5000,3500,100,*,UP,ALU1 -S 4500,1500,4500,3500,100,*,DOWN,ALU1 -S 2000,1000,3800,1000,100,*,LEFT,ALU1 -S 1500,1000,1500,4000,200,*,UP,ALU1 -S 2100,4000,2100,4700,200,*,UP,ALU1 -S 3800,1500,4500,1500,100,*,RIGHT,ALU1 -S 3800,1000,3800,1500,100,*,UP,ALU1 -S 2500,1500,2500,3500,100,*,DOWN,ALU1 -S 3000,1500,3000,3500,100,*,DOWN,ALU1 -S 5500,1500,5500,3500,100,*,UP,ALU1 -S 4000,2000,4000,3500,100,*,UP,ALU1 -S 6000,1500,6000,3500,100,*,DOWN,ALU1 -S 2700,4000,6200,4000,100,*,RIGHT,ALU1 -S 2000,1000,2000,2000,100,*,UP,ALU1 -S 1500,1000,1500,4000,200,nq,DOWN,CALU1 -S 2500,1500,2500,3500,200,i0,DOWN,CALU1 -S 5000,1500,5000,3500,200,i3,DOWN,CALU1 -S 6000,1500,6000,3500,200,i5,DOWN,CALU1 -S 5500,1500,5500,3500,200,i4,DOWN,CALU1 -S 3500,2000,3500,3500,200,i2,DOWN,CALU1 -S 4000,2000,4000,3500,200,i6,DOWN,CALU1 -S 3000,1500,3000,3500,200,i1,DOWN,CALU1 -V 300,4700,CONT_BODY_N,* -V 300,3000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 2700,4700,CONT_BODY_N,* -V 6200,4000,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 900,3000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 4500,4700,CONT_BODY_N,* -V 3900,4700,CONT_BODY_N,* -V 2100,4000,CONT_DIF_P,* -V 5700,4700,CONT_BODY_N,* -V 4500,3000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 3900,4000,CONT_DIF_P,* -V 5100,4700,CONT_BODY_N,* -V 1500,3500,CONT_DIF_P,* -V 2200,500,CONT_DIF_N,* -V 5000,500,CONT_DIF_N,* -V 300,1200,CONT_DIF_N,* -V 4400,1000,CONT_DIF_N,* -V 900,1200,CONT_DIF_N,* -V 900,700,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 3800,1000,CONT_DIF_N,* -V 6200,1000,CONT_DIF_N,* -V 5600,1000,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 2800,400,CONT_BODY_P,* -V 4350,400,CONT_BODY_P,* -V 3300,400,CONT_BODY_P,* -V 3800,400,CONT_BODY_P,* -V 6100,400,CONT_BODY_P,* -V 5700,400,CONT_BODY_P,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 3500,2000,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 1000,1700,CONT_POLY,* -V 5000,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 5500,2500,CONT_POLY,* -V 6000,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/noa3ao322_x4.sym b/alliance/share/cells/sxlib/noa3ao322_x4.sym deleted file mode 100644 index 25b1ee2e..00000000 Binary files a/alliance/share/cells/sxlib/noa3ao322_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/noa3ao322_x4.vbe b/alliance/share/cells/sxlib/noa3ao322_x4.vbe deleted file mode 100644 index 1fc4b8a6..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x4.vbe +++ /dev/null @@ -1,62 +0,0 @@ -ENTITY noa3ao322_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3250; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT cin_i3 : NATURAL := 9; - CONSTANT cin_i4 : NATURAL := 9; - CONSTANT cin_i5 : NATURAL := 9; - CONSTANT cin_i6 : NATURAL := 9; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i2_nq : NATURAL := 810; - CONSTANT rdown_i3_nq : NATURAL := 810; - CONSTANT rdown_i4_nq : NATURAL := 810; - CONSTANT rdown_i5_nq : NATURAL := 810; - CONSTANT rdown_i6_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT rup_i4_nq : NATURAL := 890; - CONSTANT rup_i5_nq : NATURAL := 890; - CONSTANT rup_i6_nq : NATURAL := 890; - CONSTANT tplh_i6_nq : NATURAL := 718; - CONSTANT tphl_i3_nq : NATURAL := 729; - CONSTANT tphl_i6_nq : NATURAL := 738; - CONSTANT tphl_i0_nq : NATURAL := 819; - CONSTANT tphl_i4_nq : NATURAL := 821; - CONSTANT tplh_i2_nq : NATURAL := 874; - CONSTANT tplh_i5_nq : NATURAL := 900; - CONSTANT tphl_i5_nq : NATURAL := 907; - CONSTANT tphl_i1_nq : NATURAL := 914; - CONSTANT tplh_i4_nq : NATURAL := 924; - CONSTANT tplh_i3_nq : NATURAL := 926; - CONSTANT tplh_i1_nq : NATURAL := 931; - CONSTANT tplh_i0_nq : NATURAL := 987; - CONSTANT tphl_i2_nq : NATURAL := 990; - CONSTANT transistors : NATURAL := 20 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END noa3ao322_x4; - -ARCHITECTURE behaviour_data_flow OF noa3ao322_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on noa3ao322_x4" - SEVERITY WARNING; - nq <= not ((((i0 and i1) and i2) or (((i3 or i4) or i5) and i6))) after 1600 ps; -END; diff --git a/alliance/share/cells/sxlib/noa3ao322_x4.vhd b/alliance/share/cells/sxlib/noa3ao322_x4.vhd deleted file mode 100644 index 610f1dff..00000000 --- a/alliance/share/cells/sxlib/noa3ao322_x4.vhd +++ /dev/null @@ -1,25 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY noa3ao322_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END noa3ao322_x4; - -ARCHITECTURE RTL OF noa3ao322_x4 IS -BEGIN - nq <= NOT((((i0 AND i1) AND i2) OR (((i3 OR i4) OR i5) AND i6))); -END RTL; diff --git a/alliance/share/cells/sxlib/nts_x1.al b/alliance/share/cells/sxlib/nts_x1.al deleted file mode 100644 index 69a2f5ec..00000000 --- a/alliance/share/cells/sxlib/nts_x1.al +++ /dev/null @@ -1,30 +0,0 @@ -V ALLIANCE : 6 -H nts_x1,L,30/10/99 -C cmd,IN,EXTERNAL,7 -C i,IN,EXTERNAL,8 -C nq,TRISTATE,EXTERNAL,1 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00006 -T P,0.35,5.9,5,4,1,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00005 -T P,0.35,2.9,4,7,6,0,0.75,0.75,7.3,7.3,7.2,9.75,tr_00004 -T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00003 -T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,7.2,3,tr_00001 -S 8,EXTERNAL,i -Q 0.00317129 -S 7,EXTERNAL,cmd -Q 0.00472134 -S 6,EXTERNAL,vdd -Q 0.00497229 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00329099 -S 3,EXTERNAL,vss -Q 0.00420847 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,nq -Q 0.00258522 -EOF diff --git a/alliance/share/cells/sxlib/nts_x1.ap b/alliance/share/cells/sxlib/nts_x1.ap deleted file mode 100644 index 5f2664b5..00000000 --- a/alliance/share/cells/sxlib/nts_x1.ap +++ /dev/null @@ -1,78 +0,0 @@ -V ALLIANCE : 6 -H nts_x1,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 500,3000,ref_ref,i_30 -R 500,3500,ref_ref,i_35 -R 1500,1500,ref_ref,nq_15 -R 1500,2000,ref_ref,nq_20 -R 1500,3000,ref_ref,nq_30 -R 1500,3500,ref_ref,nq_35 -R 1500,4000,ref_ref,nq_40 -R 1500,1000,ref_ref,nq_10 -R 1000,1000,ref_ref,cmd_10 -R 1000,1500,ref_ref,cmd_15 -R 1000,2000,ref_ref,cmd_20 -R 500,1000,ref_ref,i_10 -R 500,1500,ref_ref,i_15 -R 500,2000,ref_ref,i_20 -R 500,2500,ref_ref,i_25 -R 1500,2500,ref_ref,nq_25 -R 500,4000,ref_ref,i_40 -R 1000,2500,ref_ref,cmd_25 -R 1000,3000,ref_ref,cmd_30 -R 1000,3500,ref_ref,cmd_35 -R 1000,4000,ref_ref,cmd_40 -S 1500,1000,1500,4000,200,nq,DOWN,CALU1 -S 500,1000,500,4000,200,i,DOWN,CALU1 -S 1000,1000,1000,4000,200,cmd,DOWN,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 2100,1000,2100,3500,100,*,DOWN,ALU1 -S 1200,2600,2000,2600,100,*,RIGHT,POLY -S 2000,2500,2000,2600,100,*,DOWN,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,100,600,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 2700,800,2700,1200,300,*,UP,NDIF -S 2100,800,2100,1200,300,*,UP,NDIF -S 2400,600,2400,1400,100,*,UP,NTRANS -S 600,2600,600,4900,100,*,DOWN,PTRANS -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 300,2800,300,4700,300,*,DOWN,PDIF -S 2700,2800,2700,3700,300,*,DOWN,PDIF -S 2100,2800,2100,3700,300,*,DOWN,PDIF -S 2400,2600,2400,3900,100,*,DOWN,PTRANS -S 500,1000,500,4000,100,*,UP,ALU1 -S 600,1400,600,2600,100,*,UP,POLY -S 1500,1000,1500,4000,200,*,DOWN,ALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 1200,1400,1200,2000,100,*,UP,POLY -S 1000,2000,2400,2000,100,*,RIGHT,POLY -S 2700,300,2700,1000,200,*,DOWN,ALU1 -S 2700,3000,2700,4700,200,*,UP,ALU1 -V 2000,2500,CONT_POLY,* -V 2100,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 1500,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,3000,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 300,4500,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2700,300,CONT_BODY_P,* -V 2700,4700,CONT_BODY_N,* -V 2100,300,CONT_BODY_P,* -V 2100,4700,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/nts_x1.sym b/alliance/share/cells/sxlib/nts_x1.sym deleted file mode 100644 index f4ed35b4..00000000 Binary files a/alliance/share/cells/sxlib/nts_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nts_x1.vbe b/alliance/share/cells/sxlib/nts_x1.vbe deleted file mode 100644 index f6cada4a..00000000 --- a/alliance/share/cells/sxlib/nts_x1.vbe +++ /dev/null @@ -1,37 +0,0 @@ -ENTITY nts_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_cmd : NATURAL := 14; - CONSTANT cin_i : NATURAL := 14; - CONSTANT rdown_cmd_nq : NATURAL := 2850; - CONSTANT rdown_i_nq : NATURAL := 2850; - CONSTANT rup_cmd_nq : NATURAL := 3210; - CONSTANT rup_i_nq : NATURAL := 3210; - CONSTANT tphl_cmd_nq : NATURAL := 41; - CONSTANT tphl_i_nq : NATURAL := 169; - CONSTANT tplh_i_nq : NATURAL := 201; - CONSTANT tphh_cmd_nq : NATURAL := 249; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - cmd : in BIT; - i : in BIT; - nq : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END nts_x1; - -ARCHITECTURE behaviour_data_flow OF nts_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nts_x1" - SEVERITY WARNING; - - label0 : BLOCK (cmd = '1') - BEGIN - nq <= GUARDED not (i) after 800 ps; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/sxlib/nts_x1.vhd b/alliance/share/cells/sxlib/nts_x1.vhd deleted file mode 100644 index e1177332..00000000 --- a/alliance/share/cells/sxlib/nts_x1.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nts_x1 IS -PORT( - cmd : IN STD_LOGIC; - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nts_x1; - -ARCHITECTURE RTL OF nts_x1 IS -BEGIN - PROCESS ( i, cmd ) - BEGIN - IF (cmd = '1') - THEN nq <= NOT(i); - ELSE nq <= 'Z'; - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/nts_x2.al b/alliance/share/cells/sxlib/nts_x2.al deleted file mode 100644 index c5f00858..00000000 --- a/alliance/share/cells/sxlib/nts_x2.al +++ /dev/null @@ -1,38 +0,0 @@ -V ALLIANCE : 6 -H nts_x2,L,30/10/99 -C cmd,IN,EXTERNAL,9 -C i,IN,EXTERNAL,10 -C nq,TRISTATE,EXTERNAL,2 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,6,10,7,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00010 -T P,0.35,5.9,7,8,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00009 -T P,0.35,5.9,2,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 -T P,0.35,5.9,5,10,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00007 -T P,0.35,2.9,6,9,8,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00006 -T N,0.35,2.9,2,9,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 -T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00004 -T N,0.35,2.9,4,10,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,3,10,4,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00002 -T N,0.35,1.4,8,9,4,0,0.75,0.75,4.3,4.3,10.2,3,tr_00001 -S 10,EXTERNAL,i -Q 0.00541538 -S 9,EXTERNAL,cmd -Q 0.00510823 -S 8,INTERNAL -Q 0.00545178 -S 7,INTERNAL -Q 0 -S 6,EXTERNAL,vdd -Q 0.00589026 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vss -Q 0.00495018 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,nq -Q 0.00258522 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/nts_x2.ap b/alliance/share/cells/sxlib/nts_x2.ap deleted file mode 100644 index b50cc0a0..00000000 --- a/alliance/share/cells/sxlib/nts_x2.ap +++ /dev/null @@ -1,92 +0,0 @@ -V ALLIANCE : 6 -H nts_x2,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 1000,4000,ref_ref,i_40 -R 1000,3500,ref_ref,i_35 -R 1000,3000,ref_ref,i_30 -R 1000,2500,ref_ref,i_25 -R 1000,2000,ref_ref,i_20 -R 1000,1500,ref_ref,i_15 -R 1000,1000,ref_ref,i_10 -R 1500,4000,ref_ref,nq_40 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 1500,1000,ref_ref,nq_10 -R 3000,2000,ref_ref,cmd_20 -R 3000,1500,ref_ref,cmd_15 -R 3000,1000,ref_ref,cmd_10 -R 3000,2500,ref_ref,cmd_25 -R 3000,3000,ref_ref,cmd_30 -R 3000,3500,ref_ref,cmd_35 -S 1000,1000,1000,4000,200,i,DOWN,CALU1 -S 1500,1000,1500,4000,200,nq,DOWN,CALU1 -S 3000,1000,3000,3500,200,cmd,DOWN,CALU1 -S 300,500,300,1000,200,*,DOWN,ALU1 -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 300,300,300,1200,300,*,UP,NDIF -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 1200,2600,2000,2600,100,*,RIGHT,POLY -S 1200,1400,2000,1400,100,*,RIGHT,POLY -S 600,2000,2400,2000,100,*,RIGHT,POLY -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1800,100,1800,1400,100,*,UP,NTRANS -S 2400,100,2400,1400,100,*,UP,NTRANS -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,2600,600,4900,100,*,DOWN,PTRANS -S 1200,2600,1200,4900,100,*,DOWN,PTRANS -S 1800,2600,1800,4900,100,*,DOWN,PTRANS -S 2400,2600,2400,4900,100,*,DOWN,PTRANS -S 300,2800,300,4700,300,*,DOWN,PDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 600,1400,600,2600,100,*,UP,POLY -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 3400,2600,3400,3900,100,*,DOWN,PTRANS -S 3700,2800,3700,3700,300,*,DOWN,PDIF -S 300,3000,300,4500,200,*,UP,ALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 3400,600,3400,1400,100,*,UP,NTRANS -S 3700,800,3700,1200,300,*,UP,NDIF -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 2000,1500,3000,1500,100,*,RIGHT,ALU1 -S 3000,2000,3400,2000,300,*,RIGHT,POLY -S 2000,4000,3700,4000,100,*,RIGHT,ALU1 -S 3700,1000,3700,4000,100,*,DOWN,ALU1 -S 2000,2500,2000,4000,100,*,DOWN,ALU1 -S 3000,1000,3000,3500,100,*,UP,ALU1 -S 2900,300,2900,1200,700,*,DOWN,NDIF -S 2900,2800,2900,4700,700,*,UP,PDIF -S 1500,1000,1500,4000,200,*,DOWN,ALU1 -V 3700,3500,CONT_DIF_P,* -V 3700,1000,CONT_DIF_N,* -V 1000,2000,CONT_POLY,* -V 1500,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2000,2500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 3700,3000,CONT_DIF_P,* -V 3700,4700,CONT_BODY_N,* -V 300,4500,CONT_DIF_P,* -V 3700,300,CONT_BODY_P,* -V 2000,1500,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 2700,4500,CONT_DIF_P,* -V 2700,500,CONT_DIF_N,* -V 3100,4500,CONT_DIF_P,* -V 3100,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/nts_x2.sym b/alliance/share/cells/sxlib/nts_x2.sym deleted file mode 100644 index c821e1e9..00000000 Binary files a/alliance/share/cells/sxlib/nts_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nts_x2.vbe b/alliance/share/cells/sxlib/nts_x2.vbe deleted file mode 100644 index 4bb47086..00000000 --- a/alliance/share/cells/sxlib/nts_x2.vbe +++ /dev/null @@ -1,37 +0,0 @@ -ENTITY nts_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_cmd : NATURAL := 18; - CONSTANT cin_i : NATURAL := 28; - CONSTANT rdown_cmd_nq : NATURAL := 1430; - CONSTANT rdown_i_nq : NATURAL := 1430; - CONSTANT rup_cmd_nq : NATURAL := 1600; - CONSTANT rup_i_nq : NATURAL := 1600; - CONSTANT tphl_cmd_nq : NATURAL := 33; - CONSTANT tphl_i_nq : NATURAL := 167; - CONSTANT tplh_i_nq : NATURAL := 201; - CONSTANT tphh_cmd_nq : NATURAL := 330; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - cmd : in BIT; - i : in BIT; - nq : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END nts_x2; - -ARCHITECTURE behaviour_data_flow OF nts_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nts_x2" - SEVERITY WARNING; - - label0 : BLOCK (cmd = '1') - BEGIN - nq <= GUARDED not (i) after 900 ps; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/sxlib/nts_x2.vhd b/alliance/share/cells/sxlib/nts_x2.vhd deleted file mode 100644 index b982932d..00000000 --- a/alliance/share/cells/sxlib/nts_x2.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nts_x2 IS -PORT( - cmd : IN STD_LOGIC; - i : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nts_x2; - -ARCHITECTURE RTL OF nts_x2 IS -BEGIN - PROCESS ( i, cmd ) - BEGIN - IF (cmd = '1') - THEN nq <= NOT(i); - ELSE nq <= 'Z'; - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/nxr2_x1.al b/alliance/share/cells/sxlib/nxr2_x1.al deleted file mode 100644 index be155f9d..00000000 --- a/alliance/share/cells/sxlib/nxr2_x1.al +++ /dev/null @@ -1,40 +0,0 @@ -V ALLIANCE : 6 -H nxr2_x1,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,7,9,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00012 -T P,0.35,5.9,6,5,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 -T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T P,0.35,5.9,2,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,2.9,7,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 -T P,0.35,2.9,9,10,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00007 -T N,0.35,2.9,4,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 -T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00005 -T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,2.9,3,10,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00003 -T N,0.35,1.4,4,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00002 -T N,0.35,1.4,5,8,4,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 10,EXTERNAL,i1 -Q 0.00533757 -S 9,INTERNAL -Q 0.00655161 -S 8,EXTERNAL,i0 -Q 0.00413388 -S 7,EXTERNAL,vdd -Q 0.0047041 -S 6,INTERNAL -Q 0.00217068 -S 5,INTERNAL -Q 0.0053513 -S 4,EXTERNAL,vss -Q 0.0047041 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,nq -Q 0.00299651 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/nxr2_x1.ap b/alliance/share/cells/sxlib/nxr2_x1.ap deleted file mode 100644 index 4cd41052..00000000 --- a/alliance/share/cells/sxlib/nxr2_x1.ap +++ /dev/null @@ -1,111 +0,0 @@ -V ALLIANCE : 6 -H nxr2_x1,P,30/ 8/2000,100 -A 0,0,4500,5000 -R 1500,2500,ref_ref,nq_25 -R 1500,2000,ref_ref,nq_20 -R 1500,1500,ref_ref,nq_15 -R 1500,1000,ref_ref,nq_10 -R 1500,3500,ref_ref,nq_35 -R 1500,3000,ref_ref,nq_30 -R 1000,1000,ref_ref,i0_10 -R 1000,1500,ref_ref,i0_15 -R 1000,2500,ref_ref,i0_25 -R 1000,2000,ref_ref,i0_20 -R 1000,3000,ref_ref,i0_30 -R 1000,3500,ref_ref,i0_35 -R 1000,4000,ref_ref,i0_40 -R 3500,1000,ref_ref,i1_10 -R 3500,1500,ref_ref,i1_15 -R 3500,2000,ref_ref,i1_20 -R 3500,2500,ref_ref,i1_25 -R 3500,3000,ref_ref,i1_30 -R 3500,3500,ref_ref,i1_35 -R 3500,4000,ref_ref,i1_40 -S 1500,1000,1500,3500,200,nq,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -S 3500,1000,3500,4000,200,i1,DOWN,CALU1 -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 1500,4000,2700,4000,100,*,RIGHT,ALU1 -S 300,1000,300,3500,100,*,DOWN,ALU1 -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 300,2000,2400,2000,100,*,RIGHT,POLY -S 600,1400,1200,1400,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,2600,1200,2600,100,*,RIGHT,POLY -S 600,2600,600,3100,100,*,DOWN,POLY -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 900,2800,900,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,UP,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 3600,3100,3600,4400,100,*,UP,PTRANS -S 3300,300,3300,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 900,300,900,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 3600,2600,3600,3100,100,*,DOWN,POLY -S 3500,1000,3500,4000,100,*,DOWN,ALU1 -S 1800,2600,2100,2600,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 3000,2000,4000,2000,100,*,RIGHT,POLY -S 4000,1000,4000,3500,100,*,DOWN,ALU1 -S 4000,3300,4000,4200,300,*,DOWN,PDIF -S 4000,800,4000,1200,300,*,UP,NDIF -S 3000,2000,3000,2600,100,*,DOWN,POLY -S 2000,2500,3500,2500,100,*,RIGHT,ALU1 -S 3000,1400,3600,1400,100,*,RIGHT,POLY -S 2000,1500,2500,1500,100,*,RIGHT,ALU1 -S 2500,1500,2500,2000,100,*,DOWN,ALU1 -S 2500,2000,3000,2000,100,*,RIGHT,ALU1 -S 1450,3500,2100,3500,200,*,RIGHT,ALU1 -S 1500,950,1500,3550,200,*,UP,ALU1 -S 1450,1000,2100,1000,200,*,RIGHT,ALU1 -S 300,3500,300,4000,100,*,DOWN,ALU1 -S 4000,3500,4000,4000,100,*,UP,ALU1 -S 2700,3000,2700,4000,100,*,UP,ALU1 -V 300,2000,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 1000,2500,CONT_POLY,* -V 3900,300,CONT_BODY_P,* -V 300,300,CONT_BODY_P,* -V 3900,4700,CONT_BODY_N,* -V 300,4700,CONT_BODY_N,* -V 3300,4500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 3300,500,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 2100,3500,CONT_DIF_P,* -V 2000,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 4000,3500,CONT_DIF_P,* -V 4000,1000,CONT_DIF_N,* -V 3000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/nxr2_x1.sym b/alliance/share/cells/sxlib/nxr2_x1.sym deleted file mode 100644 index 94e1c85d..00000000 Binary files a/alliance/share/cells/sxlib/nxr2_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nxr2_x1.vbe b/alliance/share/cells/sxlib/nxr2_x1.vbe deleted file mode 100644 index 6a25e761..00000000 --- a/alliance/share/cells/sxlib/nxr2_x1.vbe +++ /dev/null @@ -1,40 +0,0 @@ -ENTITY nxr2_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_i0 : NATURAL := 21; - CONSTANT cin_i1 : NATURAL := 22; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i0_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rdown_i1_nq : NATURAL := 2850; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i0_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT rup_i1_nq : NATURAL := 3210; - CONSTANT tphl_i1_nq : NATURAL := 156; - CONSTANT tphl_i0_nq : NATURAL := 288; - CONSTANT tplh_i0_nq : NATURAL := 293; - CONSTANT tplh_i1_nq : NATURAL := 327; - CONSTANT tphh_i0_nq : NATURAL := 366; - CONSTANT tpll_i0_nq : NATURAL := 389; - CONSTANT tphh_i1_nq : NATURAL := 395; - CONSTANT tpll_i1_nq : NATURAL := 503; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nxr2_x1; - -ARCHITECTURE behaviour_data_flow OF nxr2_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nxr2_x1" - SEVERITY WARNING; - nq <= not ((i0 xor i1)) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/nxr2_x1.vhd b/alliance/share/cells/sxlib/nxr2_x1.vhd deleted file mode 100644 index 9ad239ca..00000000 --- a/alliance/share/cells/sxlib/nxr2_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nxr2_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nxr2_x1; - -ARCHITECTURE RTL OF nxr2_x1 IS -BEGIN - nq <= NOT((i0 XOR i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/nxr2_x4.al b/alliance/share/cells/sxlib/nxr2_x4.al deleted file mode 100644 index eec8e730..00000000 --- a/alliance/share/cells/sxlib/nxr2_x4.al +++ /dev/null @@ -1,46 +0,0 @@ -V ALLIANCE : 6 -H nxr2_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,10 -C nq,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,6 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,9,10,6,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00016 -T P,0.35,2.9,6,8,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00015 -T P,0.35,5.9,11,2,6,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00014 -T P,0.35,5.9,6,2,11,0,0.75,0.75,13.3,13.3,16.2,11.25,tr_00013 -T P,0.35,5.9,2,9,7,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00012 -T P,0.35,5.9,7,8,6,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00011 -T P,0.35,5.9,7,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 -T P,0.35,5.9,6,10,7,0,0.75,0.75,13.3,13.3,9,11.25,tr_00009 -T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,16.2,2.25,tr_00008 -T N,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00007 -T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 -T N,0.35,1.4,1,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00005 -T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 -T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,5,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 -T N,0.35,2.9,1,8,5,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 -S 11,EXTERNAL,nq -Q 0.00258522 -S 10,EXTERNAL,i1 -Q 0.00462772 -S 9,INTERNAL -Q 0.00536068 -S 8,EXTERNAL,i0 -Q 0.00370588 -S 7,INTERNAL -Q 0.00114171 -S 6,EXTERNAL,vdd -Q 0.00866628 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.0044986 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00780232 -S 1,EXTERNAL,vss -Q 0.00666861 -EOF diff --git a/alliance/share/cells/sxlib/nxr2_x4.ap b/alliance/share/cells/sxlib/nxr2_x4.ap deleted file mode 100644 index 40f36fe5..00000000 --- a/alliance/share/cells/sxlib/nxr2_x4.ap +++ /dev/null @@ -1,135 +0,0 @@ -V ALLIANCE : 6 -H nxr2_x4,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 5000,4000,ref_ref,nq_40 -R 5000,1000,ref_ref,nq_10 -R 5000,3000,ref_ref,nq_30 -R 5000,3500,ref_ref,nq_35 -R 5000,2500,ref_ref,nq_25 -R 5000,2000,ref_ref,nq_20 -R 5000,1500,ref_ref,nq_15 -R 3500,4000,ref_ref,i1_40 -R 3500,3500,ref_ref,i1_35 -R 3500,3000,ref_ref,i1_30 -R 3500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,i1_20 -R 3500,1500,ref_ref,i1_15 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,1500,ref_ref,i0_15 -R 1000,1000,ref_ref,i0_10 -S 4500,2000,5400,2000,300,*,RIGHT,POLY -S 5000,1000,5000,4000,200,nq,DOWN,CALU1 -S 3500,1500,3500,4000,200,i1,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -S 300,1000,300,3000,100,*,DOWN,ALU1 -S 3000,2600,3600,2600,100,*,RIGHT,POLY -S 3000,1400,3000,2000,100,*,DOWN,POLY -S 2000,1500,3500,1500,100,*,RIGHT,ALU1 -S 2500,2000,2500,2500,100,*,DOWN,ALU1 -S 2000,2500,2500,2500,100,*,RIGHT,ALU1 -S 4500,300,4500,1000,300,*,UP,NDIF -S 3900,800,3900,1600,300,*,UP,NDIF -S 1500,1000,4500,1000,100,*,RIGHT,ALU1 -S 4500,1000,4500,2000,100,*,DOWN,ALU1 -S 4800,1400,4800,2600,100,*,DOWN,POLY -S 5400,1400,5400,2600,100,*,DOWN,POLY -S 5700,500,5700,1000,200,*,DOWN,ALU1 -S 5700,3000,5700,4500,200,*,DOWN,ALU1 -S 4500,3500,4500,4500,200,*,DOWN,ALU1 -S 3500,1500,3500,4000,100,*,DOWN,ALU1 -S 4000,1500,4000,2900,100,*,DOWN,ALU1 -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 5700,300,5700,1200,300,*,UP,NDIF -S 5100,300,5100,1200,300,*,UP,NDIF -S 5400,100,5400,1400,100,*,DOWN,NTRANS -S 4800,100,4800,1400,100,*,DOWN,NTRANS -S 3900,2800,3900,3700,300,*,DOWN,PDIF -S 4500,3400,4500,4700,300,*,DOWN,PDIF -S 5100,2800,5100,4700,300,*,DOWN,PDIF -S 3600,2600,3600,3900,100,*,UP,PTRANS -S 600,2600,600,3900,100,*,UP,PTRANS -S 300,2800,300,3700,300,*,UP,PDIF -S 4800,2600,4800,4900,100,*,UP,PTRANS -S 5400,2600,5400,4900,100,*,UP,PTRANS -S 5700,2800,5700,4700,300,*,DOWN,PDIF -S 2500,2000,3000,2000,100,*,RIGHT,ALU1 -S 3000,2000,4000,2000,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1800,2600,2100,2600,100,*,RIGHT,POLY -S 1500,3500,2100,3500,100,*,RIGHT,ALU1 -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 600,600,600,1400,100,*,DOWN,NTRANS -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 3300,300,3300,1200,300,*,UP,NDIF -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 600,2600,1200,2600,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,1400,1200,1400,100,*,RIGHT,POLY -S 300,2000,2400,2000,100,*,RIGHT,POLY -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 1500,4000,2700,4000,100,*,RIGHT,ALU1 -S 0,3900,6000,3900,2400,*,LEFT,NWELL -S 5000,1000,5000,4000,200,*,DOWN,ALU1 -V 4500,2000,CONT_POLY,* -V 4000,2900,CONT_DIF_P,* -V 4000,1500,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 5100,3000,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 5100,4000,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 5700,3000,CONT_DIF_P,* -V 5700,3500,CONT_DIF_P,* -V 5700,4000,CONT_DIF_P,* -V 5700,4500,CONT_DIF_P,* -V 5700,1000,CONT_DIF_N,* -V 5700,500,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 300,3000,CONT_DIF_P,* -V 3000,2000,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2100,3500,CONT_DIF_P,* -V 2100,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 3300,500,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 3900,4700,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 3900,300,CONT_BODY_P,* -V 1000,2500,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 300,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/nxr2_x4.sym b/alliance/share/cells/sxlib/nxr2_x4.sym deleted file mode 100644 index 4e7a0cde..00000000 Binary files a/alliance/share/cells/sxlib/nxr2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/nxr2_x4.vbe b/alliance/share/cells/sxlib/nxr2_x4.vbe deleted file mode 100644 index 69c3294a..00000000 --- a/alliance/share/cells/sxlib/nxr2_x4.vbe +++ /dev/null @@ -1,40 +0,0 @@ -ENTITY nxr2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_i0 : NATURAL := 20; - CONSTANT cin_i1 : NATURAL := 21; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i0_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rdown_i1_nq : NATURAL := 810; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tpll_i1_nq : NATURAL := 453; - CONSTANT tphh_i0_nq : NATURAL := 469; - CONSTANT tpll_i0_nq : NATURAL := 481; - CONSTANT tphl_i0_nq : NATURAL := 522; - CONSTANT tplh_i1_nq : NATURAL := 542; - CONSTANT tphl_i1_nq : NATURAL := 553; - CONSTANT tplh_i0_nq : NATURAL := 553; - CONSTANT tphh_i1_nq : NATURAL := 568; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END nxr2_x4; - -ARCHITECTURE behaviour_data_flow OF nxr2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on nxr2_x4" - SEVERITY WARNING; - nq <= not ((i0 xor i1)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/nxr2_x4.vhd b/alliance/share/cells/sxlib/nxr2_x4.vhd deleted file mode 100644 index 929c679a..00000000 --- a/alliance/share/cells/sxlib/nxr2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY nxr2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - nq : OUT STD_LOGIC -); -END nxr2_x4; - -ARCHITECTURE RTL OF nxr2_x4 IS -BEGIN - nq <= NOT((i0 XOR i1)); -END RTL; diff --git a/alliance/share/cells/sxlib/o2_x2.al b/alliance/share/cells/sxlib/o2_x2.al deleted file mode 100644 index e0196360..00000000 --- a/alliance/share/cells/sxlib/o2_x2.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 6 -H o2_x2,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,3,2,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 -T P,0.35,4.4,4,6,5,0,0.75,0.75,10.3,10.3,3.6,10.5,tr_00005 -T P,0.35,4.4,5,7,2,0,0.75,0.75,10.3,10.3,2.4,10.5,tr_00004 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,2,6,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 -T N,0.35,2.9,3,2,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 7,EXTERNAL,i1 -Q 0.00282737 -S 6,EXTERNAL,i0 -Q 0.00344095 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00298567 -S 3,EXTERNAL,q -Q 0.00264397 -S 2,INTERNAL -Q 0.00463918 -S 1,EXTERNAL,vss -Q 0.0033382 -EOF diff --git a/alliance/share/cells/sxlib/o2_x2.ap b/alliance/share/cells/sxlib/o2_x2.ap deleted file mode 100644 index 4b3c3f88..00000000 --- a/alliance/share/cells/sxlib/o2_x2.ap +++ /dev/null @@ -1,70 +0,0 @@ -V ALLIANCE : 6 -H o2_x2,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 2000,1000,ref_ref,q_10 -R 2000,4000,ref_ref,q_40 -R 2000,3500,ref_ref,q_35 -R 2000,3000,ref_ref,q_30 -R 2000,2500,ref_ref,q_25 -R 2000,2000,ref_ref,q_20 -R 2000,1500,ref_ref,q_15 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1500,4000,ref_ref,i0_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,1000,ref_ref,i0_10 -R 500,2500,ref_ref,i1_25 -R 500,2000,ref_ref,i1_20 -R 500,1500,ref_ref,i1_15 -R 500,3500,ref_ref,i1_35 -R 500,3000,ref_ref,i1_30 -S 2000,1000,2000,4000,200,q,DOWN,CALU1 -S 1500,1000,1500,4000,200,i0,DOWN,CALU1 -S 500,1500,500,3500,200,i1,DOWN,CALU1 -S 2000,950,2000,4050,200,*,UP,ALU1 -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 1000,2000,1800,2000,100,*,RIGHT,POLY -S 500,1500,500,3500,100,*,UP,ALU1 -S 600,2600,800,2600,100,*,RIGHT,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 1500,2800,1500,4700,300,*,UP,PDIF -S 500,2800,500,4200,300,*,DOWN,PDIF -S 300,2800,300,4200,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1200,2600,1200,4400,100,*,UP,PTRANS -S 800,2600,800,4400,100,*,UP,PTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 300,400,300,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,UP,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 0,3900,2500,3900,2400,*,LEFT,NWELL -S 950,1000,950,4000,100,*,UP,ALU1 -S 300,4000,950,4000,100,*,LEFT,ALU1 -V 2100,4000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 1400,2500,CONT_POLY,* -V 1400,1500,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4500,CONT_DIF_P,* -V 1500,500,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 300,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/o2_x2.sym b/alliance/share/cells/sxlib/o2_x2.sym deleted file mode 100644 index d70269b2..00000000 Binary files a/alliance/share/cells/sxlib/o2_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o2_x2.vbe b/alliance/share/cells/sxlib/o2_x2.vbe deleted file mode 100644 index 9e115a06..00000000 --- a/alliance/share/cells/sxlib/o2_x2.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY o2_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT tpll_i0_q : NATURAL := 310; - CONSTANT tphh_i1_q : NATURAL := 335; - CONSTANT tpll_i1_q : NATURAL := 364; - CONSTANT tphh_i0_q : NATURAL := 406; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o2_x2; - -ARCHITECTURE behaviour_data_flow OF o2_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o2_x2" - SEVERITY WARNING; - q <= (i0 or i1) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/o2_x2.vhd b/alliance/share/cells/sxlib/o2_x2.vhd deleted file mode 100644 index 6ff6bde5..00000000 --- a/alliance/share/cells/sxlib/o2_x2.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o2_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o2_x2; - -ARCHITECTURE RTL OF o2_x2 IS -BEGIN - q <= (i0 OR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/o2_x4.al b/alliance/share/cells/sxlib/o2_x4.al deleted file mode 100644 index 396b7653..00000000 --- a/alliance/share/cells/sxlib/o2_x4.al +++ /dev/null @@ -1,30 +0,0 @@ -V ALLIANCE : 6 -H o2_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,3 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,4,1,3,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 -T P,0.35,5.9,3,1,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00007 -T P,0.35,4.4,4,6,5,0,0.75,0.75,10.3,10.3,3.6,10.5,tr_00006 -T P,0.35,4.4,5,7,1,0,0.75,0.75,10.3,10.3,2.4,10.5,tr_00005 -T N,0.35,2.9,2,1,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 -T N,0.35,2.9,3,1,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 7,EXTERNAL,i1 -Q 0.00282737 -S 6,EXTERNAL,i0 -Q 0.00344095 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00503104 -S 3,EXTERNAL,q -Q 0.00264397 -S 2,EXTERNAL,vss -Q 0.00444349 -S 1,INTERNAL -Q 0.00596944 -EOF diff --git a/alliance/share/cells/sxlib/o2_x4.ap b/alliance/share/cells/sxlib/o2_x4.ap deleted file mode 100644 index 439a0eca..00000000 --- a/alliance/share/cells/sxlib/o2_x4.ap +++ /dev/null @@ -1,83 +0,0 @@ -V ALLIANCE : 6 -H o2_x4,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2000,1000,ref_ref,q_10 -R 2000,4000,ref_ref,q_40 -R 2000,3500,ref_ref,q_35 -R 2000,3000,ref_ref,q_30 -R 2000,2500,ref_ref,q_25 -R 2000,2000,ref_ref,q_20 -R 2000,1500,ref_ref,q_15 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1500,4000,ref_ref,i0_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,1000,ref_ref,i0_10 -R 500,2500,ref_ref,i1_25 -R 500,2000,ref_ref,i1_20 -R 500,1500,ref_ref,i1_15 -R 500,3500,ref_ref,i1_35 -R 500,3000,ref_ref,i1_30 -S 2000,1000,2000,4000,200,q,DOWN,CALU1 -S 1500,1000,1500,4000,200,i0,DOWN,CALU1 -S 500,1500,500,3500,200,i1,DOWN,CALU1 -S 2000,950,2000,4050,200,*,UP,ALU1 -S 2700,3000,2700,4500,200,*,UP,ALU1 -S 2700,500,2700,1000,200,*,DOWN,ALU1 -S 1000,2000,2400,2000,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2700,2800,2700,4700,300,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 2700,300,2700,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,UP,NTRANS -S 1800,1400,1800,2600,100,*,DOWN,POLY -S 500,1500,500,3500,100,*,UP,ALU1 -S 600,2600,800,2600,100,*,RIGHT,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 1500,2800,1500,4700,300,*,UP,PDIF -S 500,2800,500,4200,300,*,DOWN,PDIF -S 300,2800,300,4200,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1200,2600,1200,4400,100,*,UP,PTRANS -S 800,2600,800,4400,100,*,UP,PTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 300,400,300,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,UP,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 950,1000,950,4000,100,*,UP,ALU1 -S 300,4000,950,4000,100,*,LEFT,ALU1 -V 2700,500,CONT_DIF_N,* -V 2700,1000,CONT_DIF_N,* -V 2700,3000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 2100,3000,CONT_DIF_P,* -V 500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 1400,2500,CONT_POLY,* -V 1400,1500,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4500,CONT_DIF_P,* -V 1500,500,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 300,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/o2_x4.sym b/alliance/share/cells/sxlib/o2_x4.sym deleted file mode 100644 index fe8d315f..00000000 Binary files a/alliance/share/cells/sxlib/o2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o2_x4.vbe b/alliance/share/cells/sxlib/o2_x4.vbe deleted file mode 100644 index e22a9361..00000000 --- a/alliance/share/cells/sxlib/o2_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY o2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 394; - CONSTANT tphh_i1_q : NATURAL := 427; - CONSTANT tpll_i1_q : NATURAL := 464; - CONSTANT tphh_i0_q : NATURAL := 491; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o2_x4; - -ARCHITECTURE behaviour_data_flow OF o2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o2_x4" - SEVERITY WARNING; - q <= (i0 or i1) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/o2_x4.vhd b/alliance/share/cells/sxlib/o2_x4.vhd deleted file mode 100644 index c4dbf96e..00000000 --- a/alliance/share/cells/sxlib/o2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o2_x4; - -ARCHITECTURE RTL OF o2_x4 IS -BEGIN - q <= (i0 OR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/o3_x2.al b/alliance/share/cells/sxlib/o3_x2.al deleted file mode 100644 index d476fb88..00000000 --- a/alliance/share/cells/sxlib/o3_x2.al +++ /dev/null @@ -1,35 +0,0 @@ -V ALLIANCE : 6 -H o3_x2,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,1,3,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 -T P,0.35,4.4,6,7,3,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00007 -T P,0.35,4.4,5,9,6,0,0.75,0.75,10.3,10.3,3,10.5,tr_00006 -T P,0.35,4.4,4,8,5,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00005 -T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 -T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,1.4,3,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 9,EXTERNAL,i1 -Q 0.00282737 -S 8,EXTERNAL,i0 -Q 0.00282737 -S 7,EXTERNAL,i2 -Q 0.00260759 -S 6,INTERNAL -Q 0 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00350341 -S 3,INTERNAL -Q 0.00620074 -S 2,EXTERNAL,vss -Q 0.00367968 -S 1,EXTERNAL,q -Q 0.00358405 -EOF diff --git a/alliance/share/cells/sxlib/o3_x2.ap b/alliance/share/cells/sxlib/o3_x2.ap deleted file mode 100644 index 75d6139b..00000000 --- a/alliance/share/cells/sxlib/o3_x2.ap +++ /dev/null @@ -1,86 +0,0 @@ -V ALLIANCE : 6 -H o3_x2,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2500,1000,ref_ref,q_10 -R 2500,1500,ref_ref,q_15 -R 2500,2000,ref_ref,q_20 -R 2500,2500,ref_ref,q_25 -R 2500,3000,ref_ref,q_30 -R 2500,3500,ref_ref,q_35 -R 2500,4000,ref_ref,q_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 500,2500,ref_ref,i2_25 -R 500,2000,ref_ref,i2_20 -R 500,1500,ref_ref,i2_15 -R 500,3500,ref_ref,i2_35 -R 500,3000,ref_ref,i2_30 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 1500,1500,1500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 500,1500,500,3500,200,i2,DOWN,CALU1 -S 0,3900,3000,3900,2400,*,LEFT,NWELL -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 900,400,900,1200,300,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 1500,800,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,UP,ALU1 -S 600,1400,600,2600,100,*,DOWN,POLY -S 300,1000,2000,1000,100,*,RIGHT,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2000,2000,2400,2000,100,*,RIGHT,POLY -S 300,2800,300,4200,300,*,DOWN,PDIF -S 300,4000,2000,4000,100,*,LEFT,ALU1 -S 600,2600,600,4400,100,*,UP,PTRANS -S 1000,2600,1000,4400,100,*,UP,PTRANS -S 1400,2600,1400,4400,100,*,UP,PTRANS -S 1000,1400,1000,2600,100,*,DOWN,POLY -S 1000,1400,1200,1400,100,*,RIGHT,POLY -S 1600,1400,1800,1400,100,*,LEFT,POLY -S 1600,1400,1600,2600,100,*,UP,POLY -S 1800,2800,1800,4700,500,*,DOWN,PDIF -S 2500,950,2500,4050,200,*,DOWN,ALU1 -S 2500,4000,2700,4000,200,*,RIGHT,ALU1 -S 2500,3500,2700,3500,200,*,LEFT,ALU1 -S 2500,3000,2700,3000,200,*,LEFT,ALU1 -S 2500,1000,2700,1000,200,*,LEFT,ALU1 -V 2700,1000,CONT_DIF_N,* -V 2700,3000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 2100,4500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 1500,300,CONT_BODY_P,* -V 2100,500,CONT_DIF_N,* -V 500,1500,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,2500,CONT_POLY,* -V 1700,4500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/o3_x2.sym b/alliance/share/cells/sxlib/o3_x2.sym deleted file mode 100644 index 10ad4b42..00000000 Binary files a/alliance/share/cells/sxlib/o3_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o3_x2.vbe b/alliance/share/cells/sxlib/o3_x2.vbe deleted file mode 100644 index 5aad7aba..00000000 --- a/alliance/share/cells/sxlib/o3_x2.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY o3_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT tphh_i2_q : NATURAL := 360; - CONSTANT tpll_i0_q : NATURAL := 407; - CONSTANT tphh_i1_q : NATURAL := 430; - CONSTANT tpll_i1_q : NATURAL := 482; - CONSTANT tphh_i0_q : NATURAL := 494; - CONSTANT tpll_i2_q : NATURAL := 506; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o3_x2; - -ARCHITECTURE behaviour_data_flow OF o3_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o3_x2" - SEVERITY WARNING; - q <= ((i0 or i1) or i2) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/o3_x2.vhd b/alliance/share/cells/sxlib/o3_x2.vhd deleted file mode 100644 index 020e5378..00000000 --- a/alliance/share/cells/sxlib/o3_x2.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o3_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o3_x2; - -ARCHITECTURE RTL OF o3_x2 IS -BEGIN - q <= ((i0 OR i1) OR i2); -END RTL; diff --git a/alliance/share/cells/sxlib/o3_x4.al b/alliance/share/cells/sxlib/o3_x4.al deleted file mode 100644 index c0ae14bd..00000000 --- a/alliance/share/cells/sxlib/o3_x4.al +++ /dev/null @@ -1,37 +0,0 @@ -V ALLIANCE : 6 -H o3_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,1,3,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 -T P,0.35,5.9,1,3,5,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00009 -T P,0.35,4.4,5,7,4,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00008 -T P,0.35,4.4,4,9,6,0,0.75,0.75,10.3,10.3,3,10.5,tr_00007 -T P,0.35,4.4,6,8,3,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00006 -T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00005 -T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00004 -T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,3,7,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 -S 9,EXTERNAL,i1 -Q 0.00282737 -S 8,EXTERNAL,i2 -Q 0.00260759 -S 7,EXTERNAL,i0 -Q 0.00282737 -S 6,INTERNAL -Q 0 -S 5,EXTERNAL,vdd -Q 0.00537252 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00773401 -S 2,EXTERNAL,vss -Q 0.00519625 -S 1,EXTERNAL,q -Q 0.00258522 -EOF diff --git a/alliance/share/cells/sxlib/o3_x4.ap b/alliance/share/cells/sxlib/o3_x4.ap deleted file mode 100644 index f0ab0df9..00000000 --- a/alliance/share/cells/sxlib/o3_x4.ap +++ /dev/null @@ -1,94 +0,0 @@ -V ALLIANCE : 6 -H o3_x4,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 2500,1000,ref_ref,q_10 -R 2500,1500,ref_ref,q_15 -R 2500,2000,ref_ref,q_20 -R 2500,2500,ref_ref,q_25 -R 2500,3000,ref_ref,q_30 -R 2500,3500,ref_ref,q_35 -R 2500,4000,ref_ref,q_40 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 500,2500,ref_ref,i2_25 -R 500,2000,ref_ref,i2_20 -R 500,1500,ref_ref,i2_15 -R 500,3500,ref_ref,i2_35 -R 500,3000,ref_ref,i2_30 -S 2500,1000,2500,4000,200,*,DOWN,ALU1 -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 900,400,900,1200,300,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 1500,800,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,UP,ALU1 -S 600,1400,600,2600,100,*,DOWN,POLY -S 300,1000,2000,1000,100,*,RIGHT,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 300,2800,300,4200,300,*,DOWN,PDIF -S 300,4000,2000,4000,100,*,LEFT,ALU1 -S 600,2600,600,4400,100,*,UP,PTRANS -S 1000,2600,1000,4400,100,*,UP,PTRANS -S 1400,2600,1400,4400,100,*,UP,PTRANS -S 1000,1400,1000,2600,100,*,DOWN,POLY -S 1000,1400,1200,1400,100,*,RIGHT,POLY -S 1600,1400,1800,1400,100,*,LEFT,POLY -S 1600,1400,1600,2600,100,*,UP,POLY -S 1800,2800,1800,4700,500,*,DOWN,PDIF -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 2300,100,2300,1400,100,*,DOWN,NTRANS -S 2300,1400,2300,2600,100,*,DOWN,POLY -S 2300,2600,2300,4900,100,*,UP,PTRANS -S 2600,300,2600,1200,300,*,DOWN,NDIF -S 2600,2800,2600,4700,300,*,UP,PDIF -S 2900,100,2900,1400,100,*,DOWN,NTRANS -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 3200,300,3200,1200,300,*,DOWN,NDIF -S 2900,2600,2900,4900,100,*,DOWN,PTRANS -S 2900,1400,2900,2600,100,*,DOWN,POLY -S 1900,2000,2900,2000,300,*,RIGHT,POLY -S 3200,2800,3200,4700,300,*,UP,PDIF -S 3200,3000,3200,4500,200,*,UP,ALU1 -S 3200,500,3200,1700,200,*,UP,ALU1 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 1500,1500,1500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 500,1500,500,3500,200,i2,DOWN,CALU1 -V 300,4700,CONT_BODY_N,* -V 1500,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 500,1500,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,2500,CONT_POLY,* -V 2000,300,CONT_DIF_N,* -V 2000,4500,CONT_DIF_P,* -V 2600,1000,CONT_DIF_N,* -V 2600,3000,CONT_DIF_P,* -V 2600,3500,CONT_DIF_P,* -V 2600,4000,CONT_DIF_P,* -V 3200,500,CONT_DIF_N,* -V 3200,4500,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 3200,3500,CONT_DIF_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,1000,CONT_DIF_N,* -V 3200,1700,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/o3_x4.sym b/alliance/share/cells/sxlib/o3_x4.sym deleted file mode 100644 index 6453b559..00000000 Binary files a/alliance/share/cells/sxlib/o3_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o3_x4.vbe b/alliance/share/cells/sxlib/o3_x4.vbe deleted file mode 100644 index 1e7ea94f..00000000 --- a/alliance/share/cells/sxlib/o3_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY o3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tphh_i2_q : NATURAL := 447; - CONSTANT tpll_i0_q : NATURAL := 501; - CONSTANT tphh_i1_q : NATURAL := 510; - CONSTANT tphh_i0_q : NATURAL := 569; - CONSTANT tpll_i1_q : NATURAL := 585; - CONSTANT tpll_i2_q : NATURAL := 622; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o3_x4; - -ARCHITECTURE behaviour_data_flow OF o3_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o3_x4" - SEVERITY WARNING; - q <= ((i0 or i1) or i2) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/o3_x4.vhd b/alliance/share/cells/sxlib/o3_x4.vhd deleted file mode 100644 index 76e4c9ba..00000000 --- a/alliance/share/cells/sxlib/o3_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o3_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o3_x4; - -ARCHITECTURE RTL OF o3_x4 IS -BEGIN - q <= ((i0 OR i1) OR i2); -END RTL; diff --git a/alliance/share/cells/sxlib/o4_x2.al b/alliance/share/cells/sxlib/o4_x2.al deleted file mode 100644 index 7be3125b..00000000 --- a/alliance/share/cells/sxlib/o4_x2.al +++ /dev/null @@ -1,42 +0,0 @@ -V ALLIANCE : 6 -H o4_x2,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,1 -T P,0.35,4.4,3,10,2,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00010 -T P,0.35,4.4,6,8,3,0,0.75,0.75,10.3,10.3,3,10.5,tr_00009 -T P,0.35,4.4,5,7,6,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00008 -T P,0.35,4.4,4,9,5,0,0.75,0.75,10.3,10.3,5.4,10.5,tr_00007 -T P,0.35,5.9,4,2,11,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00006 -T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00005 -T N,0.35,1.4,1,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 -T N,0.35,1.4,2,8,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 -T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00001 -S 11,EXTERNAL,q -Q 0.00258522 -S 10,EXTERNAL,i3 -Q 0.00260759 -S 9,EXTERNAL,i2 -Q 0.00318597 -S 8,EXTERNAL,i1 -Q 0.00282737 -S 7,EXTERNAL,i0 -Q 0.00319753 -S 6,INTERNAL -Q 0 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00384489 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.0066641 -S 1,EXTERNAL,vss -Q 0.00419742 -EOF diff --git a/alliance/share/cells/sxlib/o4_x2.ap b/alliance/share/cells/sxlib/o4_x2.ap deleted file mode 100644 index 25229dda..00000000 --- a/alliance/share/cells/sxlib/o4_x2.ap +++ /dev/null @@ -1,103 +0,0 @@ -V ALLIANCE : 6 -H o4_x2,P,30/ 8/2000,100 -A 0,0,3500,5000 -R 500,1500,ref_ref,i3_15 -R 500,3500,ref_ref,i3_35 -R 500,3000,ref_ref,i3_30 -R 500,2500,ref_ref,i3_25 -R 500,2000,ref_ref,i3_20 -R 3000,3500,ref_ref,q_35 -R 3000,4000,ref_ref,q_40 -R 3000,1500,ref_ref,q_15 -R 3000,1000,ref_ref,q_10 -R 3000,2000,ref_ref,q_20 -R 3000,2500,ref_ref,q_25 -R 3000,3000,ref_ref,q_30 -R 2000,3500,ref_ref,i2_35 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 1500,3500,ref_ref,i0_35 -R 1500,3000,ref_ref,i0_30 -R 1500,2500,ref_ref,i0_25 -R 1500,2000,ref_ref,i0_20 -R 1500,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -S 3000,1000,3200,1000,200,*,LEFT,ALU1 -S 3000,3000,3200,3000,200,*,LEFT,ALU1 -S 3000,3500,3200,3500,200,*,LEFT,ALU1 -S 3000,4000,3200,4000,200,*,LEFT,ALU1 -S 3000,1000,3000,4000,200,*,DOWN,ALU1 -S 900,1000,2550,1000,100,*,LEFT,ALU1 -S 300,4000,2550,4000,100,*,RIGHT,ALU1 -S 2550,1000,2550,4000,100,*,DOWN,ALU1 -S 2100,1400,2100,2600,100,*,DOWN,POLY -S 1800,2600,2100,2600,100,*,RIGHT,POLY -S 1600,1400,1800,1400,100,*,RIGHT,POLY -S 1600,1400,1600,2100,100,*,DOWN,POLY -S 1400,1900,1400,2600,100,*,DOWN,POLY -S 1000,1400,1200,1400,100,*,RIGHT,POLY -S 1000,1400,1000,2600,100,*,DOWN,POLY -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 2900,100,2900,1400,100,*,UP,NTRANS -S 3200,300,3200,1200,300,*,DOWN,NDIF -S 2400,2000,2900,2000,300,*,RIGHT,POLY -S 2900,1400,2900,2600,100,*,DOWN,POLY -S 3200,2800,3200,4700,300,*,UP,PDIF -S 2900,2600,2900,4900,100,*,DOWN,PTRANS -S 2200,2800,2200,4700,500,*,DOWN,PDIF -S 1800,2600,1800,4400,100,*,UP,PTRANS -S 2100,1400,2400,1400,100,*,RIGHT,POLY -S 1400,2600,1400,4400,100,*,UP,PTRANS -S 1000,2600,1000,4400,100,*,UP,PTRANS -S 600,2600,600,4400,100,*,UP,PTRANS -S 300,2800,300,4200,300,*,DOWN,PDIF -S 600,1400,600,2600,100,*,DOWN,POLY -S 500,1500,500,3500,100,*,UP,ALU1 -S 1400,2000,1400,2100,100,*,DOWN,POLY -S 2000,1500,2000,3500,100,*,UP,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 300,400,300,1200,300,*,UP,NDIF -S 1500,400,1500,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 2100,800,2100,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2500,2800,2500,4700,300,*,DOWN,PDIF -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 0,3900,3500,3900,2400,*,RIGHT,NWELL -S 500,1500,500,3500,200,i3,DOWN,CALU1 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 2000,1500,2000,3500,200,i2,DOWN,CALU1 -S 1500,1500,1500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -V 2200,4500,CONT_DIF_P,* -V 2600,4500,CONT_DIF_P,* -V 2600,300,CONT_DIF_N,* -V 3200,3500,CONT_DIF_P,* -V 3200,3000,CONT_DIF_P,* -V 3200,4000,CONT_DIF_P,* -V 3200,1000,CONT_DIF_N,* -V 300,4000,CONT_DIF_P,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 900,300,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 900,1000,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/o4_x2.sym b/alliance/share/cells/sxlib/o4_x2.sym deleted file mode 100644 index 4e5ebc9a..00000000 Binary files a/alliance/share/cells/sxlib/o4_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o4_x2.vbe b/alliance/share/cells/sxlib/o4_x2.vbe deleted file mode 100644 index 09652e62..00000000 --- a/alliance/share/cells/sxlib/o4_x2.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY o4_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT cin_i2 : NATURAL := 10; - CONSTANT cin_i3 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT tphh_i3_q : NATURAL := 378; - CONSTANT tphh_i1_q : NATURAL := 446; - CONSTANT tphh_i0_q : NATURAL := 508; - CONSTANT tpll_i2_q : NATURAL := 531; - CONSTANT tphh_i2_q : NATURAL := 567; - CONSTANT tpll_i0_q : NATURAL := 601; - CONSTANT tpll_i3_q : NATURAL := 626; - CONSTANT tpll_i1_q : NATURAL := 631; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o4_x2; - -ARCHITECTURE behaviour_data_flow OF o4_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o4_x2" - SEVERITY WARNING; - q <= (((i0 or i1) or i2) or i3) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/o4_x2.vhd b/alliance/share/cells/sxlib/o4_x2.vhd deleted file mode 100644 index b7b15c9d..00000000 --- a/alliance/share/cells/sxlib/o4_x2.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o4_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o4_x2; - -ARCHITECTURE RTL OF o4_x2 IS -BEGIN - q <= (((i0 OR i1) OR i2) OR i3); -END RTL; diff --git a/alliance/share/cells/sxlib/o4_x4.al b/alliance/share/cells/sxlib/o4_x4.al deleted file mode 100644 index 9b33d0a1..00000000 --- a/alliance/share/cells/sxlib/o4_x4.al +++ /dev/null @@ -1,44 +0,0 @@ -V ALLIANCE : 6 -H o4_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,10 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,5.9,5,7,6,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00012 -T P,0.35,5.9,3,8,4,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00011 -T P,0.35,5.9,4,10,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00010 -T P,0.35,5.9,6,9,3,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,5.9,5,1,11,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00008 -T P,0.35,5.9,11,1,5,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00007 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00006 -T N,0.35,1.4,2,10,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 -T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 -T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 -T N,0.35,2.9,11,1,2,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00002 -T N,0.35,2.9,2,1,11,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00001 -S 11,EXTERNAL,q -Q 0.00343717 -S 10,EXTERNAL,i1 -Q 0.00317863 -S 9,EXTERNAL,i2 -Q 0.00332901 -S 8,EXTERNAL,i0 -Q 0.0032596 -S 7,EXTERNAL,i3 -Q 0.00282737 -S 6,INTERNAL -Q 0 -S 5,EXTERNAL,vdd -Q 0.00524395 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.00471516 -S 1,INTERNAL -Q 0.00811076 -EOF diff --git a/alliance/share/cells/sxlib/o4_x4.ap b/alliance/share/cells/sxlib/o4_x4.ap deleted file mode 100644 index dc223427..00000000 --- a/alliance/share/cells/sxlib/o4_x4.ap +++ /dev/null @@ -1,122 +0,0 @@ -V ALLIANCE : 6 -H o4_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 2500,2000,ref_ref,i3_20 -R 2500,2500,ref_ref,i3_25 -R 2500,3000,ref_ref,i3_30 -R 2500,3500,ref_ref,i3_35 -R 2500,4000,ref_ref,i3_40 -R 1000,4000,ref_ref,i1_40 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,1500,ref_ref,i0_15 -R 1500,2000,ref_ref,i0_20 -R 1500,2500,ref_ref,i0_25 -R 1500,3000,ref_ref,i0_30 -R 1500,3500,ref_ref,i0_35 -R 1500,4000,ref_ref,i0_40 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 2000,4000,ref_ref,i2_40 -R 3500,2500,ref_ref,q_25 -R 3500,2000,ref_ref,q_20 -R 3500,1500,ref_ref,q_15 -R 3500,1000,ref_ref,q_10 -R 3000,4000,ref_ref,q_40 -R 3000,3500,ref_ref,q_35 -R 3000,3000,ref_ref,q_30 -S 2550,300,2550,1200,200,*,UP,NDIF -S 2300,1400,2400,1400,100,*,RIGHT,POLY -S 1700,1400,1900,1400,100,*,RIGHT,POLY -S 2300,600,2300,1400,100,*,DOWN,NTRANS -S 2000,1000,2500,1000,200,*,RIGHT,ALU1 -S 1700,600,1700,1400,100,*,DOWN,NTRANS -S 1450,250,1450,1200,200,*,UP,NDIF -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 500,1000,500,3000,100,*,DOWN,ALU1 -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 2200,2600,2400,2600,100,*,RIGHT,POLY -S 2500,2800,2500,4700,300,*,DOWN,PDIF -S 2200,2600,2200,4900,100,*,UP,PTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 2100,800,2100,1200,300,*,UP,NDIF -S 900,800,900,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 1400,2600,1400,4900,100,*,UP,PTRANS -S 700,2800,700,4200,300,*,DOWN,PDIF -S 1000,2600,1000,4900,100,*,UP,PTRANS -S 300,400,300,1200,300,*,UP,NDIF -S 1000,1500,1000,4000,100,*,UP,ALU1 -S 500,2800,500,4200,300,*,DOWN,PDIF -S 1500,1500,1500,4000,100,*,UP,ALU1 -S 2000,1500,2000,4000,100,*,UP,ALU1 -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 600,2400,1100,2400,100,*,LEFT,POLY -S 600,1400,600,2400,100,*,DOWN,POLY -S 1400,2000,1400,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1200,1900,1600,1900,100,*,LEFT,POLY -S 1200,1400,1200,1900,100,*,DOWN,POLY -S 2800,2600,2800,4900,100,*,DOWN,PTRANS -S 3400,2600,3400,4900,100,*,DOWN,PTRANS -S 3700,2800,3700,4700,300,*,UP,PDIF -S 3100,2800,3100,4700,300,*,UP,PDIF -S 3700,300,3700,1200,300,*,DOWN,NDIF -S 2800,100,2800,1400,100,*,UP,NTRANS -S 3400,100,3400,1400,100,*,UP,NTRANS -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 3100,300,3100,1200,300,*,DOWN,NDIF -S 2500,1500,3000,1500,100,*,LEFT,ALU1 -S 2500,1000,2500,1500,100,*,DOWN,ALU1 -S 500,1000,2500,1000,100,*,LEFT,ALU1 -S 2500,2000,2500,4000,100,*,UP,ALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 2800,2600,3400,2600,100,*,RIGHT,POLY -S 2800,1400,3400,1400,100,*,RIGHT,POLY -S 3000,1500,3000,2500,100,*,DOWN,ALU1 -S 3100,1000,3500,1000,200,*,RIGHT,ALU1 -S 500,3000,500,4000,100,*,UP,ALU1 -S 3500,1000,3500,3050,200,*,DOWN,ALU1 -S 3100,3000,3500,3000,200,*,LEFT,ALU1 -S 3700,3500,3700,4500,200,*,UP,ALU1 -S 500,1000,900,1000,200,*,LEFT,ALU1 -S 2500,2000,2500,4000,200,i3,DOWN,CALU1 -S 1000,1500,1000,4000,200,i1,DOWN,CALU1 -S 1500,1500,1500,4000,200,i0,DOWN,CALU1 -S 2000,1500,2000,4000,200,i2,DOWN,CALU1 -S 3000,3000,3000,4000,200,*,UP,ALU1 -S 3500,1000,3500,3000,200,q,DOWN,CALU1 -S 3000,3000,3000,4000,200,q,DOWN,CALU1 -V 2000,2000,CONT_POLY,* -V 2000,1000,CONT_DIF_N,* -V 1500,300,CONT_DIF_N,* -V 500,3000,CONT_DIF_P,* -V 2500,2000,CONT_POLY,* -V 900,1000,CONT_DIF_N,* -V 300,4700,CONT_BODY_N,* -V 300,500,CONT_DIF_N,* -V 900,300,CONT_BODY_P,* -V 1000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 3700,4500,CONT_DIF_P,* -V 3700,500,CONT_DIF_N,* -V 3000,1500,CONT_POLY,* -V 2500,4500,CONT_DIF_P,* -V 2500,300,CONT_DIF_N,* -V 3000,2500,CONT_POLY,* -V 3100,1000,CONT_DIF_N,* -V 3100,3000,CONT_DIF_P,* -V 3100,3500,CONT_DIF_P,* -V 3100,4000,CONT_DIF_P,* -V 500,3500,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 3700,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/o4_x4.sym b/alliance/share/cells/sxlib/o4_x4.sym deleted file mode 100644 index 390104b3..00000000 Binary files a/alliance/share/cells/sxlib/o4_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/o4_x4.vbe b/alliance/share/cells/sxlib/o4_x4.vbe deleted file mode 100644 index bc869a8f..00000000 --- a/alliance/share/cells/sxlib/o4_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY o4_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 12; - CONSTANT cin_i1 : NATURAL := 12; - CONSTANT cin_i2 : NATURAL := 12; - CONSTANT cin_i3 : NATURAL := 12; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tphh_i1_q : NATURAL := 492; - CONSTANT tpll_i3_q : NATURAL := 536; - CONSTANT tphh_i0_q : NATURAL := 574; - CONSTANT tpll_i2_q : NATURAL := 611; - CONSTANT tpll_i0_q : NATURAL := 638; - CONSTANT tphh_i2_q : NATURAL := 649; - CONSTANT tpll_i1_q : NATURAL := 650; - CONSTANT tphh_i3_q : NATURAL := 721; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END o4_x4; - -ARCHITECTURE behaviour_data_flow OF o4_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on o4_x4" - SEVERITY WARNING; - q <= (((i0 or i1) or i2) or i3) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/o4_x4.vhd b/alliance/share/cells/sxlib/o4_x4.vhd deleted file mode 100644 index 240d2176..00000000 --- a/alliance/share/cells/sxlib/o4_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY o4_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END o4_x4; - -ARCHITECTURE RTL OF o4_x4 IS -BEGIN - q <= (((i0 OR i1) OR i2) OR i3); -END RTL; diff --git a/alliance/share/cells/sxlib/oa22_x2.al b/alliance/share/cells/sxlib/oa22_x2.al deleted file mode 100644 index fea0e23c..00000000 --- a/alliance/share/cells/sxlib/oa22_x2.al +++ /dev/null @@ -1,35 +0,0 @@ -V ALLIANCE : 6 -H oa22_x2,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,6 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,2.9,1,6,9,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,2.9,9,8,1,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T P,0.35,2.9,9,7,5,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00006 -T P,0.35,5.9,5,1,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 -T N,0.35,1.4,1,6,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00004 -T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 -T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,2.9,4,1,2,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00001 -S 9,INTERNAL -Q 0.00171257 -S 8,EXTERNAL,i0 -Q 0.00295461 -S 7,EXTERNAL,i2 -Q 0.00383259 -S 6,EXTERNAL,i1 -Q 0.00270208 -S 5,EXTERNAL,vdd -Q 0.00367968 -S 4,EXTERNAL,q -Q 0.00358405 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,vss -Q 0.00367968 -S 1,INTERNAL -Q 0.00439855 -EOF diff --git a/alliance/share/cells/sxlib/oa22_x2.ap b/alliance/share/cells/sxlib/oa22_x2.ap deleted file mode 100644 index abc74245..00000000 --- a/alliance/share/cells/sxlib/oa22_x2.ap +++ /dev/null @@ -1,96 +0,0 @@ -V ALLIANCE : 6 -H oa22_x2,P,30/ 8/2000,100 -A 0,0,3000,5000 -R 2500,4000,ref_ref,q_40 -R 2500,3500,ref_ref,q_35 -R 2500,3000,ref_ref,q_30 -R 2500,2500,ref_ref,q_25 -R 2500,2000,ref_ref,q_20 -R 2500,1500,ref_ref,q_15 -R 2500,1000,ref_ref,q_10 -R 2000,1000,ref_ref,i2_10 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2000,3500,ref_ref,i2_35 -R 2000,4000,ref_ref,i2_40 -R 1000,1000,ref_ref,i1_10 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 500,3000,ref_ref,i0_30 -R 500,2500,ref_ref,i0_25 -R 500,2000,ref_ref,i0_20 -R 500,1500,ref_ref,i0_15 -R 500,1000,ref_ref,i0_10 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 1000,1000,1000,3000,100,*,UP,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 0,300,3000,300,600,vss,RIGHT,CALU1 -S 900,3500,1500,3500,100,*,RIGHT,ALU1 -S 0,4700,3000,4700,600,vdd,RIGHT,CALU1 -S 600,1400,600,3100,100,*,UP,POLY -S 2400,1400,2400,2600,100,*,UP,POLY -S 1500,800,1500,1200,300,*,DOWN,NDIF -S 1200,600,1200,1400,100,*,UP,NTRANS -S 900,800,900,1200,300,*,DOWN,NDIF -S 600,600,600,1400,100,*,UP,NTRANS -S 1800,600,1800,1400,100,*,UP,NTRANS -S 300,400,300,1200,300,*,DOWN,NDIF -S 2400,100,2400,1400,100,*,UP,NTRANS -S 2700,300,2700,1200,300,*,DOWN,NDIF -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 900,3300,900,4200,300,*,UP,PDIF -S 1500,3300,1500,4200,300,*,UP,PDIF -S 300,3300,300,4200,300,*,UP,PDIF -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 1800,3100,1800,4400,100,*,DOWN,PTRANS -S 2700,2800,2700,4700,300,*,UP,PDIF -S 2400,2600,2400,4900,100,*,DOWN,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 2500,4000,2700,4000,200,*,RIGHT,ALU1 -S 2500,3500,2700,3500,200,*,RIGHT,ALU1 -S 2500,3000,2700,3000,200,*,LEFT,ALU1 -S 2500,1000,2700,1000,200,*,RIGHT,ALU1 -S 1800,2500,2000,2500,300,*,RIGHT,POLY -S 1800,1500,2000,1500,300,*,RIGHT,POLY -S 1800,2400,1800,3100,100,*,UP,POLY -S 1000,1500,1200,1500,300,*,RIGHT,POLY -S 1000,3000,1200,3000,300,*,RIGHT,POLY -S 1500,2000,2400,2000,100,*,RIGHT,POLY -S 2500,950,2500,4050,200,*,DOWN,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -V 500,2000,CONT_POLY,* -V 1500,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2700,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 2100,500,CONT_DIF_N,* -V 900,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 2700,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 2000,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 1000,3000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 300,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa22_x2.sym b/alliance/share/cells/sxlib/oa22_x2.sym deleted file mode 100644 index 803280de..00000000 Binary files a/alliance/share/cells/sxlib/oa22_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa22_x2.vbe b/alliance/share/cells/sxlib/oa22_x2.vbe deleted file mode 100644 index d2d26760..00000000 --- a/alliance/share/cells/sxlib/oa22_x2.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY oa22_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 1500; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT tphh_i0_q : NATURAL := 390; - CONSTANT tphh_i2_q : NATURAL := 438; - CONSTANT tpll_i2_q : NATURAL := 454; - CONSTANT tphh_i1_q : NATURAL := 488; - CONSTANT tpll_i1_q : NATURAL := 525; - CONSTANT tpll_i0_q : NATURAL := 555; - CONSTANT transistors : NATURAL := 8 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa22_x2; - -ARCHITECTURE behaviour_data_flow OF oa22_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa22_x2" - SEVERITY WARNING; - q <= ((i0 and i1) or i2) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/oa22_x2.vhd b/alliance/share/cells/sxlib/oa22_x2.vhd deleted file mode 100644 index 882c5eac..00000000 --- a/alliance/share/cells/sxlib/oa22_x2.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa22_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa22_x2; - -ARCHITECTURE RTL OF oa22_x2 IS -BEGIN - q <= ((i0 AND i1) OR i2); -END RTL; diff --git a/alliance/share/cells/sxlib/oa22_x4.al b/alliance/share/cells/sxlib/oa22_x4.al deleted file mode 100644 index 63de95c1..00000000 --- a/alliance/share/cells/sxlib/oa22_x4.al +++ /dev/null @@ -1,37 +0,0 @@ -V ALLIANCE : 6 -H oa22_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,8 -C i2,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -T P,0.35,2.9,9,7,5,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 -T P,0.35,2.9,9,6,3,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 -T P,0.35,2.9,3,8,9,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 -T P,0.35,5.9,5,3,4,0,0.75,0.75,13.3,13.3,8.1,11.25,tr_00007 -T P,0.35,5.9,4,3,5,0,0.75,0.75,13.3,13.3,9.9,11.25,tr_00006 -T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00005 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 -T N,0.35,1.4,3,8,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 -T N,0.35,2.9,2,3,4,0,0.75,0.75,7.3,7.3,9.9,2.25,tr_00002 -T N,0.35,2.9,4,3,2,0,0.75,0.75,7.3,7.3,8.1,2.25,tr_00001 -S 9,INTERNAL -Q 0.00114171 -S 8,EXTERNAL,i1 -Q 0.00270208 -S 7,EXTERNAL,i2 -Q 0.00383259 -S 6,EXTERNAL,i0 -Q 0.00295461 -S 5,EXTERNAL,vdd -Q 0.00606652 -S 4,EXTERNAL,q -Q 0.00258522 -S 3,INTERNAL -Q 0.00611125 -S 2,EXTERNAL,vss -Q 0.00512644 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/oa22_x4.ap b/alliance/share/cells/sxlib/oa22_x4.ap deleted file mode 100644 index 7fd5a166..00000000 --- a/alliance/share/cells/sxlib/oa22_x4.ap +++ /dev/null @@ -1,105 +0,0 @@ -V ALLIANCE : 6 -H oa22_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -R 2000,4000,ref_ref,i2_40 -R 2000,3500,ref_ref,i2_35 -R 2000,3000,ref_ref,i2_30 -R 2000,2500,ref_ref,i2_25 -R 2000,2000,ref_ref,i2_20 -R 2000,1500,ref_ref,i2_15 -R 2000,1000,ref_ref,i2_10 -R 3000,4000,ref_ref,q_40 -R 3000,3500,ref_ref,q_35 -R 3000,3000,ref_ref,q_30 -R 3000,2500,ref_ref,q_25 -R 3000,2000,ref_ref,q_20 -R 3000,1500,ref_ref,q_15 -R 3000,1000,ref_ref,q_10 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 2000,1000,2000,4000,200,i2,DOWN,CALU1 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 1000,3000,1200,3000,300,*,RIGHT,POLY -S 1000,1500,1200,1500,300,*,RIGHT,POLY -S 1800,2400,1800,3100,100,*,UP,POLY -S 1800,1500,2000,1500,300,*,RIGHT,POLY -S 1800,2500,2000,2500,300,*,RIGHT,POLY -S 2100,2800,2100,4700,300,*,UP,PDIF -S 1800,3100,1800,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 300,3300,300,4200,300,*,UP,PDIF -S 1500,3300,1500,4200,300,*,UP,PDIF -S 900,3300,900,4200,300,*,UP,PDIF -S 2100,300,2100,1200,300,*,DOWN,NDIF -S 300,400,300,1200,300,*,DOWN,NDIF -S 1800,600,1800,1400,100,*,UP,NTRANS -S 600,600,600,1400,100,*,UP,NTRANS -S 900,800,900,1200,300,*,DOWN,NDIF -S 1200,600,1200,1400,100,*,UP,NTRANS -S 1500,800,1500,1200,300,*,DOWN,NDIF -S 600,1400,600,3100,100,*,UP,POLY -S 900,3500,1500,3500,100,*,RIGHT,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 1000,1000,1000,3000,100,*,UP,ALU1 -S 3600,3000,3600,4500,200,*,UP,ALU1 -S 3600,500,3600,1000,200,*,DOWN,ALU1 -S 3000,1000,3000,4000,200,*,DOWN,ALU1 -S 3300,1400,3300,2600,100,*,DOWN,POLY -S 2700,1400,2700,2600,100,*,UP,POLY -S 3600,300,3600,1200,300,*,DOWN,NDIF -S 3300,100,3300,1400,100,*,UP,NTRANS -S 3000,300,3000,1200,300,*,DOWN,NDIF -S 2700,100,2700,1400,100,*,UP,NTRANS -S 2700,2600,2700,4900,100,*,DOWN,PTRANS -S 3000,2800,3000,4700,300,*,UP,PDIF -S 3600,2800,3600,4700,300,*,UP,PDIF -S 3300,2600,3300,4900,100,*,DOWN,PTRANS -S 2300,2800,2300,4700,300,*,UP,PDIF -S 2300,300,2300,1200,300,*,DOWN,NDIF -S 1500,2000,3300,2000,200,*,RIGHT,POLY -V 2300,500,CONT_DIF_N,* -V 2300,4500,CONT_DIF_P,* -V 1500,2000,CONT_POLY,* -V 1000,3000,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 300,4700,CONT_BODY_N,* -V 900,3500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 900,4700,CONT_BODY_N,* -V 1500,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 900,300,CONT_BODY_P,* -V 1500,300,CONT_BODY_P,* -V 500,2000,CONT_POLY,* -V 3600,500,CONT_DIF_N,* -V 3600,1000,CONT_DIF_N,* -V 3000,1000,CONT_DIF_N,* -V 3600,4000,CONT_DIF_P,* -V 3600,4500,CONT_DIF_P,* -V 3000,3000,CONT_DIF_P,* -V 3000,3500,CONT_DIF_P,* -V 3000,4000,CONT_DIF_P,* -V 3600,3000,CONT_DIF_P,* -V 3600,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa22_x4.sym b/alliance/share/cells/sxlib/oa22_x4.sym deleted file mode 100644 index 50b52fb7..00000000 Binary files a/alliance/share/cells/sxlib/oa22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa22_x4.vbe b/alliance/share/cells/sxlib/oa22_x4.vbe deleted file mode 100644 index fa425e33..00000000 --- a/alliance/share/cells/sxlib/oa22_x4.vbe +++ /dev/null @@ -1,38 +0,0 @@ -ENTITY oa22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tphh_i0_q : NATURAL := 511; - CONSTANT tphh_i2_q : NATURAL := 523; - CONSTANT tpll_i2_q : NATURAL := 571; - CONSTANT tphh_i1_q : NATURAL := 615; - CONSTANT tpll_i1_q : NATURAL := 650; - CONSTANT tpll_i0_q : NATURAL := 677; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa22_x4; - -ARCHITECTURE behaviour_data_flow OF oa22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa22_x4" - SEVERITY WARNING; - q <= ((i0 and i1) or i2) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/oa22_x4.vhd b/alliance/share/cells/sxlib/oa22_x4.vhd deleted file mode 100644 index 3c61d808..00000000 --- a/alliance/share/cells/sxlib/oa22_x4.vhd +++ /dev/null @@ -1,21 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa22_x4; - -ARCHITECTURE RTL OF oa22_x4 IS -BEGIN - q <= ((i0 AND i1) OR i2); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a22_x2.al b/alliance/share/cells/sxlib/oa2a22_x2.al deleted file mode 100644 index e82135ab..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x2.al +++ /dev/null @@ -1,42 +0,0 @@ -V ALLIANCE : 6 -H oa2a22_x2,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,5 -C i2,IN,EXTERNAL,7 -C i3,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,9 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,11,5,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00010 -T P,0.35,2.9,11,8,10,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00009 -T P,0.35,2.9,10,7,11,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00008 -T P,0.35,2.9,3,6,11,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 -T P,0.35,5.9,9,3,10,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00006 -T N,0.35,1.4,2,5,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00005 -T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 -T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00003 -T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 -T N,0.35,2.9,1,3,9,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00001 -S 11,INTERNAL -Q 0.00199441 -S 10,EXTERNAL,vdd -Q 0.00564418 -S 9,EXTERNAL,q -Q 0.00258522 -S 8,EXTERNAL,i3 -Q 0.00295462 -S 7,EXTERNAL,i2 -Q 0.00323197 -S 6,EXTERNAL,i0 -Q 0.00295462 -S 5,EXTERNAL,i1 -Q 0.00323197 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0.00577862 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00564418 -EOF diff --git a/alliance/share/cells/sxlib/oa2a22_x2.ap b/alliance/share/cells/sxlib/oa2a22_x2.ap deleted file mode 100644 index 45e3abf5..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x2.ap +++ /dev/null @@ -1,110 +0,0 @@ -V ALLIANCE : 6 -H oa2a22_x2,P, 6/ 9/2000,100 -A 0,0,4500,5000 -R 4000,2500,ref_ref,q_25 -R 4000,1500,ref_ref,q_15 -R 4000,1000,ref_ref,q_10 -R 4000,2000,ref_ref,q_20 -R 4000,3000,ref_ref,q_30 -R 4000,3500,ref_ref,q_35 -R 4000,4000,ref_ref,q_40 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -R 2000,1000,ref_ref,i2_10 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2500,3000,ref_ref,i3_30 -R 2500,2500,ref_ref,i3_25 -R 2500,2000,ref_ref,i3_20 -R 2500,1500,ref_ref,i3_15 -R 2500,1000,ref_ref,i3_10 -S 3500,2000,3700,2000,300,*,RIGHT,POLY -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 3500,2000,3500,3500,100,*,DOWN,ALU1 -S 900,3500,3500,3500,100,*,RIGHT,ALU1 -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 4000,300,4000,1200,300,*,UP,NDIF -S 3400,300,3400,1200,300,*,UP,NDIF -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 3400,500,3400,1000,200,*,DOWN,ALU1 -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 3400,4000,3400,4500,200,*,DOWN,ALU1 -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1000,1000,1000,3000,100,*,DOWN,ALU1 -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 2000,1000,2000,3000,100,*,DOWN,ALU1 -S 2500,1000,2500,3000,100,*,DOWN,ALU1 -S 900,3300,900,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,DOWN,PDIF -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 2700,3300,2700,4200,300,*,DOWN,PDIF -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 2100,800,2100,1200,300,*,UP,NDIF -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 2100,3300,2100,4600,300,*,DOWN,PDIF -S 300,400,300,1200,300,*,UP,NDIF -S 2700,400,2700,1200,300,*,UP,NDIF -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 2000,1000,2000,3000,200,i2,DOWN,CALU1 -S 2500,1000,2500,3000,200,i3,DOWN,CALU1 -V 2100,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2700,4700,CONT_BODY_N,* -V 900,4700,CONT_BODY_N,* -V 3400,4000,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 3400,500,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 4000,1000,CONT_DIF_N,* -V 3500,2000,CONT_POLY,* -V 1500,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2700,500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 1500,300,CONT_BODY_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 4000,3000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a22_x2.sym b/alliance/share/cells/sxlib/oa2a22_x2.sym deleted file mode 100644 index 44737138..00000000 Binary files a/alliance/share/cells/sxlib/oa2a22_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a22_x2.vbe b/alliance/share/cells/sxlib/oa2a22_x2.vbe deleted file mode 100644 index 1c5c4088..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x2.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY oa2a22_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT tphh_i0_q : NATURAL := 403; - CONSTANT tpll_i2_q : NATURAL := 487; - CONSTANT tphh_i1_q : NATURAL := 495; - CONSTANT tpll_i3_q : NATURAL := 512; - CONSTANT tpll_i1_q : NATURAL := 534; - CONSTANT tphh_i3_q : NATURAL := 537; - CONSTANT tpll_i0_q : NATURAL := 564; - CONSTANT tphh_i2_q : NATURAL := 646; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a22_x2; - -ARCHITECTURE behaviour_data_flow OF oa2a22_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a22_x2" - SEVERITY WARNING; - q <= ((i0 and i1) or (i2 and i3)) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a22_x2.vhd b/alliance/share/cells/sxlib/oa2a22_x2.vhd deleted file mode 100644 index fc749b4f..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x2.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a22_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a22_x2; - -ARCHITECTURE RTL OF oa2a22_x2 IS -BEGIN - q <= ((i0 AND i1) OR (i2 AND i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a22_x4.al b/alliance/share/cells/sxlib/oa2a22_x4.al deleted file mode 100644 index 1d11346d..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x4.al +++ /dev/null @@ -1,44 +0,0 @@ -V ALLIANCE : 6 -H oa2a22_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,5 -C i2,IN,EXTERNAL,6 -C i3,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,9 -C vdd,IN,EXTERNAL,10 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,9,4,10,0,0.75,0.75,13.3,13.3,11.1,11.25,tr_00012 -T P,0.35,5.9,10,4,9,0,0.75,0.75,13.3,13.3,12.9,11.25,tr_00011 -T P,0.35,2.9,4,7,11,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00010 -T P,0.35,2.9,10,6,11,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00009 -T P,0.35,2.9,11,8,10,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00008 -T P,0.35,2.9,11,5,4,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00007 -T N,0.35,2.9,1,4,9,0,0.75,0.75,7.3,7.3,11.1,2.25,tr_00006 -T N,0.35,2.9,9,4,1,0,0.75,0.75,7.3,7.3,12.9,2.25,tr_00005 -T N,0.35,1.4,4,6,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 -T N,0.35,1.4,3,8,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00003 -T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00002 -T N,0.35,1.4,2,5,4,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 -S 11,INTERNAL -Q 0.00199441 -S 10,EXTERNAL,vdd -Q 0.00768955 -S 9,EXTERNAL,q -Q 0.00258522 -S 8,EXTERNAL,i3 -Q 0.00295462 -S 7,EXTERNAL,i0 -Q 0.00295462 -S 6,EXTERNAL,i2 -Q 0.00323197 -S 5,EXTERNAL,i1 -Q 0.00323197 -S 4,INTERNAL -Q 0.00732866 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00674947 -EOF diff --git a/alliance/share/cells/sxlib/oa2a22_x4.ap b/alliance/share/cells/sxlib/oa2a22_x4.ap deleted file mode 100644 index 0954420e..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x4.ap +++ /dev/null @@ -1,123 +0,0 @@ -V ALLIANCE : 6 -H oa2a22_x4,P,30/ 8/2000,100 -A 0,0,5000,5000 -R 4000,2500,ref_ref,q_25 -R 4000,1500,ref_ref,q_15 -R 4000,1000,ref_ref,q_10 -R 4000,2000,ref_ref,q_20 -R 4000,3000,ref_ref,q_30 -R 4000,3500,ref_ref,q_35 -R 4000,4000,ref_ref,q_40 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1000,1000,ref_ref,i1_10 -R 2000,1000,ref_ref,i2_10 -R 2000,1500,ref_ref,i2_15 -R 2000,2000,ref_ref,i2_20 -R 2000,2500,ref_ref,i2_25 -R 2000,3000,ref_ref,i2_30 -R 2500,3000,ref_ref,i3_30 -R 2500,2500,ref_ref,i3_25 -R 2500,2000,ref_ref,i3_20 -R 2500,1500,ref_ref,i3_15 -R 2500,1000,ref_ref,i3_10 -S 4000,1000,4000,4000,200,q,DOWN,CALU1 -S 500,1000,500,3000,200,i0,DOWN,CALU1 -S 1000,1000,1000,3000,200,i1,DOWN,CALU1 -S 2000,1000,2000,3000,200,i2,DOWN,CALU1 -S 2500,1000,2500,3000,200,i3,DOWN,CALU1 -S 3500,2000,4300,2000,100,*,RIGHT,POLY -S 3500,2000,3500,3500,100,*,DOWN,ALU1 -S 900,3500,3500,3500,100,*,RIGHT,ALU1 -S 4000,2800,4000,4700,300,*,DOWN,PDIF -S 3700,2600,3700,4900,100,*,UP,PTRANS -S 4300,2600,4300,4900,100,*,UP,PTRANS -S 4600,2800,4600,4700,300,*,DOWN,PDIF -S 3400,2800,3400,4700,300,*,DOWN,PDIF -S 4600,300,4600,1200,300,*,UP,NDIF -S 3700,100,3700,1400,100,*,DOWN,NTRANS -S 4000,300,4000,1200,300,*,UP,NDIF -S 3400,300,3400,1200,300,*,UP,NDIF -S 4300,100,4300,1400,100,*,DOWN,NTRANS -S 3700,1400,3700,2600,100,*,DOWN,POLY -S 4300,1400,4300,2600,100,*,DOWN,POLY -S 4600,3000,4600,4500,200,*,DOWN,ALU1 -S 3400,500,3400,1000,200,*,DOWN,ALU1 -S 4600,500,4600,1000,200,*,DOWN,ALU1 -S 4000,1000,4000,4000,200,*,UP,ALU1 -S 3400,4000,3400,4500,200,*,DOWN,ALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 1500,1000,1500,3500,100,*,UP,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1000,1000,1000,3000,100,*,DOWN,ALU1 -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 1800,2000,2000,2000,300,*,RIGHT,POLY -S 1000,2000,1200,2000,300,*,RIGHT,POLY -S 2000,1000,2000,3000,100,*,DOWN,ALU1 -S 2500,1000,2500,3000,100,*,DOWN,ALU1 -S 900,3300,900,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,DOWN,PDIF -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 2700,3300,2700,4200,300,*,DOWN,PDIF -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 2400,3100,2400,4400,100,*,UP,PTRANS -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1500,800,1500,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,DOWN,NTRANS -S 2100,800,2100,1200,300,*,UP,NDIF -S 2400,600,2400,1400,100,*,DOWN,NTRANS -S 600,600,600,1400,100,*,DOWN,NTRANS -S 900,800,900,1200,300,*,UP,NDIF -S 1200,600,1200,1400,100,*,DOWN,NTRANS -S 2400,1400,2400,3100,100,*,DOWN,POLY -S 1800,1400,1800,3100,100,*,DOWN,POLY -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 2100,3300,2100,4600,300,*,DOWN,PDIF -S 300,400,300,1200,300,*,UP,NDIF -S 2700,400,2700,1200,300,*,UP,NDIF -V 2100,300,CONT_BODY_P,* -V 900,300,CONT_BODY_P,* -V 2700,4700,CONT_BODY_N,* -V 900,4700,CONT_BODY_N,* -V 4600,3000,CONT_DIF_P,* -V 4600,3500,CONT_DIF_P,* -V 4600,4000,CONT_DIF_P,* -V 4600,4500,CONT_DIF_P,* -V 3400,4000,CONT_DIF_P,* -V 3400,4500,CONT_DIF_P,* -V 4600,1000,CONT_DIF_N,* -V 4600,500,CONT_DIF_N,* -V 3400,500,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 4000,1000,CONT_DIF_N,* -V 3500,2000,CONT_POLY,* -V 1500,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2100,4500,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 2000,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 2700,500,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 1500,300,CONT_BODY_P,* -V 300,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 4000,3000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a22_x4.sym b/alliance/share/cells/sxlib/oa2a22_x4.sym deleted file mode 100644 index cc180c20..00000000 Binary files a/alliance/share/cells/sxlib/oa2a22_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a22_x4.vbe b/alliance/share/cells/sxlib/oa2a22_x4.vbe deleted file mode 100644 index a233499c..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x4.vbe +++ /dev/null @@ -1,44 +0,0 @@ -ENTITY oa2a22_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT cin_i3 : NATURAL := 8; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tphh_i0_q : NATURAL := 519; - CONSTANT tpll_i2_q : NATURAL := 596; - CONSTANT tpll_i3_q : NATURAL := 619; - CONSTANT tphh_i1_q : NATURAL := 624; - CONSTANT tphh_i3_q : NATURAL := 644; - CONSTANT tpll_i1_q : NATURAL := 669; - CONSTANT tpll_i0_q : NATURAL := 696; - CONSTANT tphh_i2_q : NATURAL := 763; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a22_x4; - -ARCHITECTURE behaviour_data_flow OF oa2a22_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a22_x4" - SEVERITY WARNING; - q <= ((i0 and i1) or (i2 and i3)) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a22_x4.vhd b/alliance/share/cells/sxlib/oa2a22_x4.vhd deleted file mode 100644 index 9cf43446..00000000 --- a/alliance/share/cells/sxlib/oa2a22_x4.vhd +++ /dev/null @@ -1,22 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a22_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a22_x4; - -ARCHITECTURE RTL OF oa2a22_x4 IS -BEGIN - q <= ((i0 AND i1) OR (i2 AND i3)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a2a23_x2.al b/alliance/share/cells/sxlib/oa2a2a23_x2.al deleted file mode 100644 index bcf6fd25..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x2.al +++ /dev/null @@ -1,56 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a23_x2,L,30/10/99 -C i0,IN,EXTERNAL,15 -C i1,IN,EXTERNAL,14 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,8 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,13 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,5,7,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00014 -T P,0.35,5.9,2,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00013 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00012 -T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00011 -T P,0.35,5.9,6,14,13,0,0.75,0.75,13.3,13.3,12,11.25,tr_00010 -T P,0.35,5.9,13,15,6,0,0.75,0.75,13.3,13.3,13.8,11.25,tr_00009 -T P,0.35,5.9,12,2,13,0,0.75,0.75,13.3,13.3,15.6,11.25,tr_00008 -T N,0.35,2.9,4,8,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00007 -T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 -T N,0.35,2.9,1,9,4,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00005 -T N,0.35,2.9,3,10,1,0,0.75,0.75,7.3,7.3,2.4,2.25,tr_00004 -T N,0.35,2.9,11,14,2,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00003 -T N,0.35,2.9,1,15,11,0,0.75,0.75,7.3,7.3,13.8,2.25,tr_00002 -T N,0.35,2.9,12,2,1,0,0.75,0.75,7.3,7.3,15.6,2.25,tr_00001 -S 15,EXTERNAL,i0 -Q 0.00232574 -S 14,EXTERNAL,i1 -Q 0.00247612 -S 13,EXTERNAL,vdd -Q 0.0071974 -S 12,EXTERNAL,q -Q 0.00264397 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i5 -Q 0.00276531 -S 9,EXTERNAL,i2 -Q 0.00254552 -S 8,EXTERNAL,i3 -Q 0.00262649 -S 7,EXTERNAL,i4 -Q 0.00304715 -S 6,INTERNAL -Q 0.0021 -S 5,INTERNAL -Q 0.00199441 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.0070541 -S 1,EXTERNAL,vss -Q 0.00572853 -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a23_x2.ap b/alliance/share/cells/sxlib/oa2a2a23_x2.ap deleted file mode 100644 index afcf715b..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x2.ap +++ /dev/null @@ -1,135 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a23_x2,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 4500,1500,ref_ref,i0_15 -R 4500,3000,ref_ref,i0_30 -R 4000,3000,ref_ref,i1_30 -R 4000,2500,ref_ref,i1_25 -R 4000,1500,ref_ref,i1_15 -R 4000,2000,ref_ref,i1_20 -R 4500,2500,ref_ref,i0_25 -R 4500,2000,ref_ref,i0_20 -R 5500,1000,ref_ref,q_10 -R 5500,1500,ref_ref,q_15 -R 5500,3500,ref_ref,q_35 -R 5500,3000,ref_ref,q_30 -R 5500,2500,ref_ref,q_25 -R 5500,2000,ref_ref,q_20 -R 1500,3500,ref_ref,i4_35 -R 1500,3000,ref_ref,i4_30 -R 1500,2500,ref_ref,i4_25 -R 1500,2000,ref_ref,i4_20 -R 1500,1500,ref_ref,i4_15 -R 2000,2000,ref_ref,i3_20 -R 2500,3000,ref_ref,i2_30 -R 2500,2500,ref_ref,i2_25 -R 2500,2000,ref_ref,i2_20 -R 2500,1500,ref_ref,i2_15 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,1500,ref_ref,i3_15 -R 1000,1500,ref_ref,i5_15 -R 1000,3000,ref_ref,i5_30 -R 1000,2500,ref_ref,i5_25 -R 1000,2000,ref_ref,i5_20 -R 5500,4000,ref_ref,q_40 -S 5000,2000,5200,2000,300,*,RIGHT,POLY -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,6000,3900,2400,*,RIGHT,NWELL -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 5200,1400,5200,2600,100,*,DOWN,POLY -S 5000,1000,5000,2000,100,*,UP,ALU1 -S 500,1000,5000,1000,100,*,RIGHT,ALU1 -S 500,1000,500,3450,100,*,DOWN,ALU1 -S 500,3450,900,3450,100,*,LEFT,ALU1 -S 2700,2800,2700,4700,300,*,UP,PDIF -S 2100,3500,4300,3500,100,*,RIGHT,ALU1 -S 4000,1400,4200,1400,100,*,LEFT,POLY -S 4600,1400,4600,2600,100,*,DOWN,POLY -S 4000,1400,4000,2500,100,*,UP,POLY -S 4500,1500,4500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 5200,2600,5200,4900,100,*,UP,PTRANS -S 5500,2800,5500,4700,300,*,UP,PDIF -S 4900,2800,4900,4700,300,*,UP,PDIF -S 4300,2800,4300,4700,300,*,UP,PDIF -S 4600,2600,4600,4900,100,*,UP,PTRANS -S 4000,2600,4000,4900,100,*,UP,PTRANS -S 3700,2800,3700,4100,300,*,UP,PDIF -S 4900,300,4900,1200,300,*,DOWN,NDIF -S 5500,300,5500,1200,300,*,DOWN,NDIF -S 5200,100,5200,1400,100,*,UP,NTRANS -S 4600,100,4600,1400,100,*,UP,NTRANS -S 4200,100,4200,1400,100,*,UP,NTRANS -S 3900,300,3900,1200,300,*,DOWN,NDIF -S 5500,950,5500,4050,200,*,DOWN,ALU1 -S 3700,4000,3700,4700,200,*,UP,ALU1 -S 4300,3500,4300,4000,100,*,UP,ALU1 -S 4900,3500,4900,4600,200,*,DOWN,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 800,1400,900,1400,100,*,LEFT,POLY -S 500,300,500,1200,300,*,DOWN,NDIF -S 800,100,800,1400,100,*,UP,NTRANS -S 2200,1400,2400,1400,100,*,RIGHT,POLY -S 2200,100,2200,1400,100,*,UP,NTRANS -S 2500,300,2500,1200,300,*,DOWN,NDIF -S 900,1400,900,2600,100,*,DOWN,POLY -S 600,2600,900,2600,100,*,RIGHT,POLY -S 1200,2600,1400,2600,100,*,LEFT,POLY -S 1400,1400,1400,2600,100,*,UP,POLY -S 1200,1400,1400,1400,100,*,RIGHT,POLY -S 1800,1400,1900,1400,100,*,LEFT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,UP,ALU1 -S 1000,1500,1000,3000,100,*,UP,ALU1 -S 300,2800,300,4700,300,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 2100,2800,2100,4700,300,*,UP,PDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1800,100,1800,1400,100,*,UP,NTRANS -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -S 4500,1500,4500,3000,200,i0,DOWN,CALU1 -S 4000,1500,4000,3000,200,i1,DOWN,CALU1 -S 5500,1000,5500,4000,200,q,DOWN,CALU1 -S 1500,1500,1500,3500,200,i4,DOWN,CALU1 -S 2000,1500,2000,3000,200,i3,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 1000,1500,1000,3000,200,i5,DOWN,CALU1 -V 5000,2000,CONT_POLY,* -V 3300,4600,CONT_BODY_N,* -V 3200,400,CONT_BODY_P,* -V 4000,2500,CONT_POLY,* -V 4500,2500,CONT_POLY,* -V 5500,3000,CONT_DIF_P,* -V 5500,3500,CONT_DIF_P,* -V 5500,4000,CONT_DIF_P,* -V 4900,4000,CONT_DIF_P,* -V 4900,4500,CONT_DIF_P,* -V 4900,3500,CONT_DIF_P,* -V 4300,4000,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 5500,1000,CONT_DIF_N,* -V 4900,500,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 500,500,CONT_DIF_N,* -V 2500,500,CONT_DIF_N,* -V 1000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 2700,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a23_x2.sym b/alliance/share/cells/sxlib/oa2a2a23_x2.sym deleted file mode 100644 index 5bd6e787..00000000 Binary files a/alliance/share/cells/sxlib/oa2a2a23_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a2a23_x2.vbe b/alliance/share/cells/sxlib/oa2a2a23_x2.vbe deleted file mode 100644 index 189ed715..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x2.vbe +++ /dev/null @@ -1,56 +0,0 @@ -ENTITY oa2a2a23_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_i0 : NATURAL := 13; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT cin_i4 : NATURAL := 14; - CONSTANT cin_i5 : NATURAL := 14; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rdown_i4_q : NATURAL := 1620; - CONSTANT rdown_i5_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT rup_i4_q : NATURAL := 1790; - CONSTANT rup_i5_q : NATURAL := 1790; - CONSTANT tphh_i5_q : NATURAL := 321; - CONSTANT tphh_i4_q : NATURAL := 402; - CONSTANT tphh_i2_q : NATURAL := 441; - CONSTANT tphh_i3_q : NATURAL := 540; - CONSTANT tpll_i1_q : NATURAL := 542; - CONSTANT tpll_i0_q : NATURAL := 578; - CONSTANT tpll_i4_q : NATURAL := 591; - CONSTANT tpll_i3_q : NATURAL := 600; - CONSTANT tpll_i5_q : NATURAL := 636; - CONSTANT tpll_i2_q : NATURAL := 639; - CONSTANT tphh_i0_q : NATURAL := 653; - CONSTANT tphh_i1_q : NATURAL := 775; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a2a23_x2; - -ARCHITECTURE behaviour_data_flow OF oa2a2a23_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a2a23_x2" - SEVERITY WARNING; - q <= (((i0 and i1) or (i2 and i3)) or (i4 and i5)) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a2a23_x2.vhd b/alliance/share/cells/sxlib/oa2a2a23_x2.vhd deleted file mode 100644 index fc4cca2e..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x2.vhd +++ /dev/null @@ -1,24 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a2a23_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a2a23_x2; - -ARCHITECTURE RTL OF oa2a2a23_x2 IS -BEGIN - q <= (((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a2a23_x4.al b/alliance/share/cells/sxlib/oa2a2a23_x4.al deleted file mode 100644 index 5b478925..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x4.al +++ /dev/null @@ -1,58 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a23_x4,L,30/10/99 -C i0,IN,EXTERNAL,14 -C i1,IN,EXTERNAL,15 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,10 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,12 -C vdd,IN,EXTERNAL,13 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,12,4,13,0,0.75,0.75,13.3,13.3,15.6,11.25,tr_00016 -T P,0.35,5.9,13,4,12,0,0.75,0.75,13.3,13.3,17.4,11.25,tr_00015 -T P,0.35,5.9,13,14,5,0,0.75,0.75,13.3,13.3,13.8,11.25,tr_00014 -T P,0.35,5.9,5,15,13,0,0.75,0.75,13.3,13.3,12,11.25,tr_00013 -T P,0.35,5.9,5,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00012 -T P,0.35,5.9,6,9,5,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 -T P,0.35,5.9,4,8,6,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00010 -T P,0.35,5.9,6,7,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00009 -T N,0.35,2.9,12,4,1,0,0.75,0.75,7.3,7.3,15.6,2.25,tr_00008 -T N,0.35,2.9,12,4,1,0,0.75,0.75,7.3,7.3,17.4,2.25,tr_00007 -T N,0.35,2.9,1,14,11,0,0.75,0.75,7.3,7.3,13.8,2.25,tr_00006 -T N,0.35,2.9,11,15,4,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00005 -T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,2.4,2.25,tr_00004 -T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00003 -T N,0.35,2.9,4,7,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,2,10,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 -S 15,EXTERNAL,i1 -Q 0.00247612 -S 14,EXTERNAL,i0 -Q 0.00232574 -S 13,EXTERNAL,vdd -Q 0.00883149 -S 12,EXTERNAL,q -Q 0.00264397 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i3 -Q 0.00262649 -S 9,EXTERNAL,i2 -Q 0.00254552 -S 8,EXTERNAL,i5 -Q 0.0027653 -S 7,EXTERNAL,i4 -Q 0.00304715 -S 6,INTERNAL -Q 0.00199441 -S 5,INTERNAL -Q 0.0021 -S 4,INTERNAL -Q 0.00860414 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.00695133 -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a23_x4.ap b/alliance/share/cells/sxlib/oa2a2a23_x4.ap deleted file mode 100644 index bef2d02c..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x4.ap +++ /dev/null @@ -1,147 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a23_x4,P,30/ 8/2000,100 -A 0,0,6500,5000 -R 4500,1500,ref_ref,i0_15 -R 4500,3000,ref_ref,i0_30 -R 4000,3000,ref_ref,i1_30 -R 4000,2500,ref_ref,i1_25 -R 4000,1500,ref_ref,i1_15 -R 4000,2000,ref_ref,i1_20 -R 4500,2500,ref_ref,i0_25 -R 4500,2000,ref_ref,i0_20 -R 5500,1000,ref_ref,q_10 -R 5500,1500,ref_ref,q_15 -R 5500,3500,ref_ref,q_35 -R 5500,3000,ref_ref,q_30 -R 5500,2500,ref_ref,q_25 -R 5500,2000,ref_ref,q_20 -R 1500,3500,ref_ref,i4_35 -R 1500,3000,ref_ref,i4_30 -R 1500,2500,ref_ref,i4_25 -R 1500,2000,ref_ref,i4_20 -R 1500,1500,ref_ref,i4_15 -R 2000,2000,ref_ref,i3_20 -R 2500,3000,ref_ref,i2_30 -R 2500,2500,ref_ref,i2_25 -R 2500,2000,ref_ref,i2_20 -R 2500,1500,ref_ref,i2_15 -R 2000,3000,ref_ref,i3_30 -R 2000,2500,ref_ref,i3_25 -R 2000,1500,ref_ref,i3_15 -R 1000,1500,ref_ref,i5_15 -R 1000,3000,ref_ref,i5_30 -R 1000,2500,ref_ref,i5_25 -R 1000,2000,ref_ref,i5_20 -R 5500,4000,ref_ref,q_40 -S 4000,1500,4000,3000,200,i1,DOWN,CALU1 -S 4500,1500,4500,3000,200,i0,DOWN,CALU1 -S 1500,1500,1500,3500,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 2000,1500,2000,3000,200,i3,DOWN,CALU1 -S 1000,1500,1000,3000,200,i5,DOWN,CALU1 -S 5500,1000,5500,4000,200,q,DOWN,CALU1 -S 5000,2000,5800,2000,100,*,RIGHT,POLY -S 5800,1400,5800,2600,100,*,DOWN,POLY -S 5200,1400,5200,2600,100,*,DOWN,POLY -S 5000,1000,5000,2000,100,*,UP,ALU1 -S 500,1000,5000,1000,100,*,RIGHT,ALU1 -S 500,1000,500,3450,100,*,DOWN,ALU1 -S 500,3450,900,3450,100,*,LEFT,ALU1 -S 2700,2800,2700,4700,300,*,UP,PDIF -S 2100,3500,4300,3500,100,*,RIGHT,ALU1 -S 4000,1400,4200,1400,100,*,LEFT,POLY -S 4600,1400,4600,2600,100,*,DOWN,POLY -S 4000,1400,4000,2500,100,*,UP,POLY -S 4500,1500,4500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 5200,2600,5200,4900,100,*,UP,PTRANS -S 5800,2600,5800,4900,100,*,UP,PTRANS -S 5500,2800,5500,4700,300,*,UP,PDIF -S 6100,2800,6100,4700,300,*,UP,PDIF -S 4900,2800,4900,4700,300,*,UP,PDIF -S 4300,2800,4300,4700,300,*,UP,PDIF -S 4600,2600,4600,4900,100,*,UP,PTRANS -S 4000,2600,4000,4900,100,*,UP,PTRANS -S 3700,2800,3700,4100,300,*,UP,PDIF -S 4900,300,4900,1200,300,*,DOWN,NDIF -S 6100,300,6100,1200,300,*,DOWN,NDIF -S 5500,300,5500,1200,300,*,DOWN,NDIF -S 5200,100,5200,1400,100,*,UP,NTRANS -S 5800,100,5800,1400,100,*,DOWN,NTRANS -S 4600,100,4600,1400,100,*,UP,NTRANS -S 4200,100,4200,1400,100,*,UP,NTRANS -S 3900,300,3900,1200,300,*,DOWN,NDIF -S 5500,950,5500,4050,200,*,DOWN,ALU1 -S 6100,300,6100,1000,200,*,DOWN,ALU1 -S 6100,3500,6100,4600,200,*,DOWN,ALU1 -S 3700,4000,3700,4700,200,*,UP,ALU1 -S 4300,3500,4300,4000,100,*,UP,ALU1 -S 4900,3500,4900,4600,200,*,DOWN,ALU1 -S 0,4700,6500,4700,600,vdd,RIGHT,CALU1 -S 0,300,6500,300,600,vss,RIGHT,CALU1 -S 0,3900,6500,3900,2400,*,RIGHT,NWELL -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 800,1400,900,1400,100,*,LEFT,POLY -S 500,300,500,1200,300,*,DOWN,NDIF -S 800,100,800,1400,100,*,UP,NTRANS -S 2200,1400,2400,1400,100,*,RIGHT,POLY -S 2200,100,2200,1400,100,*,UP,NTRANS -S 2500,300,2500,1200,300,*,DOWN,NDIF -S 900,1400,900,2600,100,*,DOWN,POLY -S 600,2600,900,2600,100,*,RIGHT,POLY -S 1200,2600,1400,2600,100,*,LEFT,POLY -S 1400,1400,1400,2600,100,*,UP,POLY -S 1200,1400,1400,1400,100,*,RIGHT,POLY -S 1800,1400,1900,1400,100,*,LEFT,POLY -S 1900,1400,1900,2600,100,*,DOWN,POLY -S 1800,2600,1900,2600,100,*,RIGHT,POLY -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 2000,1500,2000,3000,100,*,UP,ALU1 -S 1000,1500,1000,3000,100,*,UP,ALU1 -S 300,2800,300,4700,300,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 600,2600,600,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 2100,2800,2100,4700,300,*,UP,PDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1800,100,1800,1400,100,*,UP,NTRANS -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 300,4000,2700,4000,100,*,RIGHT,ALU1 -V 5000,2000,CONT_POLY,* -V 3300,4600,CONT_BODY_N,* -V 3200,400,CONT_BODY_P,* -V 4000,2500,CONT_POLY,* -V 4500,2500,CONT_POLY,* -V 6100,3500,CONT_DIF_P,* -V 6100,4500,CONT_DIF_P,* -V 6100,4000,CONT_DIF_P,* -V 5500,3000,CONT_DIF_P,* -V 5500,3500,CONT_DIF_P,* -V 5500,4000,CONT_DIF_P,* -V 4900,4000,CONT_DIF_P,* -V 4900,4500,CONT_DIF_P,* -V 4900,3500,CONT_DIF_P,* -V 4300,4000,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 6100,500,CONT_DIF_N,* -V 6100,1000,CONT_DIF_N,* -V 5500,1000,CONT_DIF_N,* -V 4900,500,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 500,500,CONT_DIF_N,* -V 2500,500,CONT_DIF_N,* -V 1000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 2700,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 2100,3500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 1500,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a23_x4.sym b/alliance/share/cells/sxlib/oa2a2a23_x4.sym deleted file mode 100644 index 19dec265..00000000 Binary files a/alliance/share/cells/sxlib/oa2a2a23_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a2a23_x4.vbe b/alliance/share/cells/sxlib/oa2a2a23_x4.vbe deleted file mode 100644 index c39f56f9..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x4.vbe +++ /dev/null @@ -1,56 +0,0 @@ -ENTITY oa2a2a23_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3250; - CONSTANT cin_i0 : NATURAL := 13; - CONSTANT cin_i1 : NATURAL := 14; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 14; - CONSTANT cin_i4 : NATURAL := 14; - CONSTANT cin_i5 : NATURAL := 14; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rdown_i4_q : NATURAL := 810; - CONSTANT rdown_i5_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT rup_i4_q : NATURAL := 890; - CONSTANT rup_i5_q : NATURAL := 890; - CONSTANT tphh_i5_q : NATURAL := 379; - CONSTANT tphh_i4_q : NATURAL := 464; - CONSTANT tphh_i2_q : NATURAL := 493; - CONSTANT tphh_i3_q : NATURAL := 594; - CONSTANT tpll_i1_q : NATURAL := 613; - CONSTANT tpll_i0_q : NATURAL := 648; - CONSTANT tpll_i4_q : NATURAL := 673; - CONSTANT tpll_i3_q : NATURAL := 677; - CONSTANT tphh_i0_q : NATURAL := 699; - CONSTANT tpll_i5_q : NATURAL := 714; - CONSTANT tpll_i2_q : NATURAL := 715; - CONSTANT tphh_i1_q : NATURAL := 822; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a2a23_x4; - -ARCHITECTURE behaviour_data_flow OF oa2a2a23_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a2a23_x4" - SEVERITY WARNING; - q <= (((i0 and i1) or (i2 and i3)) or (i4 and i5)) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a2a23_x4.vhd b/alliance/share/cells/sxlib/oa2a2a23_x4.vhd deleted file mode 100644 index 61d3a82a..00000000 --- a/alliance/share/cells/sxlib/oa2a2a23_x4.vhd +++ /dev/null @@ -1,24 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a2a23_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a2a23_x4; - -ARCHITECTURE RTL OF oa2a2a23_x4 IS -BEGIN - q <= (((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x2.al b/alliance/share/cells/sxlib/oa2a2a2a24_x2.al deleted file mode 100644 index 56c387c7..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x2.al +++ /dev/null @@ -1,70 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a2a24_x2,L,30/10/99 -C i0,IN,EXTERNAL,19 -C i1,IN,EXTERNAL,17 -C i2,IN,EXTERNAL,15 -C i3,IN,EXTERNAL,16 -C i4,IN,EXTERNAL,10 -C i5,IN,EXTERNAL,9 -C i6,IN,EXTERNAL,8 -C i7,IN,EXTERNAL,7 -C q,OUT,EXTERNAL,18 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,18,1,14,0,0.75,0.75,13.3,13.3,20.4,11.25,tr_00018 -T P,0.35,5.9,13,17,14,0,0.75,0.75,13.3,13.3,16.8,11.25,tr_00017 -T P,0.35,5.9,14,19,13,0,0.75,0.75,13.3,13.3,18.6,11.25,tr_00016 -T P,0.35,5.9,13,16,6,0,0.75,0.75,13.3,13.3,10.8,11.25,tr_00015 -T P,0.35,5.9,1,7,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00014 -T P,0.35,5.9,6,15,13,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00013 -T P,0.35,5.9,6,10,5,0,0.75,0.75,13.3,13.3,9,11.25,tr_00012 -T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 -T P,0.35,5.9,5,8,1,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T N,0.35,2.9,3,9,4,0,0.75,0.75,7.3,7.3,7.8,2.25,tr_00009 -T N,0.35,2.9,4,15,12,0,0.75,0.75,7.3,7.3,12,2.25,tr_00008 -T N,0.35,2.9,11,17,1,0,0.75,0.75,7.3,7.3,17.4,2.25,tr_00007 -T N,0.35,2.9,4,19,11,0,0.75,0.75,7.3,7.3,18.6,2.25,tr_00006 -T N,0.35,2.9,18,1,4,0,0.75,0.75,7.3,7.3,20.4,2.25,tr_00005 -T N,0.35,2.9,1,10,3,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 -T N,0.35,2.9,12,16,1,0,0.75,0.75,7.3,7.3,10.8,2.25,tr_00003 -T N,0.35,2.9,1,8,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 -T N,0.35,2.9,2,7,4,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 -S 19,EXTERNAL,i0 -Q 0.00261741 -S 18,EXTERNAL,q -Q 0.00264397 -S 17,EXTERNAL,i1 -Q 0.00210054 -S 16,EXTERNAL,i3 -Q 0.00232574 -S 15,EXTERNAL,i2 -Q 0.00254552 -S 14,EXTERNAL,vdd -Q 0.00769303 -S 13,INTERNAL -Q 0.00198726 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i4 -Q 0.00232574 -S 9,EXTERNAL,i5 -Q 0.00232574 -S 8,EXTERNAL,i6 -Q 0.00269068 -S 7,EXTERNAL,i7 -Q 0.00260759 -S 6,INTERNAL -Q 0.00256527 -S 5,INTERNAL -Q 0.00324886 -S 4,EXTERNAL,vss -Q 0.00692922 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0 -S 1,INTERNAL -Q 0.00855851 -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x2.ap b/alliance/share/cells/sxlib/oa2a2a2a24_x2.ap deleted file mode 100644 index 4f989559..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x2.ap +++ /dev/null @@ -1,171 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a2a24_x2,P,30/ 8/2000,100 -A 0,0,7500,5000 -R 6500,3500,ref_ref,i0_35 -R 5500,2000,ref_ref,i1_20 -R 5500,2500,ref_ref,i1_25 -R 5500,3000,ref_ref,i1_30 -R 5500,1500,ref_ref,i1_15 -R 6500,1500,ref_ref,i0_15 -R 6500,2000,ref_ref,i0_20 -R 6500,2500,ref_ref,i0_25 -R 6500,3000,ref_ref,i0_30 -R 7000,1000,ref_ref,q_10 -R 7000,4000,ref_ref,q_40 -R 7000,2000,ref_ref,q_20 -R 7000,1500,ref_ref,q_15 -R 7000,3500,ref_ref,q_35 -R 7000,3000,ref_ref,q_30 -R 7000,2500,ref_ref,q_25 -R 500,1000,ref_ref,i7_10 -R 500,1500,ref_ref,i7_15 -R 500,2000,ref_ref,i7_20 -R 500,2500,ref_ref,i7_25 -R 500,3000,ref_ref,i7_30 -R 1500,1500,ref_ref,i6_15 -R 1500,2000,ref_ref,i6_20 -R 1500,2500,ref_ref,i6_25 -R 1500,3000,ref_ref,i6_30 -R 2500,1500,ref_ref,i5_15 -R 2500,2000,ref_ref,i5_20 -R 2500,2500,ref_ref,i5_25 -R 2500,3000,ref_ref,i5_30 -R 3000,1500,ref_ref,i4_15 -R 3000,2000,ref_ref,i4_20 -R 3000,2500,ref_ref,i4_25 -R 3000,3000,ref_ref,i4_30 -R 3500,1500,ref_ref,i3_15 -R 3500,2000,ref_ref,i3_20 -R 3500,2500,ref_ref,i3_25 -R 3500,3000,ref_ref,i3_30 -R 4000,1500,ref_ref,i2_15 -R 4000,2000,ref_ref,i2_20 -R 4000,2500,ref_ref,i2_25 -R 4000,3000,ref_ref,i2_30 -S 5500,1500,5500,3000,200,i1,DOWN,CALU1 -S 6500,1500,6500,3500,200,i0,DOWN,CALU1 -S 7000,1000,7000,4000,200,q,DOWN,CALU1 -S 500,1000,500,3000,200,i7,DOWN,CALU1 -S 1500,1500,1500,3000,200,i6,DOWN,CALU1 -S 2500,1500,2500,3000,200,i5,DOWN,CALU1 -S 3000,1500,3000,3000,200,i4,DOWN,CALU1 -S 3500,1500,3500,3000,200,i3,DOWN,CALU1 -S 4000,1500,4000,3000,200,i2,DOWN,CALU1 -S 6500,1500,6500,3500,100,*,UP,ALU1 -S 5500,1500,5700,1500,200,*,RIGHT,ALU1 -S 5500,1500,5500,3000,100,*,UP,ALU1 -S 4800,1000,4800,2000,100,*,UP,ALU1 -S 6300,1500,6500,1500,200,*,RIGHT,ALU1 -S 6300,2500,6500,2500,200,*,RIGHT,ALU1 -S 7000,950,7000,4050,200,*,DOWN,ALU1 -S 1000,1000,5500,1000,100,*,RIGHT,ALU1 -S 4000,2600,4200,2600,100,*,LEFT,POLY -S 4000,1400,4000,2600,100,*,DOWN,POLY -S 2600,1400,2600,2600,100,*,DOWN,POLY -S 2600,100,2600,1400,100,*,UP,NTRANS -S 2300,300,2300,1200,300,*,DOWN,NDIF -S 4000,100,4000,1400,100,*,UP,NTRANS -S 4300,300,4300,1200,300,*,DOWN,NDIF -S 5800,100,5800,1400,100,*,UP,NTRANS -S 5500,300,5500,1200,300,*,DOWN,NDIF -S 5300,4000,5300,4600,200,*,DOWN,ALU1 -S 6500,4000,6500,4600,200,*,DOWN,ALU1 -S 5900,3500,5900,4000,100,*,UP,ALU1 -S 3900,3500,5900,3500,100,*,RIGHT,ALU1 -S 5300,2800,5300,4200,300,*,UP,PDIF -S 4500,2800,4500,4200,300,*,UP,PDIF -S 7100,2800,7100,4700,300,*,UP,PDIF -S 6800,2600,6800,4900,100,*,UP,PTRANS -S 6500,2800,6500,4700,300,*,UP,PDIF -S 5600,2600,5600,4900,100,*,UP,PTRANS -S 6200,2600,6200,4900,100,*,UP,PTRANS -S 5900,2800,5900,4700,300,*,UP,PDIF -S 6500,300,6500,1200,300,*,DOWN,NDIF -S 6200,100,6200,1400,100,*,UP,NTRANS -S 7100,300,7100,1200,300,*,DOWN,NDIF -S 6800,100,6800,1400,100,*,UP,NTRANS -S 6800,1400,6800,2600,100,*,DOWN,POLY -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 900,3500,1000,3500,100,*,RIGHT,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -S 3300,3500,3300,4000,100,*,UP,ALU1 -S 1200,2500,1500,2500,300,*,LEFT,POLY -S 500,1000,500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 3500,1500,3500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 1500,1500,1500,3000,100,*,UP,ALU1 -S 300,2800,300,4700,300,*,UP,PDIF -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,UP,PDIF -S 900,2800,900,4700,300,*,UP,PDIF -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 3900,2800,3900,4700,300,*,UP,PDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 3300,2800,3300,4700,300,*,UP,PDIF -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1500,3500,2700,3500,100,*,RIGHT,ALU1 -S 2100,4000,4500,4000,100,*,RIGHT,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 1500,3500,1500,4000,100,*,DOWN,ALU1 -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 3300,300,3300,1200,300,*,DOWN,NDIF -S 3000,100,3000,1400,100,*,UP,NTRANS -S 3600,100,3600,1400,100,*,UP,NTRANS -S 1200,100,1200,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 900,300,900,1200,300,*,DOWN,NDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 300,300,300,1200,300,*,DOWN,NDIF -S 4800,2000,6800,2000,100,*,RIGHT,POLY -S 0,300,7500,300,600,vss,RIGHT,CALU1 -S 0,3900,7500,3900,2400,*,RIGHT,NWELL -S 0,4700,7500,4700,600,vdd,RIGHT,CALU1 -V 5700,1500,CONT_POLY,* -V 5500,2500,CONT_POLY,* -V 4800,2000,CONT_POLY,* -V 6300,2500,CONT_POLY,* -V 6300,1500,CONT_POLY,* -V 4900,400,CONT_BODY_P,* -V 2300,500,CONT_DIF_N,* -V 4300,500,CONT_DIF_N,* -V 5500,1000,CONT_DIF_N,* -V 5300,4000,CONT_DIF_P,* -V 5900,4000,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 4900,4700,CONT_BODY_N,* -V 7100,3000,CONT_DIF_P,* -V 7100,3500,CONT_DIF_P,* -V 6500,4500,CONT_DIF_P,* -V 7100,4000,CONT_DIF_P,* -V 6500,4000,CONT_DIF_P,* -V 6500,500,CONT_DIF_N,* -V 7100,1000,CONT_DIF_N,* -V 1500,3500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 3300,3500,CONT_DIF_P,* -V 4000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 900,3500,CONT_DIF_P,* -V 300,500,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x2.sym b/alliance/share/cells/sxlib/oa2a2a2a24_x2.sym deleted file mode 100644 index f3db5d90..00000000 Binary files a/alliance/share/cells/sxlib/oa2a2a2a24_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x2.vbe b/alliance/share/cells/sxlib/oa2a2a2a24_x2.vbe deleted file mode 100644 index 39a24492..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x2.vbe +++ /dev/null @@ -1,68 +0,0 @@ -ENTITY oa2a2a2a24_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 3750; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 13; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT cin_i5 : NATURAL := 13; - CONSTANT cin_i6 : NATURAL := 14; - CONSTANT cin_i7 : NATURAL := 14; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rdown_i4_q : NATURAL := 1620; - CONSTANT rdown_i5_q : NATURAL := 1620; - CONSTANT rdown_i6_q : NATURAL := 1620; - CONSTANT rdown_i7_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT rup_i4_q : NATURAL := 1790; - CONSTANT rup_i5_q : NATURAL := 1790; - CONSTANT rup_i6_q : NATURAL := 1790; - CONSTANT rup_i7_q : NATURAL := 1790; - CONSTANT tphh_i7_q : NATURAL := 346; - CONSTANT tphh_i6_q : NATURAL := 426; - CONSTANT tphh_i5_q : NATURAL := 467; - CONSTANT tphh_i4_q : NATURAL := 565; - CONSTANT tphh_i2_q : NATURAL := 682; - CONSTANT tpll_i6_q : NATURAL := 748; - CONSTANT tpll_i1_q : NATURAL := 753; - CONSTANT tphh_i0_q : NATURAL := 780; - CONSTANT tpll_i0_q : NATURAL := 797; - CONSTANT tpll_i7_q : NATURAL := 800; - CONSTANT tphh_i3_q : NATURAL := 803; - CONSTANT tpll_i3_q : NATURAL := 810; - CONSTANT tpll_i4_q : NATURAL := 813; - CONSTANT tpll_i2_q : NATURAL := 856; - CONSTANT tpll_i5_q : NATURAL := 861; - CONSTANT tphh_i1_q : NATURAL := 909; - CONSTANT transistors : NATURAL := 18 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - i7 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a2a2a24_x2; - -ARCHITECTURE behaviour_data_flow OF oa2a2a2a24_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a2a2a24_x2" - SEVERITY WARNING; - q <= ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) after 1500 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x2.vhd b/alliance/share/cells/sxlib/oa2a2a2a24_x2.vhd deleted file mode 100644 index 3615b807..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x2.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a2a2a24_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - i7 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a2a2a24_x2; - -ARCHITECTURE RTL OF oa2a2a2a24_x2 IS -BEGIN - q <= ((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)) OR (i6 AND i7)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x4.al b/alliance/share/cells/sxlib/oa2a2a2a24_x4.al deleted file mode 100644 index 08c8f70f..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x4.al +++ /dev/null @@ -1,72 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a2a24_x4,L,30/10/99 -C i0,IN,EXTERNAL,19 -C i1,IN,EXTERNAL,17 -C i2,IN,EXTERNAL,15 -C i3,IN,EXTERNAL,16 -C i4,IN,EXTERNAL,7 -C i5,IN,EXTERNAL,8 -C i6,IN,EXTERNAL,9 -C i7,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,18 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,5,9,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00020 -T P,0.35,5.9,5,8,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00019 -T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,9,11.25,tr_00018 -T P,0.35,5.9,6,15,13,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00017 -T P,0.35,5.9,2,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00016 -T P,0.35,5.9,13,16,6,0,0.75,0.75,13.3,13.3,10.8,11.25,tr_00015 -T P,0.35,5.9,14,19,13,0,0.75,0.75,13.3,13.3,18.6,11.25,tr_00014 -T P,0.35,5.9,13,17,14,0,0.75,0.75,13.3,13.3,16.8,11.25,tr_00013 -T P,0.35,5.9,14,2,18,0,0.75,0.75,13.3,13.3,22.2,11.25,tr_00012 -T P,0.35,5.9,18,2,14,0,0.75,0.75,13.3,13.3,20.4,11.25,tr_00011 -T N,0.35,2.9,1,10,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00010 -T N,0.35,2.9,2,9,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00009 -T N,0.35,2.9,12,16,2,0,0.75,0.75,7.3,7.3,10.8,2.25,tr_00008 -T N,0.35,2.9,2,7,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00007 -T N,0.35,2.9,18,2,3,0,0.75,0.75,7.3,7.3,20.4,2.25,tr_00006 -T N,0.35,2.9,3,19,11,0,0.75,0.75,7.3,7.3,18.6,2.25,tr_00005 -T N,0.35,2.9,18,2,3,0,0.75,0.75,7.3,7.3,22.2,2.25,tr_00004 -T N,0.35,2.9,11,17,2,0,0.75,0.75,7.3,7.3,17.4,2.25,tr_00003 -T N,0.35,2.9,3,15,12,0,0.75,0.75,7.3,7.3,12,2.25,tr_00002 -T N,0.35,2.9,4,8,3,0,0.75,0.75,7.3,7.3,7.8,2.25,tr_00001 -S 19,EXTERNAL,i0 -Q 0.00261741 -S 18,EXTERNAL,q -Q 0.00264397 -S 17,EXTERNAL,i1 -Q 0.00210054 -S 16,EXTERNAL,i3 -Q 0.00232574 -S 15,EXTERNAL,i2 -Q 0.00254552 -S 14,EXTERNAL,vdd -Q 0.00932712 -S 13,INTERNAL -Q 0.00198726 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i7 -Q 0.00260759 -S 9,EXTERNAL,i6 -Q 0.00269068 -S 8,EXTERNAL,i5 -Q 0.00232574 -S 7,EXTERNAL,i4 -Q 0.00232574 -S 6,INTERNAL -Q 0.00256527 -S 5,INTERNAL -Q 0.00324886 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vss -Q 0.00815202 -S 2,INTERNAL -Q 0.00988877 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x4.ap b/alliance/share/cells/sxlib/oa2a2a2a24_x4.ap deleted file mode 100644 index 306d765a..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x4.ap +++ /dev/null @@ -1,183 +0,0 @@ -V ALLIANCE : 6 -H oa2a2a2a24_x4,P,30/ 8/2000,100 -A 0,0,8000,5000 -R 4000,3000,ref_ref,i2_30 -R 4000,2500,ref_ref,i2_25 -R 4000,2000,ref_ref,i2_20 -R 4000,1500,ref_ref,i2_15 -R 3500,3000,ref_ref,i3_30 -R 3500,2500,ref_ref,i3_25 -R 3500,2000,ref_ref,i3_20 -R 3500,1500,ref_ref,i3_15 -R 3000,3000,ref_ref,i4_30 -R 3000,2500,ref_ref,i4_25 -R 3000,2000,ref_ref,i4_20 -R 3000,1500,ref_ref,i4_15 -R 2500,3000,ref_ref,i5_30 -R 2500,2500,ref_ref,i5_25 -R 2500,2000,ref_ref,i5_20 -R 2500,1500,ref_ref,i5_15 -R 1500,3000,ref_ref,i6_30 -R 1500,2500,ref_ref,i6_25 -R 1500,2000,ref_ref,i6_20 -R 1500,1500,ref_ref,i6_15 -R 500,3000,ref_ref,i7_30 -R 500,2500,ref_ref,i7_25 -R 500,2000,ref_ref,i7_20 -R 500,1500,ref_ref,i7_15 -R 500,1000,ref_ref,i7_10 -R 7000,2500,ref_ref,q_25 -R 7000,3000,ref_ref,q_30 -R 7000,3500,ref_ref,q_35 -R 7000,1500,ref_ref,q_15 -R 7000,2000,ref_ref,q_20 -R 7000,4000,ref_ref,q_40 -R 7000,1000,ref_ref,q_10 -R 6500,3000,ref_ref,i0_30 -R 6500,2500,ref_ref,i0_25 -R 6500,2000,ref_ref,i0_20 -R 6500,1500,ref_ref,i0_15 -R 5500,1500,ref_ref,i1_15 -R 5500,3000,ref_ref,i1_30 -R 5500,2500,ref_ref,i1_25 -R 5500,2000,ref_ref,i1_20 -R 6500,3500,ref_ref,i0_35 -S 4000,1500,4000,3000,200,i2,DOWN,CALU1 -S 3500,1500,3500,3000,200,i3,DOWN,CALU1 -S 3000,1500,3000,3000,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i5,DOWN,CALU1 -S 1500,1500,1500,3000,200,i6,DOWN,CALU1 -S 500,1000,500,3000,200,i7,DOWN,CALU1 -S 7000,1000,7000,4000,200,q,DOWN,CALU1 -S 5500,1500,5500,3000,200,i1,DOWN,CALU1 -S 6500,1500,6500,3500,200,i0,DOWN,CALU1 -S 300,300,300,1200,300,*,DOWN,NDIF -S 600,100,600,1400,100,*,UP,NTRANS -S 900,300,900,1200,300,*,DOWN,NDIF -S 1500,300,1500,1200,300,*,DOWN,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 3600,100,3600,1400,100,*,UP,NTRANS -S 3000,100,3000,1400,100,*,UP,NTRANS -S 3300,300,3300,1200,300,*,DOWN,NDIF -S 3600,1400,3600,2600,100,*,DOWN,POLY -S 600,1400,600,2600,100,*,DOWN,POLY -S 3000,1400,3000,2600,100,*,DOWN,POLY -S 1200,1400,1200,2600,100,*,DOWN,POLY -S 1500,3500,1500,4000,100,*,DOWN,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 2100,4000,4500,4000,100,*,RIGHT,ALU1 -S 1500,3500,2700,3500,100,*,RIGHT,ALU1 -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 3300,2800,3300,4700,300,*,UP,PDIF -S 2700,2800,2700,4700,300,*,UP,PDIF -S 3900,2800,3900,4700,300,*,UP,PDIF -S 4200,2600,4200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,300,*,UP,PDIF -S 3600,2600,3600,4900,100,*,UP,PTRANS -S 300,2800,300,4700,300,*,UP,PDIF -S 1500,1500,1500,3000,100,*,UP,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 3500,1500,3500,3000,100,*,UP,ALU1 -S 4000,1500,4000,3000,100,*,UP,ALU1 -S 500,1000,500,3000,100,*,UP,ALU1 -S 1200,2500,1500,2500,300,*,LEFT,POLY -S 3300,3500,3300,4000,100,*,UP,ALU1 -S 300,3500,300,4000,100,*,UP,ALU1 -S 0,300,8000,300,600,vss,RIGHT,CALU1 -S 0,3900,8000,3900,2400,*,RIGHT,NWELL -S 0,4700,8000,4700,600,vdd,RIGHT,CALU1 -S 900,3500,1000,3500,100,*,RIGHT,ALU1 -S 1000,1000,1000,3500,100,*,DOWN,ALU1 -S 7700,3500,7700,4600,200,*,DOWN,ALU1 -S 7700,300,7700,1000,200,*,DOWN,ALU1 -S 7400,1400,7400,2600,100,*,DOWN,POLY -S 6800,1400,6800,2600,100,*,DOWN,POLY -S 6800,100,6800,1400,100,*,UP,NTRANS -S 7100,300,7100,1200,300,*,DOWN,NDIF -S 6200,100,6200,1400,100,*,UP,NTRANS -S 7700,300,7700,1200,300,*,DOWN,NDIF -S 6500,300,6500,1200,300,*,DOWN,NDIF -S 7400,100,7400,1400,100,*,DOWN,NTRANS -S 5900,2800,5900,4700,300,*,UP,PDIF -S 6200,2600,6200,4900,100,*,UP,PTRANS -S 5600,2600,5600,4900,100,*,UP,PTRANS -S 7400,2600,7400,4900,100,*,UP,PTRANS -S 6500,2800,6500,4700,300,*,UP,PDIF -S 6800,2600,6800,4900,100,*,UP,PTRANS -S 7700,2800,7700,4700,300,*,UP,PDIF -S 7100,2800,7100,4700,300,*,UP,PDIF -S 4500,2800,4500,4200,300,*,UP,PDIF -S 5300,2800,5300,4200,300,*,UP,PDIF -S 3900,3500,5900,3500,100,*,RIGHT,ALU1 -S 5900,3500,5900,4000,100,*,UP,ALU1 -S 6500,4000,6500,4600,200,*,DOWN,ALU1 -S 5300,4000,5300,4600,200,*,DOWN,ALU1 -S 5500,300,5500,1200,300,*,DOWN,NDIF -S 5800,100,5800,1400,100,*,UP,NTRANS -S 4300,300,4300,1200,300,*,DOWN,NDIF -S 4000,100,4000,1400,100,*,UP,NTRANS -S 2300,300,2300,1200,300,*,DOWN,NDIF -S 2600,100,2600,1400,100,*,UP,NTRANS -S 2600,1400,2600,2600,100,*,DOWN,POLY -S 4000,1400,4000,2600,100,*,DOWN,POLY -S 4000,2600,4200,2600,100,*,LEFT,POLY -S 1000,1000,5500,1000,100,*,RIGHT,ALU1 -S 7000,950,7000,4050,200,*,DOWN,ALU1 -S 6300,2500,6500,2500,200,*,RIGHT,ALU1 -S 6300,1500,6500,1500,200,*,RIGHT,ALU1 -S 4800,1000,4800,2000,100,*,UP,ALU1 -S 5500,1500,5500,3000,100,*,UP,ALU1 -S 5500,1500,5700,1500,200,*,RIGHT,ALU1 -S 4800,2000,7400,2000,100,*,RIGHT,POLY -S 6500,1500,6500,3500,100,*,UP,ALU1 -V 3300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 3300,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 500,2500,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 3000,2500,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 4000,2500,CONT_POLY,* -V 3300,3500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 7700,500,CONT_DIF_N,* -V 7100,1000,CONT_DIF_N,* -V 6500,500,CONT_DIF_N,* -V 7700,1000,CONT_DIF_N,* -V 7700,4500,CONT_DIF_P,* -V 7700,3500,CONT_DIF_P,* -V 6500,4000,CONT_DIF_P,* -V 7100,4000,CONT_DIF_P,* -V 6500,4500,CONT_DIF_P,* -V 7100,3500,CONT_DIF_P,* -V 7100,3000,CONT_DIF_P,* -V 7700,4000,CONT_DIF_P,* -V 4900,4700,CONT_BODY_N,* -V 3900,3500,CONT_DIF_P,* -V 5900,4000,CONT_DIF_P,* -V 5300,4000,CONT_DIF_P,* -V 5500,1000,CONT_DIF_N,* -V 4300,500,CONT_DIF_N,* -V 2300,500,CONT_DIF_N,* -V 4900,400,CONT_BODY_P,* -V 6300,1500,CONT_POLY,* -V 6300,2500,CONT_POLY,* -V 4800,2000,CONT_POLY,* -V 5500,2500,CONT_POLY,* -V 5700,1500,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x4.sym b/alliance/share/cells/sxlib/oa2a2a2a24_x4.sym deleted file mode 100644 index 90d92064..00000000 Binary files a/alliance/share/cells/sxlib/oa2a2a2a24_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x4.vbe b/alliance/share/cells/sxlib/oa2a2a2a24_x4.vbe deleted file mode 100644 index 33d16844..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x4.vbe +++ /dev/null @@ -1,68 +0,0 @@ -ENTITY oa2a2a2a24_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 4000; - CONSTANT cin_i0 : NATURAL := 14; - CONSTANT cin_i1 : NATURAL := 13; - CONSTANT cin_i2 : NATURAL := 14; - CONSTANT cin_i3 : NATURAL := 13; - CONSTANT cin_i4 : NATURAL := 13; - CONSTANT cin_i5 : NATURAL := 13; - CONSTANT cin_i6 : NATURAL := 14; - CONSTANT cin_i7 : NATURAL := 14; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rdown_i4_q : NATURAL := 810; - CONSTANT rdown_i5_q : NATURAL := 810; - CONSTANT rdown_i6_q : NATURAL := 810; - CONSTANT rdown_i7_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT rup_i4_q : NATURAL := 890; - CONSTANT rup_i5_q : NATURAL := 890; - CONSTANT rup_i6_q : NATURAL := 890; - CONSTANT rup_i7_q : NATURAL := 890; - CONSTANT tphh_i7_q : NATURAL := 399; - CONSTANT tphh_i6_q : NATURAL := 487; - CONSTANT tphh_i5_q : NATURAL := 515; - CONSTANT tphh_i4_q : NATURAL := 619; - CONSTANT tphh_i2_q : NATURAL := 726; - CONSTANT tphh_i0_q : NATURAL := 823; - CONSTANT tpll_i1_q : NATURAL := 835; - CONSTANT tpll_i6_q : NATURAL := 845; - CONSTANT tphh_i3_q : NATURAL := 851; - CONSTANT tpll_i0_q : NATURAL := 879; - CONSTANT tpll_i3_q : NATURAL := 895; - CONSTANT tpll_i7_q : NATURAL := 895; - CONSTANT tpll_i4_q : NATURAL := 902; - CONSTANT tpll_i2_q : NATURAL := 940; - CONSTANT tpll_i5_q : NATURAL := 949; - CONSTANT tphh_i1_q : NATURAL := 955; - CONSTANT transistors : NATURAL := 20 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - i7 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2a2a2a24_x4; - -ARCHITECTURE behaviour_data_flow OF oa2a2a2a24_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2a2a2a24_x4" - SEVERITY WARNING; - q <= ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) after 1600 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2a2a2a24_x4.vhd b/alliance/share/cells/sxlib/oa2a2a2a24_x4.vhd deleted file mode 100644 index 480fb8b8..00000000 --- a/alliance/share/cells/sxlib/oa2a2a2a24_x4.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2a2a2a24_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - i7 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2a2a2a24_x4; - -ARCHITECTURE RTL OF oa2a2a2a24_x4 IS -BEGIN - q <= ((((i0 AND i1) OR (i2 AND i3)) OR (i4 AND i5)) OR (i6 AND i7)); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2ao222_x2.al b/alliance/share/cells/sxlib/oa2ao222_x2.al deleted file mode 100644 index 4491d151..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x2.al +++ /dev/null @@ -1,49 +0,0 @@ -V ALLIANCE : 6 -H oa2ao222_x2,L,30/10/99 -C i0,IN,EXTERNAL,12 -C i1,IN,EXTERNAL,11 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,9 -C i4,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,13 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,13,2,5,0,0.75,0.75,13.3,13.3,12.3,11.25,tr_00012 -T P,0.35,5.9,6,9,7,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00011 -T P,0.35,4.25,6,11,5,0,0.75,0.75,10,10,3.6,10.42,tr_00010 -T P,0.35,4.25,5,12,6,0,0.75,0.75,10,10,1.8,10.42,tr_00009 -T P,0.35,5.9,7,8,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 -T P,0.35,5.9,2,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00007 -T N,0.35,2.9,4,2,13,0,0.75,0.75,7.3,7.3,12.3,3.75,tr_00006 -T N,0.35,1.7,4,8,1,0,0.75,0.75,4.9,4.9,6.9,4.35,tr_00005 -T N,0.35,1.7,1,9,4,0,0.75,0.75,4.9,4.9,8.7,4.35,tr_00004 -T N,0.35,2.6,2,11,3,0,0.75,0.75,6.7,6.7,3.3,3.9,tr_00003 -T N,0.35,2.6,3,12,4,0,0.75,0.75,6.7,6.7,1.8,3.9,tr_00002 -T N,0.35,1.7,1,10,2,0,0.75,0.75,4.9,4.9,5.1,4.35,tr_00001 -S 13,EXTERNAL,q -Q 0.00276148 -S 12,EXTERNAL,i0 -Q 0.00254241 -S 11,EXTERNAL,i1 -Q 0.00241094 -S 10,EXTERNAL,i4 -Q 0.00212909 -S 9,EXTERNAL,i3 -Q 0.00197871 -S 8,EXTERNAL -Q 0.00212909 -S 7,INTERNAL -Q 0 -S 6,INTERNAL -Q 0.00227626 -S 5,EXTERNAL,vdd -Q 0.00557437 -S 4,EXTERNAL,vss -Q 0.00657321 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00590927 -S 1,INTERNAL -Q 0.00114171 -EOF diff --git a/alliance/share/cells/sxlib/oa2ao222_x2.ap b/alliance/share/cells/sxlib/oa2ao222_x2.ap deleted file mode 100644 index 739f64cc..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x2.ap +++ /dev/null @@ -1,129 +0,0 @@ -V ALLIANCE : 6 -H oa2ao222_x2,P, 6/ 9/2000,100 -A 0,0,5000,5000 -R 4500,4000,ref_ref,q_40 -R 4500,2000,ref_ref,q_20 -R 4500,2500,ref_ref,q_25 -R 4500,3000,ref_ref,q_30 -R 4500,1000,ref_ref,q_10 -R 4500,3500,ref_ref,q_35 -R 4500,1500,ref_ref,q_15 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,3500,ref_ref,i4_35 -R 1500,3000,ref_ref,i4_30 -R 1500,2500,ref_ref,i4_25 -R 1500,2000,ref_ref,i4_20 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 3000,1500,ref_ref,i3_15 -R 3000,2000,ref_ref,i3_20 -R 3000,2500,ref_ref,i3_25 -R 3000,3000,ref_ref,i3_30 -S 1500,2000,1700,2000,300,*,RIGHT,POLY -S 4500,1000,4500,4000,200,q,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 1500,2000,1500,3500,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 3000,1500,3000,3000,200,i3,DOWN,CALU1 -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 2100,3500,3900,3500,100,*,RIGHT,ALU1 -S 4100,2600,4100,4900,100,*,UP,PTRANS -S 3800,2800,3800,4700,300,*,DOWN,PDIF -S 3800,800,3800,1700,300,*,UP,NDIF -S 4100,600,4100,1900,100,*,DOWN,NTRANS -S 4400,800,4400,1700,300,*,UP,NDIF -S 3800,2500,4100,2500,300,*,RIGHT,POLY -S 4100,1900,4100,2600,100,*,UP,POLY -S 3800,300,3800,1500,200,*,DOWN,ALU1 -S 3800,4000,3800,4700,200,*,UP,ALU1 -S 3900,2500,3900,3500,100,*,DOWN,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2000,3500,2100,3500,100,*,RIGHT,ALU1 -S 2000,1500,2000,3500,100,*,UP,ALU1 -S 1500,1500,2000,1500,100,*,RIGHT,ALU1 -S 1500,1000,1500,1500,100,*,UP,ALU1 -S 1400,1000,1500,1000,100,*,RIGHT,ALU1 -S 1200,400,2000,400,300,*,RIGHT,PTIE -S 2000,900,2000,1700,200,*,UP,NDIF -S 3200,900,3200,1700,300,*,UP,NDIF -S 1400,900,1400,1700,200,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 300,500,300,1700,300,*,UP,NDIF -S 3200,2800,3200,4700,300,*,UP,PDIF -S 2600,500,2600,1700,300,*,UP,NDIF -S 1100,1900,1100,2600,100,i1,UP,POLY -S 1700,1900,1700,2600,100,i2,UP,POLY -S 2400,1900,2400,2600,100,i3,UP,POLY -S 2900,1900,2900,2600,100,i4,UP,POLY -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 1500,2000,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1700,2600,1800,2600,100,*,RIGHT,POLY -S 1100,2600,1200,2600,100,*,RIGHT,POLY -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 900,2800,900,4450,300,*,UP,PDIF -S 1200,2600,1200,4350,100,*,UP,PTRANS -S 600,2600,600,4350,100,*,UP,PTRANS -S 1500,2800,1500,4150,200,*,UP,PDIF -S 300,2800,300,4150,300,*,UP,PDIF -S 2700,2800,2700,4700,200,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,200,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 600,1900,600,2600,100,i0,UP,POLY -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,5000,3900,2400,*,RIGHT,NWELL -S 2300,1000,2300,1900,100,*,UP,NTRANS -S 2900,1000,2900,1900,100,*,UP,NTRANS -S 1100,700,1100,1900,100,*,UP,NTRANS -S 600,700,600,1900,100,*,UP,NTRANS -S 1700,1000,1700,1900,100,*,UP,NTRANS -S 4500,1000,4500,4000,200,*,DOWN,ALU1 -V 4400,3000,CONT_DIF_P,* -V 3800,4000,CONT_DIF_P,* -V 4400,3500,CONT_DIF_P,* -V 3800,4500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 3800,1500,CONT_DIF_N,* -V 4400,1000,CONT_DIF_N,* -V 4400,1500,CONT_DIF_N,* -V 3800,1000,CONT_DIF_N,* -V 4400,300,CONT_BODY_P,* -V 3900,2500,CONT_POLY,* -V 1200,400,CONT_BODY_P,* -V 1600,400,CONT_BODY_P,* -V 2000,400,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 3200,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 900,4500,CONT_DIF_P,* -V 1400,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2600,500,CONT_DIF_N,* -V 2100,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa2ao222_x2.sym b/alliance/share/cells/sxlib/oa2ao222_x2.sym deleted file mode 100644 index 1e610a78..00000000 Binary files a/alliance/share/cells/sxlib/oa2ao222_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2ao222_x2.vbe b/alliance/share/cells/sxlib/oa2ao222_x2.vbe deleted file mode 100644 index 2a96b29e..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x2.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY oa2ao222_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 11; - CONSTANT cin_i4 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rdown_i4_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT rup_i4_q : NATURAL := 1790; - CONSTANT tpll_i4_q : NATURAL := 453; - CONSTANT tphh_i2_q : NATURAL := 464; - CONSTANT tphh_i0_q : NATURAL := 495; - CONSTANT tpll_i1_q : NATURAL := 539; - CONSTANT tphh_i3_q : NATURAL := 556; - CONSTANT tphh_i4_q : NATURAL := 558; - CONSTANT tpll_i3_q : NATURAL := 578; - CONSTANT tpll_i0_q : NATURAL := 581; - CONSTANT tphh_i1_q : NATURAL := 598; - CONSTANT tpll_i2_q : NATURAL := 604; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2ao222_x2; - -ARCHITECTURE behaviour_data_flow OF oa2ao222_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2ao222_x2" - SEVERITY WARNING; - q <= ((i0 and i1) or (i4 and (i2 or i3))) after 1200 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2ao222_x2.vhd b/alliance/share/cells/sxlib/oa2ao222_x2.vhd deleted file mode 100644 index 5ef47e62..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x2.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2ao222_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2ao222_x2; - -ARCHITECTURE RTL OF oa2ao222_x2 IS -BEGIN - q <= ((i0 AND i1) OR (i4 AND (i2 OR i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/oa2ao222_x4.al b/alliance/share/cells/sxlib/oa2ao222_x4.al deleted file mode 100644 index 3aafc2a2..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x4.al +++ /dev/null @@ -1,51 +0,0 @@ -V ALLIANCE : 6 -H oa2ao222_x4,L,30/10/99 -C i0,IN,EXTERNAL,12 -C i1,IN,EXTERNAL,11 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,9 -C i4,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,13 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,13,2,5,0,0.75,0.75,13.3,13.3,12.3,11.25,tr_00014 -T P,0.35,5.9,6,9,7,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00013 -T P,0.35,4.25,6,11,5,0,0.75,0.75,10,10,3.6,10.42,tr_00012 -T P,0.35,4.25,5,12,6,0,0.75,0.75,10,10,1.8,10.42,tr_00011 -T P,0.35,5.9,7,8,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 -T P,0.35,5.9,2,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,5.9,5,2,13,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00008 -T N,0.35,2.9,4,2,13,0,0.75,0.75,7.3,7.3,12.3,3.75,tr_00007 -T N,0.35,1.7,4,8,1,0,0.75,0.75,4.9,4.9,6.9,4.35,tr_00006 -T N,0.35,1.7,1,9,4,0,0.75,0.75,4.9,4.9,8.7,4.35,tr_00005 -T N,0.35,2.6,2,11,3,0,0.75,0.75,6.7,6.7,3.3,3.9,tr_00004 -T N,0.35,2.6,3,12,4,0,0.75,0.75,6.7,6.7,1.8,3.9,tr_00003 -T N,0.35,1.7,1,10,2,0,0.75,0.75,4.9,4.9,5.1,4.35,tr_00002 -T N,0.35,2.9,13,2,4,0,0.75,0.75,7.3,7.3,14.1,3.75,tr_00001 -S 13,EXTERNAL,q -Q 0.00276148 -S 12,EXTERNAL,i0 -Q 0.00254241 -S 11,EXTERNAL,i1 -Q 0.00241094 -S 10,EXTERNAL,i4 -Q 0.00212909 -S 9,EXTERNAL,i3 -Q 0.00197871 -S 8,EXTERNAL -Q 0.00212909 -S 7,INTERNAL -Q 0 -S 6,INTERNAL -Q 0.00227626 -S 5,EXTERNAL,vdd -Q 0.00773725 -S 4,EXTERNAL,vss -Q 0.00861858 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00727894 -S 1,INTERNAL -Q 0.00114171 -EOF diff --git a/alliance/share/cells/sxlib/oa2ao222_x4.ap b/alliance/share/cells/sxlib/oa2ao222_x4.ap deleted file mode 100644 index a57a27f7..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x4.ap +++ /dev/null @@ -1,146 +0,0 @@ -V ALLIANCE : 6 -H oa2ao222_x4,P, 6/ 9/2000,100 -A 0,0,5500,5000 -R 4500,4000,ref_ref,q_40 -R 4500,2000,ref_ref,q_20 -R 4500,2500,ref_ref,q_25 -R 4500,3000,ref_ref,q_30 -R 4500,1000,ref_ref,q_10 -R 4500,3500,ref_ref,q_35 -R 4500,1500,ref_ref,q_15 -R 500,1000,ref_ref,i0_10 -R 500,1500,ref_ref,i0_15 -R 500,2000,ref_ref,i0_20 -R 500,2500,ref_ref,i0_25 -R 500,3000,ref_ref,i0_30 -R 500,3500,ref_ref,i0_35 -R 1000,3500,ref_ref,i1_35 -R 1000,3000,ref_ref,i1_30 -R 1000,2500,ref_ref,i1_25 -R 1000,2000,ref_ref,i1_20 -R 1000,1500,ref_ref,i1_15 -R 1500,3500,ref_ref,i4_35 -R 1500,3000,ref_ref,i4_30 -R 1500,2500,ref_ref,i4_25 -R 1500,2000,ref_ref,i4_20 -R 2500,1500,ref_ref,i2_15 -R 2500,2000,ref_ref,i2_20 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 3000,1500,ref_ref,i3_15 -R 3000,2000,ref_ref,i3_20 -R 3000,2500,ref_ref,i3_25 -R 3000,3000,ref_ref,i3_30 -S 1500,2000,1700,2000,300,*,RIGHT,POLY -S 4500,1000,4500,4000,200,q,DOWN,CALU1 -S 500,1000,500,3500,200,i0,DOWN,CALU1 -S 1000,1500,1000,3500,200,i1,DOWN,CALU1 -S 1500,2000,1500,3500,200,i4,DOWN,CALU1 -S 2500,1500,2500,3000,200,i2,DOWN,CALU1 -S 3000,1500,3000,3000,200,i3,DOWN,CALU1 -S 4400,2800,4400,4700,300,*,DOWN,PDIF -S 2100,3500,3900,3500,100,*,RIGHT,ALU1 -S 4100,2600,4100,4900,100,*,UP,PTRANS -S 3800,2800,3800,4700,300,*,DOWN,PDIF -S 3800,800,3800,1700,300,*,UP,NDIF -S 4100,600,4100,1900,100,*,DOWN,NTRANS -S 4400,800,4400,1700,300,*,UP,NDIF -S 3800,2500,4100,2500,300,*,RIGHT,POLY -S 4100,1900,4100,2600,100,*,UP,POLY -S 3800,300,3800,1500,200,*,DOWN,ALU1 -S 3800,4000,3800,4700,200,*,UP,ALU1 -S 3900,2500,3900,3500,100,*,DOWN,ALU1 -S 3000,1500,3000,3000,100,*,UP,ALU1 -S 2000,3500,2100,3500,100,*,RIGHT,ALU1 -S 2000,1500,2000,3500,100,*,UP,ALU1 -S 1500,1500,2000,1500,100,*,RIGHT,ALU1 -S 1500,1000,1500,1500,100,*,UP,ALU1 -S 1400,1000,1500,1000,100,*,RIGHT,ALU1 -S 1200,400,2000,400,300,*,RIGHT,PTIE -S 2000,900,2000,1700,200,*,UP,NDIF -S 3200,900,3200,1700,300,*,UP,NDIF -S 1400,900,1400,1700,200,*,UP,NDIF -S 500,1000,500,3500,100,*,DOWN,ALU1 -S 300,500,300,1700,300,*,UP,NDIF -S 3200,2800,3200,4700,300,*,UP,PDIF -S 2600,500,2600,1700,300,*,UP,NDIF -S 1100,1900,1100,2600,100,i1,UP,POLY -S 1700,1900,1700,2600,100,i2,UP,POLY -S 2400,1900,2400,2600,100,i3,UP,POLY -S 2900,1900,2900,2600,100,i4,UP,POLY -S 2300,1900,2400,1900,100,*,RIGHT,POLY -S 300,4000,3200,4000,100,*,RIGHT,ALU1 -S 1500,2000,1500,3500,100,*,UP,ALU1 -S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1700,2600,1800,2600,100,*,RIGHT,POLY -S 1100,2600,1200,2600,100,*,RIGHT,POLY -S 2900,2600,2900,4900,100,*,UP,PTRANS -S 900,2800,900,4450,300,*,UP,PDIF -S 1200,2600,1200,4350,100,*,UP,PTRANS -S 600,2600,600,4350,100,*,UP,PTRANS -S 1500,2800,1500,4150,200,*,UP,PDIF -S 300,2800,300,4150,300,*,UP,PDIF -S 2700,2800,2700,4700,200,*,UP,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2100,2800,2100,4700,200,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 600,1900,600,2600,100,i0,UP,POLY -S 2000,1000,3200,1000,100,*,RIGHT,ALU1 -S 2500,1500,2500,3000,100,*,UP,ALU1 -S 2300,1000,2300,1900,100,*,UP,NTRANS -S 2900,1000,2900,1900,100,*,UP,NTRANS -S 1100,700,1100,1900,100,*,UP,NTRANS -S 600,700,600,1900,100,*,UP,NTRANS -S 1700,1000,1700,1900,100,*,UP,NTRANS -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,5500,3900,2400,*,RIGHT,NWELL -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 4700,600,4700,1900,100,*,DOWN,NTRANS -S 4700,1900,4700,2600,100,*,UP,POLY -S 4700,2600,4700,4900,100,*,UP,PTRANS -S 5000,300,5000,1500,200,*,DOWN,ALU1 -S 5000,800,5000,1700,300,*,UP,NDIF -S 5000,2800,5000,4700,300,*,DOWN,PDIF -S 5000,3000,5000,4700,200,*,UP,ALU1 -S 3900,2500,4700,2500,300,*,RIGHT,POLY -S 4500,1000,4500,4000,200,*,DOWN,ALU1 -V 4400,3000,CONT_DIF_P,* -V 3800,4000,CONT_DIF_P,* -V 4400,3500,CONT_DIF_P,* -V 3800,4500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 3800,1500,CONT_DIF_N,* -V 4400,1000,CONT_DIF_N,* -V 4400,1500,CONT_DIF_N,* -V 3800,1000,CONT_DIF_N,* -V 4400,300,CONT_BODY_P,* -V 3900,2500,CONT_POLY,* -V 1200,400,CONT_BODY_P,* -V 1600,400,CONT_BODY_P,* -V 2000,400,CONT_BODY_P,* -V 300,500,CONT_DIF_N,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 1000,2000,CONT_POLY,* -V 500,2000,CONT_POLY,* -V 3200,4000,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 900,4500,CONT_DIF_P,* -V 1400,1000,CONT_DIF_N,* -V 2000,1000,CONT_DIF_N,* -V 3200,1000,CONT_DIF_N,* -V 2600,500,CONT_DIF_N,* -V 2100,3500,CONT_DIF_P,* -V 5000,1500,CONT_DIF_N,* -V 5000,1000,CONT_DIF_N,* -V 5000,4500,CONT_DIF_P,* -V 5000,4000,CONT_DIF_P,* -V 5000,3500,CONT_DIF_P,* -V 5000,3000,CONT_DIF_P,* -V 3800,300,CONT_BODY_P,* -V 5000,300,CONT_BODY_P,* -V 3200,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa2ao222_x4.sym b/alliance/share/cells/sxlib/oa2ao222_x4.sym deleted file mode 100644 index d4716284..00000000 Binary files a/alliance/share/cells/sxlib/oa2ao222_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa2ao222_x4.vbe b/alliance/share/cells/sxlib/oa2ao222_x4.vbe deleted file mode 100644 index d8e7b2ab..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x4.vbe +++ /dev/null @@ -1,50 +0,0 @@ -ENTITY oa2ao222_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2750; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 11; - CONSTANT cin_i2 : NATURAL := 11; - CONSTANT cin_i3 : NATURAL := 11; - CONSTANT cin_i4 : NATURAL := 11; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rdown_i4_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT rup_i4_q : NATURAL := 890; - CONSTANT tpll_i4_q : NATURAL := 529; - CONSTANT tphh_i2_q : NATURAL := 552; - CONSTANT tphh_i0_q : NATURAL := 553; - CONSTANT tpll_i1_q : NATURAL := 616; - CONSTANT tphh_i3_q : NATURAL := 640; - CONSTANT tphh_i4_q : NATURAL := 656; - CONSTANT tpll_i0_q : NATURAL := 657; - CONSTANT tpll_i3_q : NATURAL := 660; - CONSTANT tphh_i1_q : NATURAL := 662; - CONSTANT tpll_i2_q : NATURAL := 693; - CONSTANT transistors : NATURAL := 14 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa2ao222_x4; - -ARCHITECTURE behaviour_data_flow OF oa2ao222_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa2ao222_x4" - SEVERITY WARNING; - q <= ((i0 and i1) or (i4 and (i2 or i3))) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/oa2ao222_x4.vhd b/alliance/share/cells/sxlib/oa2ao222_x4.vhd deleted file mode 100644 index 11ed1fc9..00000000 --- a/alliance/share/cells/sxlib/oa2ao222_x4.vhd +++ /dev/null @@ -1,23 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa2ao222_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa2ao222_x4; - -ARCHITECTURE RTL OF oa2ao222_x4 IS -BEGIN - q <= ((i0 AND i1) OR (i4 AND (i2 OR i3))); -END RTL; diff --git a/alliance/share/cells/sxlib/oa3ao322_x1.sym b/alliance/share/cells/sxlib/oa3ao322_x1.sym deleted file mode 100644 index 3b587ba7..00000000 Binary files a/alliance/share/cells/sxlib/oa3ao322_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa3ao322_x2.al b/alliance/share/cells/sxlib/oa3ao322_x2.al deleted file mode 100644 index 6f7a0954..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x2.al +++ /dev/null @@ -1,63 +0,0 @@ -V ALLIANCE : 6 -H oa3ao322_x2,L,30/10/99 -C i0,IN,EXTERNAL,10 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,8 -C i3,IN,EXTERNAL,17 -C i4,IN,EXTERNAL,15 -C i5,IN,EXTERNAL,16 -C i6,IN,EXTERNAL,11 -C q,OUT,EXTERNAL,4 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,3 -T P,0.35,5.9,7,2,4,0,0.75,0.75,13.3,13.3,2.4,11.25,tr_00016 -T P,0.35,4.4,14,17,2,0,0.75,0.75,10.3,10.3,11.7,10.5,tr_00015 -T P,0.35,4.4,13,15,14,0,0.75,0.75,10.3,10.3,13.2,10.5,tr_00014 -T P,0.35,4.4,6,16,13,0,0.75,0.75,10.3,10.3,14.7,10.5,tr_00013 -T P,0.35,3.2,6,10,7,0,0.75,0.75,7.9,7.9,4.2,11.1,tr_00012 -T P,0.35,3.2,7,9,6,0,0.75,0.75,7.9,7.9,6,11.1,tr_00011 -T P,0.35,3.2,6,8,7,0,0.75,0.75,7.9,7.9,7.8,11.1,tr_00010 -T P,0.35,3.5,2,11,6,0,0.75,0.75,8.5,8.5,9.6,10.95,tr_00009 -T N,0.35,2.9,4,2,3,0,0.75,0.75,7.3,7.3,2.4,3.75,tr_00008 -T N,0.35,1.7,12,11,2,0,0.75,0.75,4.9,4.9,9.3,3.45,tr_00007 -T N,0.35,1.1,3,17,12,0,0.75,0.75,3.7,3.7,11.1,3.15,tr_00006 -T N,0.35,1.1,12,15,3,0,0.75,0.75,3.7,3.7,12.9,3.15,tr_00005 -T N,0.35,1.1,3,16,12,0,0.75,0.75,3.7,3.7,14.7,3.15,tr_00004 -T N,0.35,2.3,2,8,1,0,0.75,0.75,6.1,6.1,7.5,3.75,tr_00003 -T N,0.35,2.3,1,9,5,0,0.75,0.75,6.1,6.1,6,3.75,tr_00002 -T N,0.35,2.3,5,10,3,0,0.75,0.75,6.1,6.1,4.5,3.75,tr_00001 -S 17,EXTERNAL,i3 -Q 0.00290834 -S 16,EXTERNAL,i5 -Q 0.00275797 -S 15,EXTERNAL,i4 -Q 0.00283894 -S 14,INTERNAL -Q 0 -S 13,INTERNAL -Q 0 -S 12,INTERNAL -Q 0.00114171 -S 11,EXTERNAL,i6 -Q 0.00262649 -S 10,EXTERNAL,i0 -Q 0.00290834 -S 9,EXTERNAL,i1 -Q 0.00275797 -S 8,EXTERNAL,i2 -Q 0.00247612 -S 7,EXTERNAL,vdd -Q 0.00644464 -S 6,INTERNAL -Q 0.00261448 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,q -Q 0.00258522 -S 3,EXTERNAL,vss -Q 0.00679717 -S 2,INTERNAL -Q 0.00549512 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/oa3ao322_x2.ap b/alliance/share/cells/sxlib/oa3ao322_x2.ap deleted file mode 100644 index f587d74e..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x2.ap +++ /dev/null @@ -1,161 +0,0 @@ -V ALLIANCE : 6 -H oa3ao322_x2,P, 6/ 9/2000,100 -A 0,0,5500,5000 -R 500,3500,ref_ref,q_35 -R 500,3000,ref_ref,q_30 -R 500,2500,ref_ref,q_25 -R 500,2000,ref_ref,q_20 -R 500,1500,ref_ref,q_15 -R 500,1000,ref_ref,q_10 -R 500,4000,ref_ref,q_40 -R 1500,3500,ref_ref,i0_35 -R 4000,3500,ref_ref,i3_35 -R 5000,2500,ref_ref,i5_25 -R 5000,3000,ref_ref,i5_30 -R 5000,3500,ref_ref,i5_35 -R 1500,1500,ref_ref,i0_15 -R 1500,2000,ref_ref,i0_20 -R 1500,2500,ref_ref,i0_25 -R 1500,3000,ref_ref,i0_30 -R 4000,3000,ref_ref,i3_30 -R 4500,1500,ref_ref,i4_15 -R 4500,2000,ref_ref,i4_20 -R 4500,2500,ref_ref,i4_25 -R 4500,3000,ref_ref,i4_30 -R 4500,3500,ref_ref,i4_35 -R 5000,1500,ref_ref,i5_15 -R 5000,2000,ref_ref,i5_20 -R 4000,1500,ref_ref,i3_15 -R 4000,2000,ref_ref,i3_20 -R 4000,2500,ref_ref,i3_25 -R 2500,2500,ref_ref,i2_25 -R 2500,3000,ref_ref,i2_30 -R 2500,3500,ref_ref,i2_35 -R 3000,2000,ref_ref,i6_20 -R 3000,2500,ref_ref,i6_25 -R 3000,3000,ref_ref,i6_30 -R 3000,3500,ref_ref,i6_35 -R 2000,1500,ref_ref,i1_15 -R 2000,2000,ref_ref,i1_20 -R 2000,2500,ref_ref,i1_25 -R 2000,3000,ref_ref,i1_30 -R 2000,3500,ref_ref,i1_35 -R 2500,2000,ref_ref,i2_20 -S 3000,2000,3200,2000,300,*,RIGHT,POLY -S 800,2000,1000,2000,300,*,LEFT,POLY -S 500,1000,500,4000,200,q,DOWN,CALU1 -S 1500,1500,1500,3500,200,i0,DOWN,CALU1 -S 4500,1500,4500,3500,200,i4,DOWN,CALU1 -S 5000,1500,5000,3500,200,i5,DOWN,CALU1 -S 4000,1500,4000,3500,200,i3,DOWN,CALU1 -S 3000,2000,3000,3500,200,i6,DOWN,CALU1 -S 2000,1500,2000,3500,200,i1,DOWN,CALU1 -S 2500,2000,2500,3500,200,i2,DOWN,CALU1 -S 3100,1900,3200,1900,100,*,LEFT,POLY -S 1400,1900,1500,1900,100,*,RIGHT,POLY -S 3900,1900,3900,2600,100,*,UP,POLY -S 3700,1900,3900,1900,100,*,RIGHT,POLY -S 800,2600,800,4900,100,*,UP,PTRANS -S 500,2800,500,4700,300,*,DOWN,PDIF -S 1100,2800,1100,4200,200,*,DOWN,PDIF -S 500,800,500,1700,300,*,UP,NDIF -S 800,600,800,1900,100,*,DOWN,NTRANS -S 1200,500,1200,1700,300,*,UP,NDIF -S 4700,400,5100,400,300,*,RIGHT,PTIE -S 800,1900,800,2600,100,*,DOWN,POLY -S 4900,1900,4900,2600,100,i5,DOWN,POLY -S 4400,1900,4400,2600,100,i4,UP,POLY -S 4300,1900,4400,1900,100,*,RIGHT,POLY -S 0,300,5500,300,600,vss,RIGHT,CALU1 -S 500,1000,500,4000,200,*,UP,ALU1 -S 1100,4000,1100,4700,200,*,UP,ALU1 -S 0,4700,5500,4700,600,vdd,RIGHT,CALU1 -S 1000,1000,1000,2000,100,*,UP,ALU1 -S 3400,1000,4600,1000,100,*,RIGHT,ALU1 -S 4000,1500,4000,3500,100,*,UP,ALU1 -S 3500,1500,3500,3500,100,*,DOWN,ALU1 -S 1500,1500,1500,3500,100,*,DOWN,ALU1 -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 4500,1500,4500,3500,100,*,UP,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 5200,300,5200,1000,200,*,DOWN,ALU1 -S 5000,1500,5000,3500,100,*,DOWN,ALU1 -S 2500,2000,2500,3500,100,*,UP,ALU1 -S 2800,1000,2800,1500,100,*,UP,ALU1 -S 2800,1500,3500,1500,100,*,RIGHT,ALU1 -S 1000,1000,2800,1000,100,*,LEFT,ALU1 -S 1700,4000,5200,4000,100,*,RIGHT,ALU1 -S 3900,2600,3900,4400,100,*,UP,PTRANS -S 4400,2600,4400,4400,100,*,UP,PTRANS -S 4900,2600,4900,4400,100,*,UP,PTRANS -S 3100,700,3100,1600,100,*,UP,NTRANS -S 3700,700,3700,1400,100,*,UP,NTRANS -S 4300,700,4300,1400,100,*,UP,NTRANS -S 4900,700,4900,1400,100,*,UP,NTRANS -S 5200,900,5200,1200,300,*,UP,NDIF -S 4600,900,4600,1200,300,*,UP,NDIF -S 4000,400,4000,1200,300,*,DOWN,NDIF -S 3400,900,3400,1400,200,*,UP,NDIF -S 2800,900,2800,1400,200,*,UP,NDIF -S 3100,1600,3100,1900,100,*,UP,POLY -S 3700,1400,3700,1900,100,*,UP,POLY -S 4300,1400,4300,1900,100,*,UP,POLY -S 1400,3000,1400,4400,100,*,UP,PTRANS -S 2000,3000,2000,4400,100,*,UP,PTRANS -S 2600,3000,2600,4400,100,*,UP,PTRANS -S 3200,2900,3200,4400,100,*,UP,PTRANS -S 5200,2800,5200,4200,300,*,UP,PDIF -S 1700,3200,1700,4200,300,*,UP,PDIF -S 2300,3200,2300,4500,300,*,DOWN,PDIF -S 2900,3100,2900,4200,200,*,UP,PDIF -S 3500,3100,3500,4200,400,*,DOWN,PDIF -S 1400,1900,1400,3000,100,*,DOWN,POLY -S 2000,1900,2000,3000,100,*,DOWN,POLY -S 2600,1900,2600,3000,100,i2,UP,POLY -S 3200,1900,3200,2900,100,i6,UP,POLY -S 2500,700,2500,1800,100,*,UP,NTRANS -S 2000,700,2000,1800,100,*,UP,NTRANS -S 1500,700,1500,1800,100,*,UP,NTRANS -S 1800,400,3300,400,300,*,RIGHT,PTIE -S 0,3900,5500,3900,2400,*,RIGHT,NWELL -S 1500,1800,1500,2000,100,*,DOWN,POLY -S 2000,1800,2000,2000,100,*,UP,POLY -S 2500,1800,2500,2000,100,*,UP,POLY -S 4900,1400,4900,2000,100,*,UP,POLY -V 500,3500,CONT_DIF_P,* -V 1100,4000,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 500,3000,CONT_DIF_P,* -V 3500,3000,CONT_DIF_P,* -V 3500,3500,CONT_DIF_P,* -V 2300,4500,CONT_DIF_P,* -V 1600,4700,CONT_BODY_N,* -V 5200,4000,CONT_DIF_P,* -V 500,1500,CONT_DIF_N,* -V 4000,500,CONT_DIF_N,* -V 2800,1000,CONT_DIF_N,* -V 3400,1000,CONT_DIF_N,* -V 1200,500,CONT_DIF_N,* -V 5200,1000,CONT_DIF_N,* -V 4600,1000,CONT_DIF_N,* -V 5100,400,CONT_BODY_P,* -V 4700,400,CONT_BODY_P,* -V 1000,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 5000,2000,CONT_POLY,* -V 4500,2500,CONT_POLY,* -V 4000,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 2900,4000,CONT_DIF_P,* -V 1700,4000,CONT_DIF_P,* -V 2900,4700,CONT_BODY_N,* -V 3500,4700,CONT_BODY_N,* -V 4100,4700,CONT_BODY_N,* -V 4700,4700,CONT_BODY_N,* -V 2800,400,CONT_BODY_P,* -V 2300,400,CONT_BODY_P,* -V 1800,400,CONT_BODY_P,* -V 3350,400,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa3ao322_x2.sym b/alliance/share/cells/sxlib/oa3ao322_x2.sym deleted file mode 100644 index 5fbf4f56..00000000 Binary files a/alliance/share/cells/sxlib/oa3ao322_x2.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa3ao322_x2.vbe b/alliance/share/cells/sxlib/oa3ao322_x2.vbe deleted file mode 100644 index dc2a7188..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x2.vbe +++ /dev/null @@ -1,62 +0,0 @@ -ENTITY oa3ao322_x2 IS -GENERIC ( - CONSTANT area : NATURAL := 2750; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT cin_i3 : NATURAL := 9; - CONSTANT cin_i4 : NATURAL := 9; - CONSTANT cin_i5 : NATURAL := 9; - CONSTANT cin_i6 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 1620; - CONSTANT rdown_i1_q : NATURAL := 1620; - CONSTANT rdown_i2_q : NATURAL := 1620; - CONSTANT rdown_i3_q : NATURAL := 1620; - CONSTANT rdown_i4_q : NATURAL := 1620; - CONSTANT rdown_i5_q : NATURAL := 1620; - CONSTANT rdown_i6_q : NATURAL := 1620; - CONSTANT rup_i0_q : NATURAL := 1790; - CONSTANT rup_i1_q : NATURAL := 1790; - CONSTANT rup_i2_q : NATURAL := 1790; - CONSTANT rup_i3_q : NATURAL := 1790; - CONSTANT rup_i4_q : NATURAL := 1790; - CONSTANT rup_i5_q : NATURAL := 1790; - CONSTANT rup_i6_q : NATURAL := 1790; - CONSTANT tpll_i6_q : NATURAL := 540; - CONSTANT tphh_i3_q : NATURAL := 560; - CONSTANT tphh_i6_q : NATURAL := 563; - CONSTANT tphh_i0_q : NATURAL := 638; - CONSTANT tphh_i4_q : NATURAL := 649; - CONSTANT tpll_i2_q : NATURAL := 707; - CONSTANT tphh_i5_q : NATURAL := 734; - CONSTANT tpll_i5_q : NATURAL := 734; - CONSTANT tphh_i1_q : NATURAL := 735; - CONSTANT tpll_i4_q : NATURAL := 760; - CONSTANT tpll_i1_q : NATURAL := 764; - CONSTANT tpll_i3_q : NATURAL := 765; - CONSTANT tphh_i2_q : NATURAL := 806; - CONSTANT tpll_i0_q : NATURAL := 820; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa3ao322_x2; - -ARCHITECTURE behaviour_data_flow OF oa3ao322_x2 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa3ao322_x2" - SEVERITY WARNING; - q <= (((i0 and i1) and i2) or (i6 and ((i3 or i4) or i5))) after 1400 ps; -END; diff --git a/alliance/share/cells/sxlib/oa3ao322_x2.vhd b/alliance/share/cells/sxlib/oa3ao322_x2.vhd deleted file mode 100644 index 23b695b4..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x2.vhd +++ /dev/null @@ -1,25 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa3ao322_x2 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa3ao322_x2; - -ARCHITECTURE RTL OF oa3ao322_x2 IS -BEGIN - q <= (((i0 AND i1) AND i2) OR (i6 AND ((i3 OR i4) OR i5))); -END RTL; diff --git a/alliance/share/cells/sxlib/oa3ao322_x4.al b/alliance/share/cells/sxlib/oa3ao322_x4.al deleted file mode 100644 index eacaab98..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x4.al +++ /dev/null @@ -1,65 +0,0 @@ -V ALLIANCE : 6 -H oa3ao322_x4,L,30/10/99 -C i0,IN,EXTERNAL,6 -C i1,IN,EXTERNAL,7 -C i2,IN,EXTERNAL,9 -C i3,IN,EXTERNAL,16 -C i4,IN,EXTERNAL,14 -C i5,IN,EXTERNAL,15 -C i6,IN,EXTERNAL,17 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,1 -T P,0.35,3.2,11,9,5,0,0.75,0.75,7.9,7.9,9.3,11.1,tr_00018 -T P,0.35,3.5,8,17,11,0,0.75,0.75,8.5,8.5,11.1,10.95,tr_00017 -T P,0.35,5.9,5,8,2,0,0.75,0.75,13.3,13.3,3.9,11.25,tr_00016 -T P,0.35,4.4,13,16,8,0,0.75,0.75,10.3,10.3,13.2,10.5,tr_00015 -T P,0.35,3.2,5,7,11,0,0.75,0.75,7.9,7.9,7.5,11.1,tr_00014 -T P,0.35,4.4,11,15,12,0,0.75,0.75,10.3,10.3,16.2,10.5,tr_00013 -T P,0.35,4.4,12,14,13,0,0.75,0.75,10.3,10.3,14.7,10.5,tr_00012 -T P,0.35,3.2,11,6,5,0,0.75,0.75,7.9,7.9,5.7,11.1,tr_00011 -T P,0.35,5.9,2,8,5,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00010 -T N,0.35,2.3,3,7,4,0,0.75,0.75,6.1,6.1,7.5,3.75,tr_00009 -T N,0.35,1.7,10,17,8,0,0.75,0.75,4.9,4.9,10.8,3.45,tr_00008 -T N,0.35,1.1,1,16,10,0,0.75,0.75,3.7,3.7,12.6,3.15,tr_00007 -T N,0.35,2.3,4,6,1,0,0.75,0.75,6.1,6.1,6,3.75,tr_00006 -T N,0.35,2.3,8,9,3,0,0.75,0.75,6.1,6.1,9,3.75,tr_00005 -T N,0.35,2.9,2,8,1,0,0.75,0.75,7.3,7.3,3.9,3.75,tr_00004 -T N,0.35,1.1,10,14,1,0,0.75,0.75,3.7,3.7,14.4,3.15,tr_00003 -T N,0.35,1.1,1,15,10,0,0.75,0.75,3.7,3.7,16.2,3.15,tr_00002 -T N,0.35,2.9,1,8,2,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00001 -S 17,EXTERNAL,i6 -Q 0.00262649 -S 16,EXTERNAL,i3 -Q 0.00290835 -S 15,EXTERNAL,i5 -Q 0.00275797 -S 14,EXTERNAL,i4 -Q 0.00283894 -S 13,INTERNAL -Q 0 -S 12,INTERNAL -Q 0 -S 11,INTERNAL -Q 0.00261448 -S 10,INTERNAL -Q 0.00114171 -S 9,EXTERNAL,i2 -Q 0.00247612 -S 8,INTERNAL -Q 0.00668962 -S 7,EXTERNAL,i1 -Q 0.00275797 -S 6,EXTERNAL,i0 -Q 0.00290834 -S 5,EXTERNAL,vdd -Q 0.00849001 -S 4,INTERNAL -Q 0 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,q -Q 0.00258522 -S 1,EXTERNAL,vss -Q 0.00825499 -EOF diff --git a/alliance/share/cells/sxlib/oa3ao322_x4.ap b/alliance/share/cells/sxlib/oa3ao322_x4.ap deleted file mode 100644 index 9bb123a6..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x4.ap +++ /dev/null @@ -1,174 +0,0 @@ -V ALLIANCE : 6 -H oa3ao322_x4,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 3500,3500,ref_ref,i6_35 -R 2500,1500,ref_ref,i1_15 -R 2500,2000,ref_ref,i1_20 -R 2500,2500,ref_ref,i1_25 -R 2500,3000,ref_ref,i1_30 -R 2500,3500,ref_ref,i1_35 -R 1000,3500,ref_ref,q_35 -R 3000,2000,ref_ref,i2_20 -R 4500,2000,ref_ref,i3_20 -R 4500,2500,ref_ref,i3_25 -R 3000,2500,ref_ref,i2_25 -R 3000,3000,ref_ref,i2_30 -R 3000,3500,ref_ref,i2_35 -R 3500,2000,ref_ref,i6_20 -R 3500,2500,ref_ref,i6_25 -R 3500,3000,ref_ref,i6_30 -R 5000,1500,ref_ref,i4_15 -R 5000,2000,ref_ref,i4_20 -R 5000,2500,ref_ref,i4_25 -R 5000,3000,ref_ref,i4_30 -R 5000,3500,ref_ref,i4_35 -R 5500,1500,ref_ref,i5_15 -R 5500,2000,ref_ref,i5_20 -R 4500,1500,ref_ref,i3_15 -R 5500,2500,ref_ref,i5_25 -R 5500,3000,ref_ref,i5_30 -R 5500,3500,ref_ref,i5_35 -R 2000,1500,ref_ref,i0_15 -R 2000,2000,ref_ref,i0_20 -R 2000,2500,ref_ref,i0_25 -R 2000,3000,ref_ref,i0_30 -R 4500,3000,ref_ref,i3_30 -R 1000,3000,ref_ref,q_30 -R 1000,2500,ref_ref,q_25 -R 1000,2000,ref_ref,q_20 -R 1000,1500,ref_ref,q_15 -R 1000,1000,ref_ref,q_10 -R 1000,4000,ref_ref,q_40 -R 2000,3500,ref_ref,i0_35 -R 4500,3500,ref_ref,i3_35 -S 4000,2800,4000,4200,300,*,DOWN,PDIF -S 700,2000,1500,2000,300,*,LEFT,POLY -S 3500,2000,3700,2000,300,*,RIGHT,POLY -S 2500,1500,2500,3500,200,i1,DOWN,CALU1 -S 3000,2000,3000,3500,200,i2,DOWN,CALU1 -S 3500,2000,3500,3500,200,i6,DOWN,CALU1 -S 5000,1500,5000,3500,200,i4,DOWN,CALU1 -S 5500,1500,5500,3500,200,i5,DOWN,CALU1 -S 1000,1000,1000,4000,200,q,DOWN,CALU1 -S 2000,1500,2000,3500,200,i0,DOWN,CALU1 -S 4500,1500,4500,3500,200,i3,DOWN,CALU1 -S 2000,1500,2000,3500,100,*,DOWN,ALU1 -S 2500,1500,2500,3500,100,*,DOWN,ALU1 -S 5000,1500,5000,3500,100,*,UP,ALU1 -S 3500,2000,3500,3500,100,*,UP,ALU1 -S 5700,300,5700,1000,200,*,DOWN,ALU1 -S 5500,1500,5500,3500,100,*,DOWN,ALU1 -S 2200,4000,5700,4000,100,*,RIGHT,ALU1 -S 1500,1000,1500,2000,100,*,UP,ALU1 -S 3900,1000,5100,1000,100,*,RIGHT,ALU1 -S 4500,1500,4500,3500,100,*,UP,ALU1 -S 4000,1500,4000,3500,100,*,DOWN,ALU1 -S 1500,1000,3300,1000,100,*,LEFT,ALU1 -S 1000,1000,1000,4000,200,*,UP,ALU1 -S 1600,4000,1600,4700,200,*,UP,ALU1 -S 3300,1500,4000,1500,100,*,RIGHT,ALU1 -S 3300,1000,3300,1500,100,*,UP,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 400,400,400,1500,200,*,DOWN,ALU1 -S 400,3000,400,4500,200,*,UP,ALU1 -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 1300,1900,1300,2600,100,*,DOWN,POLY -S 5400,1900,5400,2600,100,i5,DOWN,POLY -S 4900,1900,4900,2600,100,i4,UP,POLY -S 1900,1900,1900,3000,100,*,DOWN,POLY -S 4800,1900,4900,1900,100,*,RIGHT,POLY -S 2500,1800,2500,2000,100,*,UP,POLY -S 5400,1400,5400,2000,100,*,UP,POLY -S 3700,1900,3700,2900,100,i6,UP,POLY -S 4400,1900,4400,2600,100,*,UP,POLY -S 4200,1900,4400,1900,100,*,RIGHT,POLY -S 3100,1900,3100,3000,100,i2,UP,POLY -S 3000,1800,3000,2000,100,*,UP,POLY -S 4200,1400,4200,1900,100,*,UP,POLY -S 3600,1900,3700,1900,100,*,LEFT,POLY -S 1900,1900,2000,1900,100,*,RIGHT,POLY -S 2500,1900,2500,3000,100,*,DOWN,POLY -S 2000,1800,2000,2000,100,*,DOWN,POLY -S 4800,1400,4800,1900,100,*,UP,POLY -S 3600,1600,3600,1900,100,*,UP,POLY -S 700,1900,700,2600,100,*,DOWN,POLY -S 2300,400,3800,400,300,*,RIGHT,PTIE -S 5200,400,5600,400,300,*,RIGHT,PTIE -S 2500,700,2500,1800,100,*,UP,NTRANS -S 5100,900,5100,1200,300,*,UP,NDIF -S 4500,400,4500,1200,300,*,DOWN,NDIF -S 3600,700,3600,1600,100,*,UP,NTRANS -S 1700,500,1700,1700,300,*,UP,NDIF -S 3900,900,3900,1400,200,*,UP,NDIF -S 4200,700,4200,1400,100,*,UP,NTRANS -S 2000,700,2000,1800,100,*,UP,NTRANS -S 3000,700,3000,1800,100,*,UP,NTRANS -S 1000,800,1000,1700,300,*,UP,NDIF -S 1300,600,1300,1900,100,*,DOWN,NTRANS -S 4800,700,4800,1400,100,*,UP,NTRANS -S 3300,900,3300,1400,200,*,UP,NDIF -S 5400,700,5400,1400,100,*,UP,NTRANS -S 5700,900,5700,1200,300,*,UP,NDIF -S 400,800,400,1700,300,*,DOWN,NDIF -S 700,600,700,1900,100,*,DOWN,NTRANS -S 5700,2800,5700,4200,300,*,UP,PDIF -S 3100,3000,3100,4400,100,*,UP,PTRANS -S 3700,2900,3700,4400,100,*,UP,PTRANS -S 1300,2600,1300,4900,100,*,UP,PTRANS -S 1000,2800,1000,4700,300,*,DOWN,PDIF -S 1600,2800,1600,4200,200,*,DOWN,PDIF -S 2200,3200,2200,4200,300,*,UP,PDIF -S 4400,2600,4400,4400,100,*,UP,PTRANS -S 2500,3000,2500,4400,100,*,UP,PTRANS -S 2800,3200,2800,4500,300,*,DOWN,PDIF -S 3400,3100,3400,4200,200,*,UP,PDIF -S 5400,2600,5400,4400,100,*,UP,PTRANS -S 4900,2600,4900,4400,100,*,UP,PTRANS -S 1900,3000,1900,4400,100,*,UP,PTRANS -S 400,2800,400,4700,300,*,UP,PDIF -S 700,2600,700,4900,100,*,UP,PTRANS -S 0,3900,6000,3900,2400,*,RIGHT,NWELL -V 1500,2000,CONT_POLY,* -V 3500,2000,CONT_POLY,* -V 5000,2500,CONT_POLY,* -V 5500,2000,CONT_POLY,* -V 4500,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 2500,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 2300,400,CONT_BODY_P,* -V 3850,400,CONT_BODY_P,* -V 2800,400,CONT_BODY_P,* -V 3300,400,CONT_BODY_P,* -V 5600,400,CONT_BODY_P,* -V 5200,400,CONT_BODY_P,* -V 5700,1000,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 1700,500,CONT_DIF_N,* -V 1000,1500,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 400,1500,CONT_DIF_N,* -V 400,1000,CONT_DIF_N,* -V 3400,4000,CONT_DIF_P,* -V 4600,4700,CONT_BODY_N,* -V 1000,3500,CONT_DIF_P,* -V 1000,4000,CONT_DIF_P,* -V 4000,4700,CONT_BODY_N,* -V 3400,4700,CONT_BODY_N,* -V 1600,4000,CONT_DIF_P,* -V 5200,4700,CONT_BODY_N,* -V 4000,3000,CONT_DIF_P,* -V 4000,3500,CONT_DIF_P,* -V 2800,4500,CONT_DIF_P,* -V 2100,4700,CONT_BODY_N,* -V 5700,4000,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -V 2200,4000,CONT_DIF_P,* -V 400,4500,CONT_DIF_P,* -V 400,4000,CONT_DIF_P,* -V 400,3500,CONT_DIF_P,* -V 400,3000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/oa3ao322_x4.sym b/alliance/share/cells/sxlib/oa3ao322_x4.sym deleted file mode 100644 index a6afb472..00000000 Binary files a/alliance/share/cells/sxlib/oa3ao322_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/oa3ao322_x4.vbe b/alliance/share/cells/sxlib/oa3ao322_x4.vbe deleted file mode 100644 index 6f1ad976..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x4.vbe +++ /dev/null @@ -1,62 +0,0 @@ -ENTITY oa3ao322_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_i0 : NATURAL := 10; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT cin_i2 : NATURAL := 9; - CONSTANT cin_i3 : NATURAL := 9; - CONSTANT cin_i4 : NATURAL := 9; - CONSTANT cin_i5 : NATURAL := 9; - CONSTANT cin_i6 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i2_q : NATURAL := 810; - CONSTANT rdown_i3_q : NATURAL := 810; - CONSTANT rdown_i4_q : NATURAL := 810; - CONSTANT rdown_i5_q : NATURAL := 810; - CONSTANT rdown_i6_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT rup_i4_q : NATURAL := 890; - CONSTANT rup_i5_q : NATURAL := 890; - CONSTANT rup_i6_q : NATURAL := 890; - CONSTANT tpll_i6_q : NATURAL := 651; - CONSTANT tphh_i3_q : NATURAL := 673; - CONSTANT tphh_i6_q : NATURAL := 684; - CONSTANT tphh_i0_q : NATURAL := 717; - CONSTANT tphh_i4_q : NATURAL := 758; - CONSTANT tphh_i1_q : NATURAL := 818; - CONSTANT tpll_i2_q : NATURAL := 834; - CONSTANT tphh_i5_q : NATURAL := 839; - CONSTANT tpll_i5_q : NATURAL := 865; - CONSTANT tpll_i1_q : NATURAL := 890; - CONSTANT tphh_i2_q : NATURAL := 894; - CONSTANT tpll_i4_q : NATURAL := 896; - CONSTANT tpll_i3_q : NATURAL := 898; - CONSTANT tpll_i0_q : NATURAL := 946; - CONSTANT transistors : NATURAL := 18 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - i3 : in BIT; - i4 : in BIT; - i5 : in BIT; - i6 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END oa3ao322_x4; - -ARCHITECTURE behaviour_data_flow OF oa3ao322_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on oa3ao322_x4" - SEVERITY WARNING; - q <= (((i0 and i1) and i2) or (i6 and ((i3 or i4) or i5))) after 1500 ps; -END; diff --git a/alliance/share/cells/sxlib/oa3ao322_x4.vhd b/alliance/share/cells/sxlib/oa3ao322_x4.vhd deleted file mode 100644 index 24b29df7..00000000 --- a/alliance/share/cells/sxlib/oa3ao322_x4.vhd +++ /dev/null @@ -1,25 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY oa3ao322_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - i3 : IN STD_LOGIC; - i4 : IN STD_LOGIC; - i5 : IN STD_LOGIC; - i6 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END oa3ao322_x4; - -ARCHITECTURE RTL OF oa3ao322_x4 IS -BEGIN - q <= (((i0 AND i1) AND i2) OR (i6 AND ((i3 OR i4) OR i5))); -END RTL; diff --git a/alliance/share/cells/sxlib/on12_x1.al b/alliance/share/cells/sxlib/on12_x1.al deleted file mode 100644 index 209fc17f..00000000 --- a/alliance/share/cells/sxlib/on12_x1.al +++ /dev/null @@ -1,28 +0,0 @@ -V ALLIANCE : 6 -H on12_x1,L,30/10/99 -C i0,IN,EXTERNAL,5 -C i1,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,7,5,1,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00006 -T P,0.35,2.9,1,2,7,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00005 -T P,0.35,2.9,7,6,2,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00004 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,1.8,4.5,tr_00003 -T N,0.35,2.9,4,5,1,0,0.75,0.75,7.3,7.3,4.8,3.75,tr_00002 -T N,0.35,2.9,3,2,4,0,0.75,0.75,7.3,7.3,3.6,3.75,tr_00001 -S 7,EXTERNAL,vdd -Q 0.0033382 -S 6,EXTERNAL,i1 -Q 0.00373582 -S 5,EXTERNAL,i0 -Q 0.00368237 -S 4,INTERNAL -Q 0 -S 3,EXTERNAL,vss -Q 0.00316194 -S 2,INTERNAL -Q 0.00412385 -S 1,EXTERNAL,q -Q 0.00279086 -EOF diff --git a/alliance/share/cells/sxlib/on12_x1.ap b/alliance/share/cells/sxlib/on12_x1.ap deleted file mode 100644 index a25d84a3..00000000 --- a/alliance/share/cells/sxlib/on12_x1.ap +++ /dev/null @@ -1,74 +0,0 @@ -V ALLIANCE : 6 -H on12_x1,P,30/ 8/2000,100 -A 0,0,2500,5000 -R 1500,1000,ref_ref,q_10 -R 1000,1000,ref_ref,i1_10 -R 1000,2500,ref_ref,i1_25 -R 1000,3000,ref_ref,i1_30 -R 1000,3500,ref_ref,i1_35 -R 1000,4000,ref_ref,i1_40 -R 2000,3500,ref_ref,i0_35 -R 2000,3000,ref_ref,i0_30 -R 2000,2500,ref_ref,i0_25 -R 2000,2000,ref_ref,i0_20 -R 2000,1500,ref_ref,i0_15 -R 1000,1500,ref_ref,i1_15 -R 1000,2000,ref_ref,i1_20 -R 1500,1500,ref_ref,q_15 -R 1500,2000,ref_ref,q_20 -R 1500,2500,ref_ref,q_25 -R 1500,3000,ref_ref,q_30 -R 1500,3500,ref_ref,q_35 -R 1500,4000,ref_ref,q_40 -R 2000,4000,ref_ref,i0_40 -S 300,3300,300,4200,300,*,UP,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 900,3300,900,4600,300,*,DOWN,PDIF -S 2100,3300,2100,4600,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 1500,3300,1500,4200,300,*,DOWN,PDIF -S 1800,3100,1800,4400,100,*,UP,PTRANS -S 900,400,900,1700,300,*,UP,NDIF -S 1200,600,1200,1900,100,*,DOWN,NTRANS -S 1600,600,1600,1900,100,*,DOWN,NTRANS -S 1900,800,1900,1700,300,*,UP,NDIF -S 300,1300,300,1700,300,*,DOWN,NDIF -S 600,1100,600,1900,100,*,DOWN,NTRANS -S 300,2500,1200,2500,100,*,RIGHT,POLY -S 600,2000,800,2000,300,*,LEFT,POLY -S 600,3000,800,3000,300,*,LEFT,POLY -S 1200,1900,1200,3100,100,*,UP,POLY -S 1600,1900,2100,1900,100,*,RIGHT,POLY -S 1800,2000,2100,2000,300,*,RIGHT,POLY -S 1800,1900,1800,3100,100,*,DOWN,POLY -S 0,300,2500,300,600,vss,RIGHT,CALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 1500,1000,1900,1000,200,*,RIGHT,ALU1 -S 1500,950,1500,4000,200,*,UP,ALU1 -S 300,1500,300,4000,100,*,UP,ALU1 -S 800,3000,1000,3000,200,*,RIGHT,ALU1 -S 0,4700,2500,4700,600,vdd,RIGHT,CALU1 -S 800,2000,1000,2000,200,*,RIGHT,ALU1 -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 1500,1000,1500,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,i1,DOWN,CALU1 -S 2000,1500,2000,4000,200,i0,DOWN,CALU1 -V 300,4700,CONT_BODY_N,* -V 300,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 1500,4700,CONT_BODY_N,* -V 2100,4500,CONT_DIF_P,* -V 900,500,CONT_DIF_N,* -V 1900,1000,CONT_DIF_N,* -V 300,1500,CONT_DIF_N,* -V 300,300,CONT_BODY_P,* -V 1750,300,CONT_BODY_P,* -V 300,2500,CONT_POLY,* -V 800,2000,CONT_POLY,* -V 800,3000,CONT_POLY,* -V 2000,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/on12_x1.sym b/alliance/share/cells/sxlib/on12_x1.sym deleted file mode 100644 index 6b8b5019..00000000 Binary files a/alliance/share/cells/sxlib/on12_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/on12_x1.vbe b/alliance/share/cells/sxlib/on12_x1.vbe deleted file mode 100644 index 32688f42..00000000 --- a/alliance/share/cells/sxlib/on12_x1.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY on12_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 1250; - CONSTANT cin_i0 : NATURAL := 11; - CONSTANT cin_i1 : NATURAL := 9; - CONSTANT rdown_i0_q : NATURAL := 2850; - CONSTANT rdown_i1_q : NATURAL := 2850; - CONSTANT rup_i0_q : NATURAL := 3720; - CONSTANT rup_i1_q : NATURAL := 3720; - CONSTANT tphl_i0_q : NATURAL := 111; - CONSTANT tplh_i0_q : NATURAL := 234; - CONSTANT tpll_i1_q : NATURAL := 291; - CONSTANT tphh_i1_q : NATURAL := 314; - CONSTANT transistors : NATURAL := 6 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END on12_x1; - -ARCHITECTURE behaviour_data_flow OF on12_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on on12_x1" - SEVERITY WARNING; - q <= (not (i0) or i1) after 900 ps; -END; diff --git a/alliance/share/cells/sxlib/on12_x1.vhd b/alliance/share/cells/sxlib/on12_x1.vhd deleted file mode 100644 index 8e0928f3..00000000 --- a/alliance/share/cells/sxlib/on12_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY on12_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END on12_x1; - -ARCHITECTURE RTL OF on12_x1 IS -BEGIN - q <= (NOT(i0) OR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/on12_x4.al b/alliance/share/cells/sxlib/on12_x4.al deleted file mode 100644 index 3f58d0ad..00000000 --- a/alliance/share/cells/sxlib/on12_x4.al +++ /dev/null @@ -1,34 +0,0 @@ -V ALLIANCE : 6 -H on12_x4,L,30/10/99 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,8 -C vdd,IN,EXTERNAL,4 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,4,7,1,0,0.75,0.75,7.3,7.3,1.8,12.75,tr_00010 -T P,0.35,4.4,5,1,2,0,0.75,0.75,10.3,10.3,5.4,10.5,tr_00009 -T P,0.35,5.9,4,2,8,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00008 -T P,0.35,5.9,8,2,4,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00007 -T P,0.35,4.4,4,6,5,0,0.75,0.75,10.3,10.3,6.6,10.5,tr_00006 -T N,0.35,1.4,3,7,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 -T N,0.35,2.9,8,2,3,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00004 -T N,0.35,2.9,3,2,8,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00003 -T N,0.35,1.4,3,1,2,0,0.75,0.75,4.3,4.3,4.8,3,tr_00002 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,6.6,3,tr_00001 -S 8,EXTERNAL,q -Q 0.00264397 -S 7,EXTERNAL,i0 -Q 0.00406025 -S 6,EXTERNAL,i1 -Q 0.00344095 -S 5,INTERNAL -Q 0 -S 4,EXTERNAL,vdd -Q 0.00589026 -S 3,EXTERNAL,vss -Q 0.00547897 -S 2,INTERNAL -Q 0.00629378 -S 1,INTERNAL -Q 0.00472684 -EOF diff --git a/alliance/share/cells/sxlib/on12_x4.ap b/alliance/share/cells/sxlib/on12_x4.ap deleted file mode 100644 index 916e1f56..00000000 --- a/alliance/share/cells/sxlib/on12_x4.ap +++ /dev/null @@ -1,107 +0,0 @@ -V ALLIANCE : 6 -H on12_x4,P,30/ 8/2000,100 -A 0,0,4000,5000 -R 2500,2000,ref_ref,i1_20 -R 3000,1500,ref_ref,q_15 -R 3000,2000,ref_ref,q_20 -R 3000,2500,ref_ref,q_25 -R 3000,3000,ref_ref,q_30 -R 3000,3500,ref_ref,q_35 -R 3000,4000,ref_ref,q_40 -R 2500,2500,ref_ref,i1_25 -R 2500,3000,ref_ref,i1_30 -R 2500,3500,ref_ref,i1_35 -R 2500,4000,ref_ref,i1_40 -R 2500,1500,ref_ref,i1_15 -R 2500,1000,ref_ref,i1_10 -R 3000,1000,ref_ref,q_10 -R 1000,2500,ref_ref,i0_25 -R 1000,2000,ref_ref,i0_20 -R 1000,1500,ref_ref,i0_15 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,4000,ref_ref,i0_40 -R 1000,1000,ref_ref,i0_10 -S 1500,2900,1500,4000,100,*,DOWN,ALU1 -S 1900,1000,1900,2900,100,*,DOWN,ALU1 -S 1500,2900,1900,2900,100,*,RIGHT,ALU1 -S 3700,3000,3700,4500,200,*,UP,ALU1 -S 0,4700,4000,4700,600,vdd,RIGHT,CALU1 -S 2500,1000,2500,4000,100,*,UP,ALU1 -S 3700,500,3700,1000,200,*,DOWN,ALU1 -S 3000,950,3000,4050,200,*,UP,ALU1 -S 0,300,4000,300,600,vss,RIGHT,CALU1 -S 2200,2500,2500,2500,300,*,RIGHT,POLY -S 1600,1400,1600,2600,100,*,DOWN,POLY -S 1600,2600,1800,2600,100,*,RIGHT,POLY -S 2800,1400,2800,2600,100,*,DOWN,POLY -S 3400,1400,3400,2600,100,*,DOWN,POLY -S 2000,2000,3400,2000,100,*,RIGHT,POLY -S 2200,1500,2500,1500,300,*,RIGHT,POLY -S 2200,600,2200,1400,100,*,DOWN,NTRANS -S 1900,800,1900,1200,300,*,UP,NDIF -S 1600,600,1600,1400,100,*,DOWN,NTRANS -S 3400,100,3400,1400,100,*,UP,NTRANS -S 3700,300,3700,1200,300,*,UP,NDIF -S 3100,300,3100,1200,300,*,UP,NDIF -S 2800,100,2800,1400,100,*,UP,NTRANS -S 2500,300,2500,1200,300,*,UP,NDIF -S 2200,2600,2200,4400,100,*,UP,PTRANS -S 2800,2600,2800,4900,100,*,UP,PTRANS -S 3100,2800,3100,4700,300,*,UP,PDIF -S 2500,2800,2500,4700,300,*,UP,PDIF -S 3400,2600,3400,4900,100,*,UP,PTRANS -S 3700,2800,3700,4700,300,*,UP,PDIF -S 1800,2600,1800,4400,100,*,UP,PTRANS -S 0,3900,4000,3900,2400,*,RIGHT,NWELL -S 1500,2800,1500,4200,300,*,DOWN,PDIF -S 600,600,600,1400,100,*,UP,NTRANS -S 1100,400,1100,1200,700,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 600,1400,600,1600,100,*,UP,POLY -S 600,1500,800,1500,100,*,RIGHT,POLY -S 800,1500,1000,1500,200,*,RIGHT,ALU1 -S 300,2000,1600,2000,100,*,RIGHT,POLY -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 800,3500,1000,3500,200,*,RIGHT,ALU1 -S 600,3500,800,3500,100,*,RIGHT,POLY -S 600,3400,600,3600,100,*,DOWN,POLY -S 900,3800,900,4700,300,*,UP,PDIF -S 600,3600,600,4900,100,*,UP,PTRANS -S 300,3800,300,4700,300,*,UP,PDIF -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 2500,1000,2500,4000,200,i1,DOWN,CALU1 -S 3000,1000,3000,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -V 300,300,CONT_BODY_P,* -V 2400,1500,CONT_POLY,* -V 2400,2500,CONT_POLY,* -V 2000,2000,CONT_POLY,* -V 1900,300,CONT_BODY_P,* -V 2500,500,CONT_DIF_N,* -V 3700,1000,CONT_DIF_N,* -V 3700,500,CONT_DIF_N,* -V 3100,1000,CONT_DIF_N,* -V 2500,500,CONT_DIF_N,* -V 1900,1000,CONT_DIF_N,* -V 1300,500,CONT_DIF_N,* -V 3100,3500,CONT_DIF_P,* -V 3100,4000,CONT_DIF_P,* -V 3700,4500,CONT_DIF_P,* -V 3700,4000,CONT_DIF_P,* -V 3700,3500,CONT_DIF_P,* -V 3700,3000,CONT_DIF_P,* -V 2500,4500,CONT_DIF_P,* -V 3100,3000,CONT_DIF_P,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 1500,4000,CONT_DIF_P,* -V 800,1500,CONT_POLY,* -V 300,2000,CONT_POLY,* -V 1500,3000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 800,3500,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 1700,4700,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/on12_x4.sym b/alliance/share/cells/sxlib/on12_x4.sym deleted file mode 100644 index 6142c6ce..00000000 Binary files a/alliance/share/cells/sxlib/on12_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/on12_x4.vbe b/alliance/share/cells/sxlib/on12_x4.vbe deleted file mode 100644 index c5f990c6..00000000 --- a/alliance/share/cells/sxlib/on12_x4.vbe +++ /dev/null @@ -1,32 +0,0 @@ -ENTITY on12_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2000; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 10; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 394; - CONSTANT tphl_i0_q : NATURAL := 474; - CONSTANT tphh_i1_q : NATURAL := 491; - CONSTANT tplh_i0_q : NATURAL := 499; - CONSTANT transistors : NATURAL := 10 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END on12_x4; - -ARCHITECTURE behaviour_data_flow OF on12_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on on12_x4" - SEVERITY WARNING; - q <= (not (i0) or i1) after 1100 ps; -END; diff --git a/alliance/share/cells/sxlib/on12_x4.vhd b/alliance/share/cells/sxlib/on12_x4.vhd deleted file mode 100644 index 2e6b4193..00000000 --- a/alliance/share/cells/sxlib/on12_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY on12_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END on12_x4; - -ARCHITECTURE RTL OF on12_x4 IS -BEGIN - q <= (NOT(i0) OR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/one_x0.al b/alliance/share/cells/sxlib/one_x0.al deleted file mode 100644 index b41db892..00000000 --- a/alliance/share/cells/sxlib/one_x0.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 6 -H one_x0,L,30/10/99 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,1 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,2.1,9.75,tr_00001 -S 3,EXTERNAL,vss -Q 0.00473877 -S 2,EXTERNAL,q -Q 0.00223269 -S 1,EXTERNAL,vdd -Q 0.0037716 -EOF diff --git a/alliance/share/cells/sxlib/one_x0.ap b/alliance/share/cells/sxlib/one_x0.ap deleted file mode 100644 index c5943501..00000000 --- a/alliance/share/cells/sxlib/one_x0.ap +++ /dev/null @@ -1,37 +0,0 @@ -V ALLIANCE : 6 -H one_x0,P, 6/ 9/2000,100 -A 0,0,1500,5000 -R 1000,1000,ref_ref,q_10 -R 1000,1500,ref_ref,q_15 -R 1000,2000,ref_ref,q_20 -R 1000,2500,ref_ref,q_25 -R 1000,3000,ref_ref,q_30 -R 1000,3500,ref_ref,q_35 -R 1000,4000,ref_ref,q_40 -S 500,2500,700,2500,300,*,RIGHT,POLY -S 500,500,1000,500,300,*,RIGHT,PTIE -S 500,500,500,1500,300,*,DOWN,PTIE -S 400,4500,1000,4500,300,*,RIGHT,NTIE -S 500,300,500,2500,200,*,DOWN,ALU1 -S 700,2400,700,2600,100,*,DOWN,POLY -S 400,3000,400,4700,200,*,UP,ALU1 -S 350,2800,350,3700,400,*,DOWN,PDIF -S 0,3900,1500,3900,2400,*,RIGHT,NWELL -S 0,4700,1500,4700,600,vdd,RIGHT,CALU1 -S 0,300,1500,300,600,vss,RIGHT,CALU1 -S 700,2600,700,3900,100,*,UP,PTRANS -S 1000,2800,1000,3700,300,*,DOWN,PDIF -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 1000,1000,1000,4000,200,q,DOWN,CALU1 -V 400,4500,CONT_BODY_N,* -V 1000,4500,CONT_BODY_N,* -V 1000,500,CONT_BODY_P,* -V 500,1500,CONT_BODY_P,* -V 500,1000,CONT_BODY_P,* -V 500,500,CONT_BODY_P,* -V 500,2500,CONT_POLY,* -V 400,3000,CONT_DIF_P,* -V 400,3500,CONT_DIF_P,* -V 1000,3500,CONT_DIF_P,* -V 1000,3000,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/one_x0.sym b/alliance/share/cells/sxlib/one_x0.sym deleted file mode 100644 index 9f9e2854..00000000 Binary files a/alliance/share/cells/sxlib/one_x0.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/one_x0.vbe b/alliance/share/cells/sxlib/one_x0.vbe deleted file mode 100644 index e7439c59..00000000 --- a/alliance/share/cells/sxlib/one_x0.vbe +++ /dev/null @@ -1,20 +0,0 @@ -ENTITY one_x0 IS -GENERIC ( - CONSTANT area : NATURAL := 750; - CONSTANT transistors : NATURAL := 1 -); -PORT ( - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END one_x0; - -ARCHITECTURE behaviour_data_flow OF one_x0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on one_x0" - SEVERITY WARNING; - q <= '1'; -END; diff --git a/alliance/share/cells/sxlib/one_x0.vhd b/alliance/share/cells/sxlib/one_x0.vhd deleted file mode 100644 index 492070cb..00000000 --- a/alliance/share/cells/sxlib/one_x0.vhd +++ /dev/null @@ -1,18 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY one_x0 IS -PORT( - q : OUT STD_LOGIC -); -END one_x0; - -ARCHITECTURE RTL OF one_x0 IS -BEGIN - q <= '1'; -END RTL; diff --git a/alliance/share/cells/sxlib/powmid_x0.ap b/alliance/share/cells/sxlib/powmid_x0.ap deleted file mode 100644 index 5f076308..00000000 --- a/alliance/share/cells/sxlib/powmid_x0.ap +++ /dev/null @@ -1,12 +0,0 @@ -V ALLIANCE : 6 -H powmid_x0,P,18/ 9/2000,100 -A 0,0,3500,5000 -S 0,300,3500,300,600,vss,RIGHT,CALU1 -S 0,4700,3500,4700,600,vdd,RIGHT,CALU1 -S 1000,0,1000,5000,1200,vdd,DOWN,CALU3 -S 2500,0,2500,5000,1200,vss,DOWN,CALU3 -B 2500,0,1200,200,CONT_VIA,* -B 2500,0,1200,200,CONT_VIA2,* -B 1000,5000,1200,200,CONT_VIA,* -B 1000,5000,1200,200,CONT_VIA2,* -EOF diff --git a/alliance/share/cells/sxlib/powmid_x0.vbe b/alliance/share/cells/sxlib/powmid_x0.vbe deleted file mode 100644 index 03293e5d..00000000 --- a/alliance/share/cells/sxlib/powmid_x0.vbe +++ /dev/null @@ -1,14 +0,0 @@ -ENTITY powmid_x0 IS -PORT ( - vdd : in BIT; - vss : in BIT -); -END powmid_x0; - -ARCHITECTURE behaviour_data_flow OF powmid_x0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on powmid_x0" - SEVERITY WARNING; -END; diff --git a/alliance/share/cells/sxlib/powmid_x0.vhd b/alliance/share/cells/sxlib/powmid_x0.vhd deleted file mode 100644 index e6b0b9d0..00000000 --- a/alliance/share/cells/sxlib/powmid_x0.vhd +++ /dev/null @@ -1,16 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY powmid_x0 IS -PORT( -); -END powmid_x0; - -ARCHITECTURE RTL OF powmid_x0 IS -BEGIN -END RTL; diff --git a/alliance/share/cells/sxlib/rowend_x0.al b/alliance/share/cells/sxlib/rowend_x0.al deleted file mode 100644 index a54f5a21..00000000 --- a/alliance/share/cells/sxlib/rowend_x0.al +++ /dev/null @@ -1,9 +0,0 @@ -V ALLIANCE : 6 -H rowend_x0,L,30/10/99 -C vdd,IN,EXTERNAL,2 -C vss,IN,EXTERNAL,1 -S 2,EXTERNAL,vdd -Q 0.00126725 -S 1,EXTERNAL,vss -Q 0.00126725 -EOF diff --git a/alliance/share/cells/sxlib/rowend_x0.ap b/alliance/share/cells/sxlib/rowend_x0.ap deleted file mode 100644 index 5674d949..00000000 --- a/alliance/share/cells/sxlib/rowend_x0.ap +++ /dev/null @@ -1,7 +0,0 @@ -V ALLIANCE : 6 -H rowend_x0,P,30/ 8/2000,100 -A 0,0,500,5000 -S 0,4700,500,4700,600,vdd,RIGHT,CALU1 -S 0,300,500,300,600,vss,RIGHT,CALU1 -S 0,3900,500,3900,2400,*,RIGHT,NWELL -EOF diff --git a/alliance/share/cells/sxlib/rowend_x0.vbe b/alliance/share/cells/sxlib/rowend_x0.vbe deleted file mode 100644 index a6aa24ba..00000000 --- a/alliance/share/cells/sxlib/rowend_x0.vbe +++ /dev/null @@ -1,14 +0,0 @@ -ENTITY rowend_x0 IS -PORT ( - vdd : in BIT; - vss : in BIT -); -END rowend_x0; - -ARCHITECTURE behaviour_data_flow OF rowend_x0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on rowend_x0" - SEVERITY WARNING; -END; diff --git a/alliance/share/cells/sxlib/rowend_x0.vhd b/alliance/share/cells/sxlib/rowend_x0.vhd deleted file mode 100644 index b21c2701..00000000 --- a/alliance/share/cells/sxlib/rowend_x0.vhd +++ /dev/null @@ -1,16 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY rowend_x0 IS -PORT( -); -END rowend_x0; - -ARCHITECTURE RTL OF rowend_x0 IS -BEGIN -END RTL; diff --git a/alliance/share/cells/sxlib/sff1_x4.al b/alliance/share/cells/sxlib/sff1_x4.al deleted file mode 100644 index ea46bf2a..00000000 --- a/alliance/share/cells/sxlib/sff1_x4.al +++ /dev/null @@ -1,68 +0,0 @@ -V ALLIANCE : 6 -H sff1_x4,L,30/10/99 -C ck,IN,EXTERNAL,5 -C i,IN,EXTERNAL,6 -C q,OUT,EXTERNAL,13 -C vdd,IN,EXTERNAL,14 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,17,13,14,0,0.75,0.75,7.3,7.3,21.6,12.75,tr_00026 -T P,0.35,2.9,12,3,17,0,0.75,0.75,7.3,7.3,19.8,12.75,tr_00025 -T P,0.35,2.9,9,2,12,0,0.75,0.75,7.3,7.3,18,12.75,tr_00024 -T P,0.35,2.9,7,2,15,0,0.75,0.75,7.3,7.3,12.6,11.25,tr_00023 -T P,0.35,2.9,15,9,14,0,0.75,0.75,7.3,7.3,14.4,12.75,tr_00022 -T P,0.35,2.9,16,3,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00021 -T P,0.35,2.9,2,5,14,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00020 -T P,0.35,2.9,14,2,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00019 -T P,0.35,2.9,4,6,14,0,0.75,0.75,7.3,7.3,7.2,12.75,tr_00018 -T P,0.35,2.9,14,4,16,0,0.75,0.75,7.3,7.3,9,12.75,tr_00017 -T P,0.35,5.9,14,12,13,0,0.75,0.75,13.3,13.3,23.4,11.25,tr_00016 -T P,0.35,5.9,13,12,14,0,0.75,0.75,13.3,13.3,25.2,11.25,tr_00015 -T P,0.35,2.9,9,7,14,0,0.75,0.75,7.3,7.3,16.2,12.75,tr_00014 -T N,0.35,1.4,11,2,12,0,0.75,0.75,4.3,4.3,19.8,3,tr_00013 -T N,0.35,1.4,1,13,11,0,0.75,0.75,4.3,4.3,21.6,3,tr_00012 -T N,0.35,1.4,12,3,9,0,0.75,0.75,4.3,4.3,18,3,tr_00011 -T N,0.35,1.4,1,9,8,0,0.75,0.75,4.3,4.3,14.4,1.5,tr_00010 -T N,0.35,1.4,8,3,7,0,0.75,0.75,4.3,4.3,12.6,3,tr_00009 -T N,0.35,1.4,7,2,10,0,0.75,0.75,4.3,4.3,10.8,3,tr_00008 -T N,0.35,1.4,3,2,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 -T N,0.35,1.4,1,5,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 -T N,0.35,1.4,10,4,1,0,0.75,0.75,4.3,4.3,9,3,tr_00005 -T N,0.35,1.4,1,6,4,0,0.75,0.75,4.3,4.3,7.2,3,tr_00004 -T N,0.35,2.9,13,12,1,0,0.75,0.75,7.3,7.3,23.4,2.25,tr_00003 -T N,0.35,2.9,1,12,13,0,0.75,0.75,7.3,7.3,25.2,2.25,tr_00002 -T N,0.35,1.4,9,7,1,0,0.75,0.75,4.3,4.3,16.2,1.5,tr_00001 -S 17,INTERNAL -Q 0 -S 16,INTERNAL -Q 0 -S 15,INTERNAL -Q 0 -S 14,EXTERNAL,vdd -Q 0.0115377 -S 13,EXTERNAL,q -Q 0.00615082 -S 12,INTERNAL,sff_s -Q 0.00679978 -S 11,INTERNAL -Q 0 -S 10,INTERNAL -Q 0 -S 9,INTERNAL,y -Q 0.00480814 -S 8,INTERNAL -Q 0 -S 7,INTERNAL,sff_m -Q 0.00642301 -S 6,EXTERNAL,i -Q 0.00344388 -S 5,EXTERNAL,ck -Q 0.00344095 -S 4,INTERNAL,u -Q 0.00567853 -S 3,INTERNAL,ckr -Q 0.0113963 -S 2,INTERNAL,nckr -Q 0.0123833 -S 1,EXTERNAL,vss -Q 0.0103626 -EOF diff --git a/alliance/share/cells/sxlib/sff1_x4.ap b/alliance/share/cells/sxlib/sff1_x4.ap deleted file mode 100644 index e8251622..00000000 --- a/alliance/share/cells/sxlib/sff1_x4.ap +++ /dev/null @@ -1,221 +0,0 @@ -V ALLIANCE : 6 -H sff1_x4,P,30/ 8/2000,100 -A 0,0,9000,5000 -R 8000,2000,ref_ref,q_20 -R 1000,4000,ref_ref,ck_40 -R 1000,3500,ref_ref,ck_35 -R 1000,3000,ref_ref,ck_30 -R 1000,2500,ref_ref,ck_25 -R 1000,2000,ref_ref,ck_20 -R 1000,1500,ref_ref,ck_15 -R 1000,1000,ref_ref,ck_10 -R 2500,3500,ref_ref,i_35 -R 2500,3000,ref_ref,i_30 -R 2500,2500,ref_ref,i_25 -R 2500,2000,ref_ref,i_20 -R 2500,1500,ref_ref,i_15 -R 3000,1000,ref_ref,i_10 -R 8000,4000,ref_ref,q_40 -R 8000,3500,ref_ref,q_35 -R 8000,3000,ref_ref,q_30 -R 8000,2500,ref_ref,q_25 -R 8000,1500,ref_ref,q_15 -R 8000,1000,ref_ref,q_10 -R 3000,4000,ref_ref,i_40 -S 7300,2000,8400,2000,300,sff_s,RIGHT,POLY -S 6900,2000,7400,2000,100,*,RIGHT,ALU1 -S 7200,2400,7200,3600,100,*,UP,POLY -S 2050,1000,2050,4000,100,*,DOWN,ALU1 -S 2550,4000,3000,4000,100,*,RIGHT,ALU1 -S 2550,1000,3000,1000,100,*,RIGHT,ALU1 -S 2550,1000,2550,4000,100,*,DOWN,ALU1 -S 6300,300,6900,300,300,*,RIGHT,PTIE -S 3300,300,3900,300,300,*,RIGHT,PTIE -S 1500,300,2100,300,300,*,RIGHT,PTIE -S 300,3500,300,4000,100,*,DOWN,ALU1 -S 1500,1000,1500,3500,100,*,DOWN,ALU1 -S 5000,3500,5700,3500,100,*,LEFT,ALU1 -S 5700,1000,5700,4000,100,y,DOWN,ALU1 -S 7400,1500,8100,1500,100,*,RIGHT,ALU1 -S 7400,2500,8100,2500,100,*,RIGHT,ALU1 -S 7500,500,7500,1000,200,*,DOWN,ALU1 -S 8700,500,8700,1000,200,*,DOWN,ALU1 -S 7500,3000,7500,4500,200,*,DOWN,ALU1 -S 8700,3000,8700,4500,200,*,DOWN,ALU1 -S 4500,1500,5200,1500,100,*,LEFT,ALU1 -S 3900,1000,4500,1000,100,*,RIGHT,ALU1 -S 5000,1000,5700,1000,100,*,RIGHT,ALU1 -S 6300,2000,6300,3500,100,*,DOWN,ALU1 -S 4500,3000,5200,3000,100,*,RIGHT,ALU1 -S 0,4700,9000,4700,600,vdd,RIGHT,CALU1 -S 0,300,9000,300,600,vss,RIGHT,CALU1 -S 6600,1400,6600,2500,100,*,DOWN,POLY -S 7800,1400,7800,2600,100,*,DOWN,POLY -S 7200,1500,7500,1500,300,*,RIGHT,POLY -S 7200,2500,7500,2500,300,*,RIGHT,POLY -S 8400,1400,8400,2600,100,*,DOWN,POLY -S 6000,1400,6000,2000,100,*,DOWN,POLY -S 5400,900,5400,1500,100,*,UP,POLY -S 5400,3000,5400,3600,100,*,DOWN,POLY -S 6000,2500,6000,3600,100,*,DOWN,POLY -S 4200,1400,4200,2000,100,*,DOWN,POLY -S 5600,3800,5600,4700,300,*,DOWN,PDIF -S 5000,3800,5000,4700,300,*,DOWN,PDIF -S 5400,3600,5400,4900,100,*,UP,PTRANS -S 8100,2800,8100,4700,300,*,DOWN,PDIF -S 8400,2600,8400,4900,100,*,DOWN,PTRANS -S 8700,2800,8700,4700,300,*,DOWN,PDIF -S 7800,2600,7800,4900,100,*,DOWN,PTRANS -S 7500,2800,7500,4700,300,*,DOWN,PDIF -S 3000,3600,3000,4900,100,*,DOWN,PTRANS -S 6900,3800,6900,4700,300,*,UP,PDIF -S 2400,3600,2400,4900,100,*,DOWN,PTRANS -S 2700,3800,2700,4700,300,*,UP,PDIF -S 2100,3800,2100,4700,300,*,UP,PDIF -S 5400,100,5400,900,100,*,UP,NTRANS -S 5700,300,5700,700,300,*,DOWN,NDIF -S 5100,300,5100,700,300,*,DOWN,NDIF -S 5700,300,5700,1200,300,*,DOWN,NDIF -S 7500,300,7500,1200,300,*,DOWN,NDIF -S 8100,300,8100,1200,300,*,DOWN,NDIF -S 8400,100,8400,1400,100,*,UP,NTRANS -S 8700,300,8700,1200,300,*,DOWN,NDIF -S 6900,800,6900,1200,300,*,DOWN,NDIF -S 7800,100,7800,1400,100,*,UP,NTRANS -S 3900,800,3900,1200,300,*,DOWN,NDIF -S 4500,300,4500,1200,300,*,DOWN,NDIF -S 2100,800,2100,1200,300,*,DOWN,NDIF -S 2400,600,2400,1400,100,*,UP,NTRANS -S 3000,600,3000,1400,100,*,UP,NTRANS -S 2700,400,2700,1200,300,*,DOWN,NDIF -S 0,3900,9000,3900,2400,*,RIGHT,NWELL -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 300,3300,300,4200,300,*,UP,PDIF -S 900,3300,900,4600,300,*,UP,PDIF -S 3500,1500,3500,2500,100,*,DOWN,ALU1 -S 600,3000,900,3000,300,*,RIGHT,POLY -S 6000,2000,6300,2000,300,*,RIGHT,POLY -S 3900,2000,4200,2000,300,*,RIGHT,POLY -S 5100,3000,5400,3000,300,*,RIGHT,POLY -S 6300,3500,6600,3500,300,*,RIGHT,POLY -S 4800,3500,5100,3500,300,*,RIGHT,POLY -S 5100,1500,5400,1500,300,*,RIGHT,POLY -S 4800,1000,5100,1000,300,*,RIGHT,POLY -S 2000,3000,3000,3000,100,*,RIGHT,POLY -S 300,800,300,1200,300,*,DOWN,NDIF -S 600,600,600,1400,100,*,UP,NTRANS -S 1500,800,1500,1200,300,*,DOWN,NDIF -S 1200,600,1200,1400,100,*,UP,NTRANS -S 300,1000,300,3500,100,*,DOWN,ALU1 -S 900,400,900,1200,300,*,DOWN,NDIF -S 1200,1400,1200,3100,100,*,DOWN,POLY -S 600,1500,900,1500,300,*,RIGHT,POLY -S 1500,3300,1500,4200,300,*,UP,PDIF -S 300,2500,6600,2500,100,nckr,RIGHT,POLY -S 1600,2000,6000,2000,100,ckr,RIGHT,POLY -S 3500,3000,4000,3000,100,*,RIGHT,ALU1 -S 3900,3300,3900,4200,300,*,UP,PDIF -S 4200,2500,4200,3100,100,*,DOWN,POLY -S 4000,2000,4000,3000,100,*,UP,ALU1 -S 4500,3300,4500,4700,300,*,UP,PDIF -S 3000,3100,3000,3600,100,*,UP,POLY -S 3000,1500,3000,3000,100,u,DOWN,ALU1 -S 3900,3500,4500,3500,100,*,RIGHT,ALU1 -S 6900,1000,6900,4000,100,*,DOWN,ALU1 -S 4500,1000,4500,3500,100,sff_m,DOWN,ALU1 -S 3300,3300,3300,4700,300,*,UP,PDIF -S 3300,800,3300,1200,300,*,DOWN,NDIF -S 3600,600,3600,1400,100,*,UP,NTRANS -S 3600,3100,3600,4400,100,*,DOWN,PTRANS -S 4800,3600,4800,4900,100,*,DOWN,PTRANS -S 4200,3100,4200,4400,100,*,DOWN,PTRANS -S 4200,600,4200,1400,100,*,UP,NTRANS -S 4800,100,4800,900,100,*,UP,NTRANS -S 6000,600,6000,1400,100,*,UP,NTRANS -S 6000,3600,6000,4900,100,*,DOWN,PTRANS -S 6600,3600,6600,4900,100,*,DOWN,PTRANS -S 7200,3600,7200,4900,100,*,DOWN,PTRANS -S 7200,600,7200,1400,100,*,UP,NTRANS -S 6600,600,6600,1400,100,*,UP,NTRANS -S 6300,3800,6300,4700,300,*,DOWN,PDIF -S 6300,800,6300,1200,300,*,DOWN,NDIF -S 6300,1000,6900,1000,100,*,RIGHT,ALU1 -S 6300,4000,6900,4000,100,*,RIGHT,ALU1 -S 8000,1000,8000,4000,200,q,DOWN,CALU1 -S 1000,1000,1000,4000,200,ck,DOWN,CALU1 -S 1000,1000,1000,4000,100,*,DOWN,ALU1 -S 800,3000,1000,3000,200,*,RIGHT,ALU1 -S 800,1500,1000,1500,200,*,RIGHT,ALU1 -S 2500,1500,2500,3500,200,i,DOWN,CALU1 -S 3000,4000,3000,4000,200,i,LEFT,CALU1 -S 3000,1000,3000,1000,200,i,LEFT,CALU1 -S 8000,1000,8000,4000,200,*,DOWN,ALU1 -V 7400,2000,CONT_POLY,* -V 300,4000,CONT_DIF_P,* -V 1500,3500,CONT_DIF_P,* -V 5000,3500,CONT_POLY,* -V 7400,2500,CONT_POLY,* -V 7400,1500,CONT_POLY,* -V 5200,1500,CONT_POLY,* -V 6200,2000,CONT_POLY,* -V 5200,3000,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 5000,1000,CONT_POLY,* -V 6400,3500,CONT_POLY,* -V 6300,4000,CONT_DIF_P,* -V 5100,4500,CONT_DIF_P,* -V 5700,4000,CONT_DIF_P,* -V 8700,3000,CONT_DIF_P,* -V 8100,3000,CONT_DIF_P,* -V 7500,3000,CONT_DIF_P,* -V 7500,3500,CONT_DIF_P,* -V 7500,4000,CONT_DIF_P,* -V 8700,4500,CONT_DIF_P,* -V 7500,4500,CONT_DIF_P,* -V 8700,4000,CONT_DIF_P,* -V 8700,3500,CONT_DIF_P,* -V 2700,4500,CONT_DIF_P,* -V 6300,1000,CONT_DIF_N,* -V 5100,500,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 5700,1000,CONT_DIF_N,* -V 8700,500,CONT_DIF_N,* -V 7500,500,CONT_DIF_N,* -V 8700,1000,CONT_DIF_N,* -V 7500,1000,CONT_DIF_N,* -V 8100,1000,CONT_DIF_N,* -V 2700,500,CONT_DIF_N,* -V 2100,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 300,3500,CONT_DIF_P,* -V 900,4500,CONT_DIF_P,* -V 800,3000,CONT_POLY,* -V 300,2500,CONT_POLY,* -V 1600,2000,CONT_POLY,* -V 2000,3000,CONT_POLY,* -V 300,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 1500,300,CONT_BODY_P,* -V 2100,300,CONT_BODY_P,* -V 3300,300,CONT_BODY_P,* -V 3900,300,CONT_BODY_P,* -V 2500,3500,CONT_POLY,* -V 2500,1500,CONT_POLY,* -V 3000,1500,CONT_POLY,* -V 3000,3000,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 300,1000,CONT_DIF_N,* -V 1500,1000,CONT_DIF_N,* -V 800,1500,CONT_POLY,* -V 8100,4000,CONT_DIF_P,* -V 8100,3500,CONT_DIF_P,* -V 6300,300,CONT_BODY_P,* -V 6900,300,CONT_BODY_P,* -V 2100,4000,CONT_DIF_P,* -V 3500,3000,CONT_POLY,* -V 3900,4700,CONT_BODY_N,* -V 3900,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/sff1_x4.sym b/alliance/share/cells/sxlib/sff1_x4.sym deleted file mode 100644 index 6702478b..00000000 Binary files a/alliance/share/cells/sxlib/sff1_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/sff1_x4.vbe b/alliance/share/cells/sxlib/sff1_x4.vbe deleted file mode 100644 index 4756bfdd..00000000 --- a/alliance/share/cells/sxlib/sff1_x4.vbe +++ /dev/null @@ -1,39 +0,0 @@ -ENTITY sff1_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 4500; - CONSTANT cin_ck : NATURAL := 8; - CONSTANT cin_i : NATURAL := 8; - CONSTANT rdown_ck_q : NATURAL := 800; - CONSTANT rup_ck_q : NATURAL := 890; - CONSTANT taf_ck_q : NATURAL := 500; - CONSTANT tar_ck_q : NATURAL := 500; - CONSTANT thf_i_ck : NATURAL := 0; - CONSTANT thr_i_ck : NATURAL := 0; - CONSTANT tsf_i_ck : NATURAL := 585; - CONSTANT tsr_i_ck : NATURAL := 476; - CONSTANT transistors : NATURAL := 26 -); -PORT ( - ck : in BIT; - i : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END sff1_x4; - -ARCHITECTURE VBE OF sff1_x4 IS - SIGNAL sff_m : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on sff1_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ck and not (ck'STABLE)) = '1') - BEGIN - sff_m <= GUARDED i; - END BLOCK label0; - - q <= sff_m after 1700 ps; -END; diff --git a/alliance/share/cells/sxlib/sff1_x4.vhd b/alliance/share/cells/sxlib/sff1_x4.vhd deleted file mode 100644 index b274aa53..00000000 --- a/alliance/share/cells/sxlib/sff1_x4.vhd +++ /dev/null @@ -1,27 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY sff1_x4 IS -PORT( - ck : IN STD_LOGIC; - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END sff1_x4; - -ARCHITECTURE RTL OF sff1_x4 IS - SIGNAL sff_m : STD_LOGIC; -BEGIN - q <= sff_m; - PROCESS ( ck ) - BEGIN - IF ((ck = '1') AND ck'EVENT) - THEN sff_m <= i; - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/sff2_x4.al b/alliance/share/cells/sxlib/sff2_x4.al deleted file mode 100644 index fe6cd3d3..00000000 --- a/alliance/share/cells/sxlib/sff2_x4.al +++ /dev/null @@ -1,92 +0,0 @@ -V ALLIANCE : 6 -H sff2_x4,L,30/10/99 -C ck,IN,EXTERNAL,11 -C cmd,IN,EXTERNAL,6 -C i0,IN,EXTERNAL,7 -C i1,IN,EXTERNAL,8 -C q,OUT,EXTERNAL,17 -C vdd,IN,EXTERNAL,19 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,19,16,17,0,0.75,0.75,13.3,13.3,32.4,11.25,tr_00034 -T P,0.35,2.9,19,3,23,0,0.75,0.75,7.3,7.3,18,12.75,tr_00033 -T P,0.35,2.9,15,14,19,0,0.75,0.75,7.3,7.3,25.2,12.75,tr_00032 -T P,0.35,5.9,17,16,19,0,0.75,0.75,13.3,13.3,34.2,11.25,tr_00031 -T P,0.35,2.9,10,11,19,0,0.75,0.75,7.3,7.3,12.6,11.25,tr_00030 -T P,0.35,2.9,19,10,9,0,0.75,0.75,7.3,7.3,14.4,11.25,tr_00029 -T P,0.35,2.9,3,5,20,0,0.75,0.75,7.3,7.3,7.5,11.25,tr_00028 -T P,0.35,2.9,21,6,3,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00027 -T P,0.35,2.9,20,8,19,0,0.75,0.75,7.3,7.3,8.7,11.25,tr_00026 -T P,0.35,2.9,5,6,19,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00025 -T P,0.35,2.9,19,7,21,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00024 -T P,0.35,2.9,23,9,14,0,0.75,0.75,7.3,7.3,19.8,11.25,tr_00023 -T P,0.35,2.9,14,10,22,0,0.75,0.75,7.3,7.3,21.6,11.25,tr_00022 -T P,0.35,2.9,22,15,19,0,0.75,0.75,7.3,7.3,23.4,12.75,tr_00021 -T P,0.35,2.9,15,10,16,0,0.75,0.75,7.3,7.3,27,12.75,tr_00020 -T P,0.35,2.9,16,9,24,0,0.75,0.75,7.3,7.3,28.8,12.75,tr_00019 -T P,0.35,2.9,24,17,19,0,0.75,0.75,7.3,7.3,30.6,12.75,tr_00018 -T N,0.35,1.4,12,3,1,0,0.75,0.75,4.3,4.3,18,3,tr_00017 -T N,0.35,2.9,17,16,1,0,0.75,0.75,7.3,7.3,32.4,2.25,tr_00016 -T N,0.35,2.9,1,16,17,0,0.75,0.75,7.3,7.3,34.2,2.25,tr_00015 -T N,0.35,1.4,15,14,1,0,0.75,0.75,4.3,4.3,25.2,1.5,tr_00014 -T N,0.35,1.4,1,11,10,0,0.75,0.75,4.3,4.3,12.6,3,tr_00013 -T N,0.35,1.4,9,10,1,0,0.75,0.75,4.3,4.3,14.4,3,tr_00012 -T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,8.7,3,tr_00011 -T N,0.35,1.4,3,5,4,0,0.75,0.75,4.3,4.3,4.8,3,tr_00010 -T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,7.5,3,tr_00009 -T N,0.35,1.4,4,7,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00008 -T N,0.35,1.4,1,6,5,0,0.75,0.75,4.3,4.3,1.8,3,tr_00007 -T N,0.35,1.4,14,10,12,0,0.75,0.75,4.3,4.3,19.8,3,tr_00006 -T N,0.35,1.4,13,9,14,0,0.75,0.75,4.3,4.3,21.6,3,tr_00005 -T N,0.35,1.4,1,15,13,0,0.75,0.75,4.3,4.3,23.4,1.5,tr_00004 -T N,0.35,1.4,16,9,15,0,0.75,0.75,4.3,4.3,27,3,tr_00003 -T N,0.35,1.4,18,10,16,0,0.75,0.75,4.3,4.3,28.8,3,tr_00002 -T N,0.35,1.4,1,17,18,0,0.75,0.75,4.3,4.3,30.6,3,tr_00001 -S 24,INTERNAL -Q 0 -S 23,INTERNAL -Q 0 -S 22,INTERNAL -Q 0 -S 21,INTERNAL -Q 0 -S 20,INTERNAL -Q 0 -S 19,EXTERNAL,vdd -Q 0.0144679 -S 18,INTERNAL -Q 0 -S 17,EXTERNAL,q -Q 0.00615082 -S 16,INTERNAL,sff_s -Q 0.0067122 -S 15,INTERNAL,y -Q 0.00480814 -S 14,INTERNAL,sff_m -Q 0.00642301 -S 13,INTERNAL -Q 0 -S 12,INTERNAL -Q 0 -S 11,EXTERNAL,ck -Q 0.0031591 -S 10,INTERNAL,nckr -Q 0.011396 -S 9,INTERNAL,ckr -Q 0.0110493 -S 8,EXTERNAL,i1 -Q 0.00242923 -S 7,EXTERNAL,i0 -Q 0.0031591 -S 6,EXTERNAL,cmd -Q 0.00541426 -S 5,INTERNAL -Q 0.00654862 -S 4,INTERNAL -Q 0 -S 3,INTERNAL,u -Q 0.00667128 -S 2,INTERNAL -Q 0 -S 1,EXTERNAL,vss -Q 0.0131165 -EOF diff --git a/alliance/share/cells/sxlib/sff2_x4.ap b/alliance/share/cells/sxlib/sff2_x4.ap deleted file mode 100644 index a9e3766c..00000000 --- a/alliance/share/cells/sxlib/sff2_x4.ap +++ /dev/null @@ -1,266 +0,0 @@ -V ALLIANCE : 6 -H sff2_x4,P,30/ 8/2000,100 -A 0,0,12000,5000 -R 4500,1000,ref_ref,ck_10 -R 4500,3500,ref_ref,ck_35 -R 4500,3000,ref_ref,ck_30 -R 4500,2500,ref_ref,ck_25 -R 4500,2000,ref_ref,ck_20 -R 4500,1500,ref_ref,ck_15 -R 1000,1500,ref_ref,i0_15 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,4000,ref_ref,i0_40 -R 3000,1000,ref_ref,i1_10 -R 3000,1500,ref_ref,i1_15 -R 3000,2000,ref_ref,i1_20 -R 3000,2500,ref_ref,i1_25 -R 3000,3000,ref_ref,i1_30 -R 3000,3500,ref_ref,i1_35 -R 1500,2500,ref_ref,cmd_25 -R 1500,3000,ref_ref,cmd_30 -R 1500,3500,ref_ref,cmd_35 -R 1500,4000,ref_ref,cmd_40 -R 11000,1000,ref_ref,q_10 -R 11000,1500,ref_ref,q_15 -R 11000,2500,ref_ref,q_25 -R 11000,3000,ref_ref,q_30 -R 11000,3500,ref_ref,q_35 -R 11000,4000,ref_ref,q_40 -R 11000,2000,ref_ref,q_20 -S 11000,1000,11000,4000,200,*,DOWN,ALU1 -S 10200,600,10200,1400,100,*,UP,NTRANS -S 9600,600,9600,1400,100,*,UP,NTRANS -S 10200,3600,10200,4900,100,*,DOWN,PTRANS -S 9600,3600,9600,4900,100,*,DOWN,PTRANS -S 9000,3600,9000,4900,100,*,DOWN,PTRANS -S 9000,600,9000,1400,100,*,UP,NTRANS -S 7800,100,7800,900,100,*,UP,NTRANS -S 7200,600,7200,1400,100,*,UP,NTRANS -S 7800,3600,7800,4900,100,*,DOWN,PTRANS -S 7200,3100,7200,4400,100,*,DOWN,PTRANS -S 6600,3100,6600,4400,100,*,DOWN,PTRANS -S 6600,600,6600,1400,100,*,UP,NTRANS -S 1500,4700,2500,4700,300,*,RIGHT,NTIE -S 9300,300,9900,300,300,*,RIGHT,PTIE -S 6300,300,6900,300,300,*,RIGHT,PTIE -S 1500,300,2500,300,300,*,RIGHT,PTIE -S 0,3900,12000,3900,2400,*,RIGHT,NWELL -S 900,400,900,1200,300,*,UP,NDIF -S 300,800,300,1200,300,*,UP,NDIF -S 600,600,600,1400,100,*,UP,NTRANS -S 1200,600,1200,1400,100,*,UP,NTRANS -S 2500,600,2500,1400,100,*,UP,NTRANS -S 1900,800,1900,1200,300,*,UP,NDIF -S 1600,600,1600,1400,100,*,UP,NTRANS -S 3200,400,3200,1200,300,*,UP,NDIF -S 2900,600,2900,1400,100,*,UP,NTRANS -S 2100,800,2100,1600,500,*,DOWN,NDIF -S 4800,600,4800,1400,100,*,UP,NTRANS -S 4500,400,4500,1200,300,*,DOWN,NDIF -S 3900,800,3900,1200,300,*,DOWN,NDIF -S 4200,600,4200,1400,100,*,UP,NTRANS -S 5100,800,5100,1200,300,*,DOWN,NDIF -S 8100,300,8100,700,300,*,DOWN,NDIF -S 8700,300,8700,700,300,*,DOWN,NDIF -S 8400,100,8400,900,100,*,UP,NTRANS -S 11700,300,11700,1200,300,*,DOWN,NDIF -S 11400,100,11400,1400,100,*,UP,NTRANS -S 11100,300,11100,1200,300,*,DOWN,NDIF -S 10500,300,10500,1200,300,*,DOWN,NDIF -S 8700,300,8700,1200,300,*,DOWN,NDIF -S 9300,800,9300,1200,300,*,DOWN,NDIF -S 10800,100,10800,1400,100,*,UP,NTRANS -S 9900,800,9900,1200,300,*,DOWN,NDIF -S 5700,400,5700,1200,300,*,DOWN,NDIF -S 6000,600,6000,1400,100,*,UP,NTRANS -S 6300,800,6300,1200,300,*,DOWN,NDIF -S 7500,300,7500,1200,300,*,DOWN,NDIF -S 6900,800,6900,1200,300,*,DOWN,NDIF -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 900,3300,900,4600,300,*,DOWN,PDIF -S 300,3300,300,4200,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 2900,3100,2900,4400,100,*,DOWN,PTRANS -S 2000,3300,2000,4200,500,*,DOWN,PDIF -S 1600,3100,1600,4400,100,*,DOWN,PTRANS -S 3200,3300,3200,4600,300,*,DOWN,PDIF -S 2500,3100,2500,4400,100,*,DOWN,PTRANS -S 5100,3300,5100,4200,300,*,UP,PDIF -S 4800,3100,4800,4400,100,*,DOWN,PTRANS -S 4200,3100,4200,4400,100,*,DOWN,PTRANS -S 3900,3300,3900,4200,300,*,UP,PDIF -S 8000,3800,8000,4700,300,*,DOWN,PDIF -S 9300,3800,9300,4700,300,*,DOWN,PDIF -S 8600,3800,8600,4700,300,*,DOWN,PDIF -S 4500,3300,4500,4600,300,*,UP,PDIF -S 11700,2800,11700,4700,300,*,DOWN,PDIF -S 11400,2600,11400,4900,100,*,DOWN,PTRANS -S 11100,2800,11100,4700,300,*,DOWN,PDIF -S 8400,3600,8400,4900,100,*,UP,PTRANS -S 9900,3800,9900,4700,300,*,UP,PDIF -S 6000,3600,6000,4900,100,*,DOWN,PTRANS -S 10500,2800,10500,4700,300,*,DOWN,PDIF -S 10800,2600,10800,4900,100,*,DOWN,PTRANS -S 7500,3300,7500,4700,300,*,UP,PDIF -S 6900,3300,6900,4200,300,*,UP,PDIF -S 6300,3300,6300,4700,300,*,UP,PDIF -S 5700,3800,5700,4700,300,*,UP,PDIF -S 7800,1000,8100,1000,300,*,RIGHT,POLY -S 8400,900,8400,1500,100,*,UP,POLY -S 600,2500,2500,2500,100,*,RIGHT,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 900,1500,1200,1500,300,*,RIGHT,POLY -S 900,3000,1200,3000,300,*,RIGHT,POLY -S 2500,1400,2500,2500,100,*,DOWN,POLY -S 1600,1400,1600,2000,100,*,DOWN,POLY -S 1600,2500,1600,3100,100,*,DOWN,POLY -S 4200,3000,4500,3000,300,*,RIGHT,POLY -S 5100,2000,9000,2000,100,ckr,RIGHT,POLY -S 3900,2500,9600,2500,100,nckr,RIGHT,POLY -S 10200,2500,10500,2500,300,*,RIGHT,POLY -S 10200,1500,10500,1500,300,*,RIGHT,POLY -S 10800,1400,10800,2600,100,*,DOWN,POLY -S 9600,1400,9600,2500,100,*,DOWN,POLY -S 4800,1400,4800,3100,100,*,DOWN,POLY -S 4200,1500,4500,1500,300,*,RIGHT,POLY -S 6900,2000,7200,2000,300,*,RIGHT,POLY -S 9000,2000,9300,2000,300,*,RIGHT,POLY -S 7200,1400,7200,2000,100,*,DOWN,POLY -S 9000,2500,9000,3600,100,*,DOWN,POLY -S 8400,3000,8400,3600,100,*,DOWN,POLY -S 9000,1400,9000,2000,100,*,DOWN,POLY -S 11400,1400,11400,2600,100,*,DOWN,POLY -S 7200,2500,7200,3100,100,*,DOWN,POLY -S 8100,1500,8400,1500,300,*,RIGHT,POLY -S 7800,3500,8100,3500,300,*,RIGHT,POLY -S 9300,3500,9600,3500,300,*,RIGHT,POLY -S 8100,3000,8400,3000,300,*,RIGHT,POLY -S 0,300,12000,300,600,vss,RIGHT,CALU1 -S 300,1000,2500,1000,100,*,RIGHT,ALU1 -S 300,1000,300,3500,100,*,DOWN,ALU1 -S 4500,1000,4500,3500,100,*,DOWN,ALU1 -S 5100,1000,5100,3500,100,*,DOWN,ALU1 -S 2500,1000,2500,3000,100,*,DOWN,ALU1 -S 1500,1000,1500,2000,100,*,UP,ALU1 -S 8700,1000,8700,4000,100,y,DOWN,ALU1 -S 3000,1000,3000,3500,100,*,DOWN,ALU1 -S 3900,1000,3900,3500,100,*,DOWN,ALU1 -S 8000,1000,8700,1000,100,*,RIGHT,ALU1 -S 6900,1000,7500,1000,100,*,RIGHT,ALU1 -S 9300,1000,9900,1000,100,*,RIGHT,ALU1 -S 11700,500,11700,1000,200,*,DOWN,ALU1 -S 10500,500,10500,1000,200,*,DOWN,ALU1 -S 0,4700,12000,4700,600,vdd,RIGHT,CALU1 -S 1000,1500,1000,4000,100,*,DOWN,ALU1 -S 2000,4000,6000,4000,100,*,RIGHT,ALU1 -S 1500,2500,1500,4000,100,*,DOWN,ALU1 -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 8000,3500,8700,3500,100,*,LEFT,ALU1 -S 11700,3000,11700,4500,200,*,DOWN,ALU1 -S 10500,3000,10500,4500,200,*,DOWN,ALU1 -S 10400,2500,11100,2500,100,*,RIGHT,ALU1 -S 10400,1500,11100,1500,100,*,RIGHT,ALU1 -S 7500,3000,8200,3000,100,*,RIGHT,ALU1 -S 9300,2000,9300,3500,100,*,DOWN,ALU1 -S 7500,1500,8200,1500,100,*,LEFT,ALU1 -S 9300,4000,9900,4000,100,*,RIGHT,ALU1 -S 6900,3500,7500,3500,100,*,RIGHT,ALU1 -S 6000,1500,6000,4000,100,u,DOWN,ALU1 -S 7000,2000,7000,3000,100,*,UP,ALU1 -S 6500,3000,7000,3000,100,*,RIGHT,ALU1 -S 6500,1500,6500,2500,100,*,DOWN,ALU1 -S 7500,1000,7500,3500,100,sff_m,DOWN,ALU1 -S 9900,1000,9900,4000,100,sff_s,DOWN,ALU1 -S 10200,2400,10200,3600,100,*,DOWN,POLY -S 9900,2000,10400,2000,100,*,RIGHT,ALU1 -S 10400,2000,11400,2000,300,*,RIGHT,POLY -S 4500,1000,4500,3500,200,ck,DOWN,CALU1 -S 1000,1500,1000,4000,200,i0,DOWN,CALU1 -S 3000,1000,3000,3500,200,i1,DOWN,CALU1 -S 1500,2500,1500,4000,200,cmd,DOWN,CALU1 -S 11000,1000,11000,4000,200,q,DOWN,CALU1 -V 4000,2500,CONT_POLY,* -V 900,500,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 3200,500,CONT_DIF_N,* -V 9300,1000,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 3900,1000,CONT_DIF_N,* -V 11100,1000,CONT_DIF_N,* -V 10500,1000,CONT_DIF_N,* -V 11700,1000,CONT_DIF_N,* -V 10500,500,CONT_DIF_N,* -V 11700,500,CONT_DIF_N,* -V 8700,1000,CONT_DIF_N,* -V 6900,1000,CONT_DIF_N,* -V 8100,500,CONT_DIF_N,* -V 5700,500,CONT_DIF_N,* -V 2000,1500,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 3900,3500,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 3200,4500,CONT_DIF_P,* -V 10500,3000,CONT_DIF_P,* -V 11100,3000,CONT_DIF_P,* -V 11700,3000,CONT_DIF_P,* -V 8700,4000,CONT_DIF_P,* -V 8100,4500,CONT_DIF_P,* -V 9300,4000,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 2000,3500,CONT_DIF_P,* -V 11100,4000,CONT_DIF_P,* -V 5700,4500,CONT_DIF_P,* -V 11700,3500,CONT_DIF_P,* -V 11700,4000,CONT_DIF_P,* -V 10500,4500,CONT_DIF_P,* -V 11700,4500,CONT_DIF_P,* -V 10500,4000,CONT_DIF_P,* -V 10500,3500,CONT_DIF_P,* -V 6900,3500,CONT_DIF_P,* -V 11100,3500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 6900,4700,CONT_BODY_N,* -V 3900,4700,CONT_BODY_N,* -V 5100,4700,CONT_BODY_N,* -V 2500,4700,CONT_BODY_N,* -V 1500,4700,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 9900,300,CONT_BODY_P,* -V 9300,300,CONT_BODY_P,* -V 6900,300,CONT_BODY_P,* -V 6300,300,CONT_BODY_P,* -V 5100,300,CONT_BODY_P,* -V 3900,300,CONT_BODY_P,* -V 1500,300,CONT_BODY_P,* -V 2500,300,CONT_BODY_P,* -V 8000,1000,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 1000,3000,CONT_POLY,* -V 2500,3000,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 1500,2000,CONT_POLY,* -V 8000,3500,CONT_POLY,* -V 4400,1500,CONT_POLY,* -V 4400,3000,CONT_POLY,* -V 3000,1500,CONT_POLY,* -V 5200,2000,CONT_POLY,* -V 5900,3500,CONT_POLY,* -V 9400,3500,CONT_POLY,* -V 7000,2000,CONT_POLY,* -V 8200,3000,CONT_POLY,* -V 9200,2000,CONT_POLY,* -V 8200,1500,CONT_POLY,* -V 10400,1500,CONT_POLY,* -V 10400,2500,CONT_POLY,* -V 6500,3000,CONT_POLY,* -V 6500,1500,CONT_POLY,* -V 6500,2500,CONT_POLY,* -V 6000,1500,CONT_POLY,* -V 3000,3000,CONT_POLY,* -V 10400,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/sff2_x4.sym b/alliance/share/cells/sxlib/sff2_x4.sym deleted file mode 100644 index 343c2625..00000000 Binary files a/alliance/share/cells/sxlib/sff2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/sff2_x4.vbe b/alliance/share/cells/sxlib/sff2_x4.vbe deleted file mode 100644 index 59eaa644..00000000 --- a/alliance/share/cells/sxlib/sff2_x4.vbe +++ /dev/null @@ -1,51 +0,0 @@ -ENTITY sff2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 6000; - CONSTANT cin_ck : NATURAL := 8; - CONSTANT cin_cmd : NATURAL := 16; - CONSTANT cin_i0 : NATURAL := 8; - CONSTANT cin_i1 : NATURAL := 7; - CONSTANT rdown_ck_q : NATURAL := 800; - CONSTANT rup_ck_q : NATURAL := 890; - CONSTANT taf_ck_q : NATURAL := 500; - CONSTANT tar_ck_q : NATURAL := 500; - CONSTANT thf_cmd_ck : NATURAL := 0; - CONSTANT thf_i0_ck : NATURAL := 0; - CONSTANT thf_i1_ck : NATURAL := 0; - CONSTANT thr_cmd_ck : NATURAL := 0; - CONSTANT thr_i0_ck : NATURAL := 0; - CONSTANT thr_i1_ck : NATURAL := 0; - CONSTANT tsf_cmd_ck : NATURAL := 833; - CONSTANT tsf_i0_ck : NATURAL := 764; - CONSTANT tsf_i1_ck : NATURAL := 764; - CONSTANT tsr_cmd_ck : NATURAL := 770; - CONSTANT tsr_i0_ck : NATURAL := 666; - CONSTANT tsr_i1_ck : NATURAL := 666; - CONSTANT transistors : NATURAL := 34 -); -PORT ( - ck : in BIT; - cmd : in BIT; - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END sff2_x4; - -ARCHITECTURE VBE OF sff2_x4 IS - SIGNAL sff_m : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on sff2_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ck and not (ck'STABLE)) = '1') - BEGIN - sff_m <= GUARDED ((i1 and cmd) or (i0 and not (cmd))); - END BLOCK label0; - - q <= sff_m after 2000 ps; -END; diff --git a/alliance/share/cells/sxlib/sff2_x4.vhd b/alliance/share/cells/sxlib/sff2_x4.vhd deleted file mode 100644 index f49ef60e..00000000 --- a/alliance/share/cells/sxlib/sff2_x4.vhd +++ /dev/null @@ -1,29 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY sff2_x4 IS -PORT( - ck : IN STD_LOGIC; - cmd : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END sff2_x4; - -ARCHITECTURE RTL OF sff2_x4 IS - SIGNAL sff_m : STD_LOGIC; -BEGIN - q <= sff_m; - PROCESS ( ck ) - BEGIN - IF ((ck = '1') AND ck'EVENT) - THEN sff_m <= ((i1 AND cmd) OR (i0 AND NOT(cmd))); - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/sff3_x4.al b/alliance/share/cells/sxlib/sff3_x4.al deleted file mode 100644 index fbf02fa2..00000000 --- a/alliance/share/cells/sxlib/sff3_x4.al +++ /dev/null @@ -1,116 +0,0 @@ -V ALLIANCE : 6 -H sff3_x4,L,30/10/99 -C ck,IN,EXTERNAL,15 -C cmd0,IN,EXTERNAL,14 -C cmd1,IN,EXTERNAL,8 -C i0,IN,EXTERNAL,13 -C i1,IN,EXTERNAL,9 -C i2,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,24 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,6,13,28,0,0.75,0.75,7.3,7.3,13.8,12.75,tr_00042 -T P,0.35,2,7,14,12,0,0.75,0.75,5.5,5.5,15.6,9.3,tr_00041 -T P,0.35,2.9,28,14,7,0,0.75,0.75,7.3,7.3,12.6,12.75,tr_00040 -T P,0.35,2.9,7,12,27,0,0.75,0.75,7.3,7.3,10.8,12.75,tr_00039 -T P,0.35,2.9,27,9,25,0,0.75,0.75,7.3,7.3,9,12.75,tr_00038 -T P,0.35,2.9,25,2,6,0,0.75,0.75,7.3,7.3,7.8,12.75,tr_00037 -T P,0.35,2,2,8,7,0,0.75,0.75,5.5,5.5,2.4,9.3,tr_00036 -T P,0.35,2.9,6,8,26,0,0.75,0.75,7.3,7.3,6,12.75,tr_00035 -T P,0.35,2.9,26,10,27,0,0.75,0.75,7.3,7.3,4.2,12.75,tr_00034 -T P,0.35,2.9,22,19,21,0,0.75,0.75,7.3,7.3,33,12.75,tr_00033 -T P,0.35,2.9,31,22,7,0,0.75,0.75,7.3,7.3,29.4,12.75,tr_00032 -T P,0.35,2.9,16,19,31,0,0.75,0.75,7.3,7.3,27.6,11.25,tr_00031 -T P,0.35,2.9,30,24,7,0,0.75,0.75,7.3,7.3,36.6,12.75,tr_00030 -T P,0.35,2.9,21,18,30,0,0.75,0.75,7.3,7.3,34.8,12.75,tr_00029 -T P,0.35,5.9,24,21,7,0,0.75,0.75,13.3,13.3,40.2,11.25,tr_00028 -T P,0.35,2.9,22,16,7,0,0.75,0.75,7.3,7.3,31.2,12.75,tr_00027 -T P,0.35,2.9,29,18,16,0,0.75,0.75,7.3,7.3,25.8,11.25,tr_00026 -T P,0.35,5.9,7,21,24,0,0.75,0.75,13.3,13.3,38.4,11.25,tr_00025 -T P,0.35,2.9,7,6,29,0,0.75,0.75,7.3,7.3,24,11.25,tr_00024 -T P,0.35,2.9,18,19,7,0,0.75,0.75,7.3,7.3,22.2,11.25,tr_00023 -T P,0.35,2.9,7,15,19,0,0.75,0.75,7.3,7.3,18.3,11.25,tr_00022 -T N,0.35,1.1,12,14,1,0,0.75,0.75,3.7,3.7,15.6,4.95,tr_00021 -T N,0.35,1.1,1,8,2,0,0.75,0.75,3.7,3.7,2.4,5.25,tr_00020 -T N,0.35,1.7,6,13,11,0,0.75,0.75,4.9,4.9,13.8,1.95,tr_00019 -T N,0.35,1.7,1,14,4,0,0.75,0.75,4.9,4.9,10.8,1.95,tr_00018 -T N,0.35,1.7,11,12,1,0,0.75,0.75,4.9,4.9,12.6,1.95,tr_00017 -T N,0.35,1.7,6,2,3,0,0.75,0.75,4.9,4.9,6,2.55,tr_00016 -T N,0.35,1.7,5,8,6,0,0.75,0.75,4.9,4.9,7.8,2.55,tr_00015 -T N,0.35,1.7,4,9,5,0,0.75,0.75,4.9,4.9,9,2.55,tr_00014 -T N,0.35,1.7,3,10,4,0,0.75,0.75,4.9,4.9,4.2,2.55,tr_00013 -T N,0.35,1.4,16,19,17,0,0.75,0.75,4.3,4.3,25.8,3,tr_00012 -T N,0.35,1.4,1,24,20,0,0.75,0.75,4.3,4.3,36.6,3,tr_00011 -T N,0.35,1.4,20,19,21,0,0.75,0.75,4.3,4.3,34.8,3,tr_00010 -T N,0.35,1.4,21,18,22,0,0.75,0.75,4.3,4.3,33,3,tr_00009 -T N,0.35,1.4,1,22,23,0,0.75,0.75,4.3,4.3,29.4,1.5,tr_00008 -T N,0.35,1.4,23,18,16,0,0.75,0.75,4.3,4.3,27.6,3,tr_00007 -T N,0.35,1.4,22,16,1,0,0.75,0.75,4.3,4.3,31.2,1.5,tr_00006 -T N,0.35,2.9,24,21,1,0,0.75,0.75,7.3,7.3,38.4,2.25,tr_00005 -T N,0.35,2.9,1,21,24,0,0.75,0.75,7.3,7.3,40.2,2.25,tr_00004 -T N,0.35,1.4,17,6,1,0,0.75,0.75,4.3,4.3,24,3,tr_00003 -T N,0.35,1.4,1,19,18,0,0.75,0.75,4.3,4.3,22.2,3,tr_00002 -T N,0.35,1.4,19,15,1,0,0.75,0.75,4.3,4.3,18.3,3,tr_00001 -S 31,INTERNAL -Q 0 -S 30,INTERNAL -Q 0 -S 29,INTERNAL -Q 0 -S 28,INTERNAL -Q 0 -S 27,INTERNAL -Q 0.00170541 -S 26,INTERNAL -Q 0 -S 25,INTERNAL -Q 0 -S 24,EXTERNAL,q -Q 0.00615082 -S 23,INTERNAL -Q 0 -S 22,INTERNAL,y -Q 0.00480814 -S 21,INTERNAL,sff_s -Q 0.00671219 -S 20,INTERNAL -Q 0 -S 19,INTERNAL,nckr -Q 0.0114885 -S 18,INTERNAL,ckr -Q 0.0113072 -S 17,INTERNAL -Q 0 -S 16,INTERNAL,sff_m -Q 0.00642301 -S 15,EXTERNAL,ck -Q 0.00323647 -S 14,EXTERNAL,cmd0 -Q 0.00553121 -S 13,EXTERNAL,i0 -Q 0.00386191 -S 12,INTERNAL -Q 0.0057783 -S 11,INTERNAL -Q 0 -S 10,EXTERNAL,i2 -Q 0.0021309 -S 9,EXTERNAL,i1 -Q 0.0025589 -S 8,EXTERNAL,cmd1 -Q 0.00604152 -S 7,EXTERNAL,vdd -Q 0.0159513 -S 6,INTERNAL,u -Q 0.0112516 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00170541 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00547335 -S 1,EXTERNAL,vss -Q 0.0145999 -EOF diff --git a/alliance/share/cells/sxlib/sff3_x4.ap b/alliance/share/cells/sxlib/sff3_x4.ap deleted file mode 100644 index 347549d1..00000000 --- a/alliance/share/cells/sxlib/sff3_x4.ap +++ /dev/null @@ -1,341 +0,0 @@ -V ALLIANCE : 6 -H sff3_x4,P, 6/ 9/2000,100 -A 0,0,14000,5000 -R 4500,2500,ref_ref,i0_25 -R 4000,3000,ref_ref,i0_30 -R 4000,2000,ref_ref,i0_20 -R 3500,3000,ref_ref,cmd0_30 -R 3500,2500,ref_ref,cmd0_25 -R 3500,2000,ref_ref,cmd0_20 -R 2500,2500,ref_ref,i1_25 -R 1500,2500,ref_ref,i2_25 -R 500,3500,ref_ref,cmd1_35 -R 500,3000,ref_ref,cmd1_30 -R 500,2500,ref_ref,cmd1_25 -R 500,2000,ref_ref,cmd1_20 -R 500,1500,ref_ref,cmd1_15 -R 13000,3500,ref_ref,q_35 -R 13000,4000,ref_ref,q_40 -R 13000,2000,ref_ref,q_20 -R 13000,1500,ref_ref,q_15 -R 13000,2500,ref_ref,q_25 -R 13000,3000,ref_ref,q_30 -R 13000,1000,ref_ref,q_10 -R 6000,2000,ref_ref,ck_20 -R 6000,1500,ref_ref,ck_15 -R 6000,2500,ref_ref,ck_25 -R 6000,3000,ref_ref,ck_30 -R 6000,3500,ref_ref,ck_35 -R 6000,1000,ref_ref,ck_10 -S 4400,3000,4600,3000,300,*,RIGHT,POLY -S 4400,2000,4600,2000,300,*,RIGHT,POLY -S 1800,3500,2000,3500,300,*,RIGHT,POLY -S 1800,1500,2000,1500,300,*,RIGHT,POLY -S 13000,1000,13000,4000,200,*,DOWN,ALU1 -S 4000,2000,4000,2000,200,i0,LEFT,CALU1 -S 4000,3000,4000,3000,200,i0,LEFT,CALU1 -S 4500,2500,4500,2500,200,i0,LEFT,CALU1 -S 3500,2000,3500,3000,200,cmd0,DOWN,CALU1 -S 2500,2500,2500,2500,200,i1,LEFT,CALU1 -S 1500,2500,1500,2500,200,i2,LEFT,CALU1 -S 500,1500,500,3500,200,cmd1,DOWN,CALU1 -S 13000,1000,13000,4000,200,q,DOWN,CALU1 -S 6000,1000,6000,3500,200,ck,DOWN,CALU1 -S 5000,1800,5000,3000,100,*,DOWN,ALU1 -S 4900,1700,5000,1700,100,*,LEFT,ALU1 -S 3500,2500,3900,2500,200,*,RIGHT,ALU1 -S 4900,1500,4900,1700,200,*,DOWN,ALU1 -S 4900,3500,4900,4000,100,*,DOWN,ALU1 -S 4000,3000,4400,3000,200,*,RIGHT,ALU1 -S 4000,2000,4400,2000,200,*,RIGHT,ALU1 -S 3500,2000,3500,3000,100,*,DOWN,ALU1 -S 3000,2000,3000,3500,100,*,UP,ALU1 -S 4900,3000,5000,3000,100,*,RIGHT,ALU1 -S 4400,2000,4400,3000,100,*,UP,ALU1 -S 3400,1500,4900,1500,100,*,RIGHT,ALU1 -S 1000,3000,1800,3000,100,*,LEFT,ALU1 -S 1100,4000,3300,4000,100,*,RIGHT,ALU1 -S 2300,1500,2800,1500,100,*,RIGHT,ALU1 -S 2800,1500,2800,2000,100,*,UP,ALU1 -S 500,3500,1800,3500,100,*,LEFT,ALU1 -S 500,4000,500,4600,200,*,UP,ALU1 -S 2000,2000,2000,3000,100,*,UP,ALU1 -S 1000,1800,1000,3000,100,*,UP,ALU1 -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 1800,1500,1800,2000,100,*,UP,ALU1 -S 1800,2000,1900,2000,100,*,RIGHT,ALU1 -S 2300,3500,5500,3500,100,*,RIGHT,ALU1 -S 2800,2000,3000,2000,100,*,RIGHT,ALU1 -S 1800,3000,2500,3000,100,*,LEFT,ALU1 -S 5500,1000,5500,3500,100,*,DOWN,ALU1 -S 4900,1000,5500,1000,100,*,RIGHT,ALU1 -S 500,400,500,1000,200,*,DOWN,ALU1 -S 1100,1000,3300,1000,100,*,RIGHT,ALU1 -S 3500,1500,3500,3600,100,*,UP,POLY -S 3500,3600,3600,3600,100,*,RIGHT,POLY -S 4400,3000,4600,3000,100,*,RIGHT,POLY -S 4600,3000,4600,3600,100,*,UP,POLY -S 4000,1900,4000,3300,100,*,DOWN,POLY -S 4500,2000,4600,2000,100,*,RIGHT,POLY -S 4600,1100,4600,2000,100,*,DOWN,POLY -S 4200,1100,4200,1500,100,*,UP,POLY -S 5200,2000,5200,2600,100,*,DOWN,POLY -S 4000,3600,4200,3600,100,*,LEFT,POLY -S 4000,3300,4000,3600,100,*,UP,POLY -S 3000,1300,3000,3600,100,*,DOWN,POLY -S 3600,1100,3800,1100,100,*,RIGHT,POLY -S 3300,1500,3400,1500,100,*,LEFT,POLY -S 4000,2500,5200,2500,100,*,RIGHT,POLY -S 3800,1100,3800,1900,100,*,DOWN,POLY -S 3800,1900,4000,1900,100,*,LEFT,POLY -S 2000,2000,2000,3600,100,*,DOWN,POLY -S 500,2500,800,2500,300,*,RIGHT,POLY -S 800,2100,800,2600,100,*,DOWN,POLY -S 1800,1500,2000,1500,100,*,RIGHT,POLY -S 2600,3000,2600,3600,100,*,UP,POLY -S 2600,1300,2600,2000,100,*,UP,POLY -S 2000,1300,2000,1500,100,*,DOWN,POLY -S 1400,1300,1400,3600,100,*,DOWN,POLY -S 2500,2500,3000,2500,100,*,RIGHT,POLY -S 2000,2000,2600,2000,100,*,RIGHT,POLY -S 4900,1500,4900,1700,300,*,DOWN,NDIF -S 5200,1300,5200,2000,100,*,DOWN,NTRANS -S 1100,1600,1100,1900,300,*,UP,NDIF -S 800,1400,800,2100,100,*,DOWN,NTRANS -S 3300,400,3300,1100,300,*,DOWN,NDIF -S 4600,200,4600,1100,100,*,UP,NTRANS -S 4900,500,4900,1000,300,*,UP,NDIF -S 3600,200,3600,1100,100,*,UP,NTRANS -S 3900,400,3900,900,200,*,DOWN,NDIF -S 4200,200,4200,1100,100,*,UP,NTRANS -S 2000,400,2000,1300,100,*,UP,NTRANS -S 2600,400,2600,1300,100,*,UP,NTRANS -S 3000,400,3000,1300,100,*,UP,NTRANS -S 500,1000,500,1900,300,*,DOWN,NDIF -S 1400,400,1400,1300,100,*,UP,NTRANS -S 1100,600,1100,1000,300,*,DOWN,NDIF -S 1700,600,1700,1100,200,*,DOWN,NDIF -S 2300,600,2300,1600,300,*,UP,NDIF -S 4900,3800,4900,4700,300,*,UP,PDIF -S 3900,3800,3900,4700,200,*,UP,PDIF -S 4600,3600,4600,4900,100,*,UP,PTRANS -S 3300,3800,3300,4700,200,*,UP,PDIF -S 4900,2800,4900,3400,300,*,UP,PDIF -S 5200,2600,5200,3600,100,*,UP,PTRANS -S 4200,3600,4200,4900,100,*,UP,PTRANS -S 3600,3600,3600,4900,100,*,UP,PTRANS -S 3000,3600,3000,4900,100,*,UP,PTRANS -S 2600,3600,2600,4900,100,*,UP,PTRANS -S 1100,2800,1100,3400,300,*,UP,PDIF -S 800,2600,800,3600,100,*,UP,PTRANS -S 500,2800,500,4000,300,*,UP,PDIF -S 2000,3600,2000,4900,100,*,UP,PTRANS -S 2300,3500,2300,4700,300,*,UP,PDIF -S 1700,3800,1700,4700,200,*,DOWN,PDIF -S 1400,3600,1400,4900,100,*,UP,PTRANS -S 1100,3800,1100,4700,300,*,UP,PDIF -S 10000,3500,10700,3500,100,*,LEFT,ALU1 -S 13700,3000,13700,4500,200,*,DOWN,ALU1 -S 12500,3000,12500,4500,200,*,DOWN,ALU1 -S 12400,2500,13100,2500,100,*,RIGHT,ALU1 -S 12400,1500,13100,1500,100,*,RIGHT,ALU1 -S 9500,3000,10200,3000,100,*,RIGHT,ALU1 -S 11300,2000,11300,3500,100,*,DOWN,ALU1 -S 9500,1500,10200,1500,100,*,LEFT,ALU1 -S 11300,4000,11900,4000,100,*,RIGHT,ALU1 -S 8900,3500,9500,3500,100,*,RIGHT,ALU1 -S 8000,1500,8000,4000,100,u,DOWN,ALU1 -S 8500,1500,8500,2500,100,*,DOWN,ALU1 -S 11900,2000,12400,2000,100,*,RIGHT,ALU1 -S 10700,1000,10700,4000,100,y,DOWN,ALU1 -S 8900,1000,9500,1000,100,*,RIGHT,ALU1 -S 11300,1000,11900,1000,100,*,RIGHT,ALU1 -S 13700,500,13700,1000,200,*,DOWN,ALU1 -S 12500,500,12500,1000,200,*,DOWN,ALU1 -S 9500,1000,9500,3500,100,sff_m,DOWN,ALU1 -S 11900,1000,11900,4000,100,sff_s,DOWN,ALU1 -S 10000,1000,10700,1000,100,*,RIGHT,ALU1 -S 12200,2500,12500,2500,300,*,RIGHT,POLY -S 12200,1500,12500,1500,300,*,RIGHT,POLY -S 12800,1400,12800,2600,100,*,DOWN,POLY -S 11600,1400,11600,2500,100,*,DOWN,POLY -S 8900,2000,9200,2000,300,*,RIGHT,POLY -S 11000,2000,11300,2000,300,*,RIGHT,POLY -S 9200,1400,9200,2000,100,*,DOWN,POLY -S 11000,2500,11000,3600,100,*,DOWN,POLY -S 10400,3000,10400,3600,100,*,DOWN,POLY -S 11000,1400,11000,2000,100,*,DOWN,POLY -S 10100,1500,10400,1500,300,*,RIGHT,POLY -S 9800,3500,10100,3500,300,*,RIGHT,POLY -S 11300,3500,11600,3500,300,*,RIGHT,POLY -S 10100,3000,10400,3000,300,*,RIGHT,POLY -S 12200,2400,12200,3600,100,*,DOWN,POLY -S 12400,2000,13400,2000,300,*,RIGHT,POLY -S 13400,1400,13400,2600,100,*,DOWN,POLY -S 9200,2500,9200,3100,100,*,DOWN,POLY -S 7100,3100,7400,3100,100,*,RIGHT,POLY -S 7100,1400,7400,1400,100,*,RIGHT,POLY -S 7100,1400,7100,3100,100,*,DOWN,POLY -S 7500,2000,11000,2000,100,ckr,RIGHT,POLY -S 9800,1000,10100,1000,300,*,RIGHT,POLY -S 10400,900,10400,1500,100,*,UP,POLY -S 11300,300,11900,300,300,*,RIGHT,PTIE -S 8300,300,8900,300,300,*,RIGHT,PTIE -S 8600,600,8600,1400,100,*,UP,NTRANS -S 12200,600,12200,1400,100,*,UP,NTRANS -S 11600,600,11600,1400,100,*,UP,NTRANS -S 11000,600,11000,1400,100,*,UP,NTRANS -S 9800,100,9800,900,100,*,UP,NTRANS -S 9200,600,9200,1400,100,*,UP,NTRANS -S 10700,300,10700,700,300,*,DOWN,NDIF -S 10400,100,10400,900,100,*,UP,NTRANS -S 12500,300,12500,1200,300,*,DOWN,NDIF -S 10700,300,10700,1200,300,*,DOWN,NDIF -S 11300,800,11300,1200,300,*,DOWN,NDIF -S 12800,100,12800,1400,100,*,UP,NTRANS -S 7100,800,7100,1200,300,*,DOWN,NDIF -S 10100,300,10100,700,300,*,DOWN,NDIF -S 8300,800,8300,1200,300,*,DOWN,NDIF -S 9500,300,9500,1200,300,*,DOWN,NDIF -S 8900,800,8900,1200,300,*,DOWN,NDIF -S 13700,300,13700,1200,300,*,DOWN,NDIF -S 13400,100,13400,1400,100,*,UP,NTRANS -S 13100,300,13100,1200,300,*,DOWN,NDIF -S 11900,800,11900,1200,300,*,DOWN,NDIF -S 7700,400,7700,1200,300,*,DOWN,NDIF -S 8000,600,8000,1400,100,*,UP,NTRANS -S 7400,600,7400,1400,100,*,UP,NTRANS -S 11000,3600,11000,4900,100,*,DOWN,PTRANS -S 9800,3600,9800,4900,100,*,DOWN,PTRANS -S 9200,3100,9200,4400,100,*,DOWN,PTRANS -S 12200,3600,12200,4900,100,*,DOWN,PTRANS -S 11600,3600,11600,4900,100,*,DOWN,PTRANS -S 13700,2800,13700,4700,300,*,DOWN,PDIF -S 13400,2600,13400,4900,100,*,DOWN,PTRANS -S 13100,2800,13100,4700,300,*,DOWN,PDIF -S 10400,3600,10400,4900,100,*,UP,PTRANS -S 7100,3300,7100,4200,300,*,UP,PDIF -S 8600,3100,8600,4400,100,*,DOWN,PTRANS -S 9500,3300,9500,4700,300,*,UP,PDIF -S 8900,3300,8900,4200,300,*,UP,PDIF -S 10000,3800,10000,4700,300,*,DOWN,PDIF -S 11300,3800,11300,4700,300,*,DOWN,PDIF -S 10600,3800,10600,4700,300,*,DOWN,PDIF -S 11900,3800,11900,4700,300,*,UP,PDIF -S 12500,2800,12500,4700,300,*,DOWN,PDIF -S 12800,2600,12800,4900,100,*,DOWN,PTRANS -S 8300,3300,8300,4200,300,*,UP,PDIF -S 7700,3300,7700,4600,300,*,UP,PDIF -S 8000,3100,8000,4400,100,*,DOWN,PTRANS -S 7400,3100,7400,4400,100,*,DOWN,PTRANS -S 0,3900,14000,3900,2400,*,RIGHT,NWELL -S 0,4700,14000,4700,600,vdd,RIGHT,CALU1 -S 0,300,14000,300,600,vss,RIGHT,CALU1 -S 4900,4000,8000,4000,100,*,RIGHT,ALU1 -S 6000,1000,6000,3500,100,*,DOWN,ALU1 -S 6100,1400,6100,3100,100,*,DOWN,POLY -S 6100,3100,6100,4400,100,*,DOWN,PTRANS -S 6100,600,6100,1400,100,*,UP,NTRANS -S 6400,800,6400,1200,300,*,DOWN,NDIF -S 6400,3300,6400,4200,300,*,UP,PDIF -S 5600,2800,5600,4600,500,*,DOWN,PDIF -S 5600,400,5600,1800,500,*,DOWN,NDIF -S 6500,3300,6500,4200,300,*,UP,PDIF -S 6500,800,6500,1200,300,*,DOWN,NDIF -S 6500,1000,6500,3500,100,*,DOWN,ALU1 -S 8600,2950,9000,2950,100,*,RIGHT,ALU1 -S 7100,1050,7500,1050,100,*,RIGHT,ALU1 -S 9000,2000,9000,2950,100,*,UP,ALU1 -S 7100,3450,7500,3450,100,*,LEFT,ALU1 -S 7500,1050,7500,3450,100,*,UP,ALU1 -S 6600,2500,11600,2500,100,nckr,RIGHT,POLY -V 5500,4500,CONT_DIF_P,* -V 4400,3000,CONT_POLY,* -V 4400,2000,CONT_POLY,* -V 3900,2500,CONT_POLY,* -V 4200,1500,CONT_POLY,* -V 3400,1500,CONT_POLY,* -V 2500,3000,CONT_POLY,* -V 1500,2500,CONT_POLY,* -V 2500,2500,CONT_POLY,* -V 500,2500,CONT_POLY,* -V 1800,1500,CONT_POLY,* -V 1800,3500,CONT_POLY,* -V 500,400,CONT_BODY_P,* -V 4900,1700,CONT_DIF_N,* -V 2300,1500,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 1100,1800,CONT_DIF_N,* -V 3300,1000,CONT_DIF_N,* -V 3900,500,CONT_DIF_N,* -V 4900,1000,CONT_DIF_N,* -V 5500,500,CONT_DIF_N,* -V 500,1000,CONT_DIF_N,* -V 1100,1000,CONT_DIF_N,* -V 3300,4000,CONT_DIF_P,* -V 3900,4500,CONT_DIF_P,* -V 4900,4000,CONT_DIF_P,* -V 4900,3000,CONT_DIF_P,* -V 2300,3500,CONT_DIF_P,* -V 1100,4000,CONT_DIF_P,* -V 1100,3000,CONT_DIF_P,* -V 500,4000,CONT_DIF_P,* -V 500,4600,CONT_BODY_N,* -V 10000,3500,CONT_POLY,* -V 11400,3500,CONT_POLY,* -V 9000,2000,CONT_POLY,* -V 10200,3000,CONT_POLY,* -V 11200,2000,CONT_POLY,* -V 10200,1500,CONT_POLY,* -V 12400,1500,CONT_POLY,* -V 12400,2500,CONT_POLY,* -V 8500,2500,CONT_POLY,* -V 12400,2000,CONT_POLY,* -V 7500,2000,CONT_POLY,* -V 8600,3000,CONT_POLY,* -V 8000,3000,CONT_POLY,* -V 8600,1500,CONT_POLY,* -V 8000,1500,CONT_POLY,* -V 10000,1000,CONT_POLY,* -V 7100,300,CONT_BODY_P,* -V 8900,300,CONT_BODY_P,* -V 11300,300,CONT_BODY_P,* -V 11900,300,CONT_BODY_P,* -V 8300,300,CONT_BODY_P,* -V 7100,1000,CONT_DIF_N,* -V 13100,1000,CONT_DIF_N,* -V 12500,1000,CONT_DIF_N,* -V 13700,1000,CONT_DIF_N,* -V 12500,500,CONT_DIF_N,* -V 13700,500,CONT_DIF_N,* -V 10700,1000,CONT_DIF_N,* -V 8900,1000,CONT_DIF_N,* -V 11300,1000,CONT_DIF_N,* -V 10100,500,CONT_DIF_N,* -V 7700,500,CONT_DIF_N,* -V 12500,3000,CONT_DIF_P,* -V 13100,3000,CONT_DIF_P,* -V 13700,3000,CONT_DIF_P,* -V 10700,4000,CONT_DIF_P,* -V 10100,4500,CONT_DIF_P,* -V 13100,4000,CONT_DIF_P,* -V 13700,3500,CONT_DIF_P,* -V 13700,4000,CONT_DIF_P,* -V 12500,4500,CONT_DIF_P,* -V 7100,3500,CONT_DIF_P,* -V 13700,4500,CONT_DIF_P,* -V 12500,4000,CONT_DIF_P,* -V 12500,3500,CONT_DIF_P,* -V 8900,3500,CONT_DIF_P,* -V 13100,3500,CONT_DIF_P,* -V 8900,4700,CONT_BODY_N,* -V 11300,4000,CONT_DIF_P,* -V 7100,4700,CONT_BODY_N,* -V 7700,4600,CONT_DIF_P,* -V 6000,2500,CONT_POLY,* -V 6600,2500,CONT_POLY,* -V 6500,1000,CONT_DIF_N,* -V 6500,3500,CONT_DIF_P,* -V 6400,4700,CONT_BODY_N,* -V 6400,300,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/sff3_x4.vbe b/alliance/share/cells/sxlib/sff3_x4.vbe deleted file mode 100644 index a1953ab9..00000000 --- a/alliance/share/cells/sxlib/sff3_x4.vbe +++ /dev/null @@ -1,65 +0,0 @@ -ENTITY sff3_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 7000; - CONSTANT cin_ck : NATURAL := 8; - CONSTANT cin_cmd0 : NATURAL := 15; - CONSTANT cin_cmd1 : NATURAL := 15; - CONSTANT cin_i0 : NATURAL := 9; - CONSTANT cin_i1 : NATURAL := 8; - CONSTANT cin_i2 : NATURAL := 8; - CONSTANT rdown_ck_q : NATURAL := 890; - CONSTANT rup_ck_q : NATURAL := 810; - CONSTANT taf_ck_q : NATURAL := 600; - CONSTANT tar_ck_q : NATURAL := 600; - CONSTANT thf_ck_q : NATURAL := 0; - CONSTANT thf_cmd0_ck : NATURAL := 0; - CONSTANT thf_cmd1_ck : NATURAL := 0; - CONSTANT thf_i0_ck : NATURAL := 0; - CONSTANT thf_i1_ck : NATURAL := 0; - CONSTANT thf_i2_ck : NATURAL := 0; - CONSTANT thr_ck_q : NATURAL := 0; - CONSTANT thr_cmd0_ck : NATURAL := 0; - CONSTANT thr_cmd1_ck : NATURAL := 0; - CONSTANT thr_i0_ck : NATURAL := 0; - CONSTANT thr_i1_ck : NATURAL := 0; - CONSTANT thr_i2_ck : NATURAL := 0; - CONSTANT tsf_cmd0_ck : NATURAL := 1200; - CONSTANT tsf_cmd1_ck : NATURAL := 1200; - CONSTANT tsf_i0_ck : NATURAL := 1200; - CONSTANT tsf_i1_ck : NATURAL := 1200; - CONSTANT tsf_i2_ck : NATURAL := 1200; - CONSTANT tsr_cmd0_ck : NATURAL := 1100; - CONSTANT tsr_cmd1_ck : NATURAL := 1100; - CONSTANT tsr_i0_ck : NATURAL := 850; - CONSTANT tsr_i1_ck : NATURAL := 950; - CONSTANT tsr_i2_ck : NATURAL := 950; - CONSTANT transistors : NATURAL := 42 -); -PORT ( - ck : in BIT; - cmd0 : in BIT; - cmd1 : in BIT; - i0 : in BIT; - i1 : in BIT; - i2 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END sff3_x4; - -ARCHITECTURE behaviour_data_flow OF sff3_x4 IS - SIGNAL sff_m : REG_BIT REGISTER; - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on sff3_x4" - SEVERITY WARNING; - - label0 : BLOCK ((ck and not (ck'STABLE)) = '1') - BEGIN - sff_m <= GUARDED ((not (cmd0) and i0) or (cmd0 and ((cmd1 and i1) or (not (cmd1) and i2)))); - END BLOCK label0; - - q <= sff_m after 2400 ps; -END; diff --git a/alliance/share/cells/sxlib/sff3_x4.vhd b/alliance/share/cells/sxlib/sff3_x4.vhd deleted file mode 100644 index a99d02f2..00000000 --- a/alliance/share/cells/sxlib/sff3_x4.vhd +++ /dev/null @@ -1,31 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY sff3_x4 IS -PORT( - ck : IN STD_LOGIC; - cmd0 : IN STD_LOGIC; - cmd1 : IN STD_LOGIC; - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - i2 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END sff3_x4; - -ARCHITECTURE RTL OF sff3_x4 IS - SIGNAL sff_m : STD_LOGIC; -BEGIN - q <= sff_m; - PROCESS ( ck ) - BEGIN - IF ((ck = '1') AND ck'EVENT) - THEN sff_m <= ((NOT(cmd0) AND i0) OR (cmd0 AND ((cmd1 AND i1) OR (NOT(cmd1) AND i2)))); - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/sxlib.cct b/alliance/share/cells/sxlib/sxlib.cct deleted file mode 100644 index c13bceff..00000000 --- a/alliance/share/cells/sxlib/sxlib.cct +++ /dev/null @@ -1,1018 +0,0 @@ -Circuit a2_x2 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 and i1) ; -EndCircuit -Circuit a2_x4 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 and i1) ; -EndCircuit -Circuit a3_x2 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) and i2) ; -EndCircuit -Circuit a3_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) and i2) ; -EndCircuit -Circuit a4_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) and i2) and i3) ; -EndCircuit -Circuit a4_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) and i2) and i3) ; -EndCircuit -Circuit an12_x1 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (not i0 and i1) ; -EndCircuit -Circuit an12_x4 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (not i0 and i1) ; -EndCircuit -Circuit ao22_x2 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) and i2) ; -EndCircuit -Circuit ao22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) and i2) ; -EndCircuit -Circuit ao2o22_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) and (i2 or i3)) ; -EndCircuit -Circuit ao2o22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) and (i2 or i3)) ; -EndCircuit -Circuit buf_x2 ( - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := i ; -EndCircuit -Circuit buf_x4 ( - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := i ; -EndCircuit -Circuit buf_x8 ( - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := i ; -EndCircuit -Circuit fulladder_x2 ( - Input a1 , - Input a2 , - Input a3 , - Input a4 , - Input b1 , - Input b2 , - Input b3 , - Input b4 , - Input cin1 , - Input cin2 , - Input cin3 , - Output cout , - Output sout , - Supply1 vdd , - Supply0 vss - ); -WIRE ncout := not ((a1 and b1) or ((a2 or b2) and cin1)) ; -WIRE sout := (((a3 and b3) and cin2) or (((a4 or b4) or cin3) and ncout)) ; -WIRE cout := not ncout ; -EndCircuit -Circuit fulladder_x4 ( - Input a1 , - Input a2 , - Input a3 , - Input a4 , - Input b1 , - Input b2 , - Input b3 , - Input b4 , - Input cin1 , - Input cin2 , - Input cin3 , - Output cout , - Output sout , - Supply1 vdd , - Supply0 vss - ); -WIRE ncout := not ((a1 and b1) or ((a2 or b2) and cin1)) ; -WIRE sout := (((a3 and b3) and cin2) or (((a4 or b4) or cin3) and ncout)) ; -WIRE cout := not ncout ; -EndCircuit -Circuit halfadder_x2 ( - Input a , - Input b , - Output cout , - Output sout , - Supply1 vdd , - Supply0 vss - ); -WIRE sout := (a xor b) ; -WIRE cout := (a and b) ; -EndCircuit -Circuit halfadder_x4 ( - Input a , - Input b , - Output cout , - Output sout , - Supply1 vdd , - Supply0 vss - ); -WIRE sout := (a xor b) ; -WIRE cout := (a and b) ; -EndCircuit -Circuit inv_x1 ( - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not i ; -EndCircuit -Circuit inv_x2 ( - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not i ; -EndCircuit -Circuit inv_x4 ( - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not i ; -EndCircuit -Circuit inv_x8 ( - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not i ; -EndCircuit -Circuit mx2_x2 ( - Input cmd , - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i1 and cmd) or (not cmd and i0)) ; -EndCircuit -Circuit mx2_x4 ( - Input cmd , - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i1 and cmd) or (not cmd and i0)) ; -EndCircuit -Circuit mx3_x2 ( - Input cmd0 , - Input cmd1 , - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((not cmd0 and i0) or (cmd0 and ((cmd1 and i1) or (not cmd1 and i2)))) ; -EndCircuit -Circuit mx3_x4 ( - Input cmd0 , - Input cmd1 , - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((not cmd0 and i0) or (cmd0 and ((cmd1 and i1) or (not cmd1 and i2)))) ; -EndCircuit -Circuit na2_x1 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 and i1) ; -EndCircuit -Circuit na2_x4 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 and i1) ; -EndCircuit -Circuit na3_x1 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) and i2) ; -EndCircuit -Circuit na3_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) and i2) ; -EndCircuit -Circuit na4_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) and i2) and i3) ; -EndCircuit -Circuit na4_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) and i2) and i3) ; -EndCircuit -Circuit nao22_x1 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) and i2) ; -EndCircuit -Circuit nao22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) and i2) ; -EndCircuit -Circuit nao2o22_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) and (i2 or i3)) ; -EndCircuit -Circuit nao2o22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) and (i2 or i3)) ; -EndCircuit -Circuit nmx2_x1 ( - Input cmd , - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and not cmd) or (i1 and cmd)) ; -EndCircuit -Circuit nmx2_x4 ( - Input cmd , - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and not cmd) or (i1 and cmd)) ; -EndCircuit -Circuit nmx3_x1 ( - Input cmd0 , - Input cmd1 , - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((not cmd0 and i0) or (cmd0 and ((cmd1 and i1) or (not cmd1 and i2)))) ; -EndCircuit -Circuit nmx3_x4 ( - Input cmd0 , - Input cmd1 , - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((not cmd0 and i0) or (cmd0 and ((cmd1 and i1) or (not cmd1 and i2)))) ; -EndCircuit -Circuit no2_x1 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 or i1) ; -EndCircuit -Circuit no2_x4 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 or i1) ; -EndCircuit -Circuit no3_x1 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) or i2) ; -EndCircuit -Circuit no3_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 or i1) or i2) ; -EndCircuit -Circuit no4_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 or i1) or i2) or i3) ; -EndCircuit -Circuit no4_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 or i1) or i2) or i3) ; -EndCircuit -Circuit noa22_x1 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or i2) ; -EndCircuit -Circuit noa22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or i2) ; -EndCircuit -Circuit noa2a22_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or (i2 and i3)) ; -EndCircuit -Circuit noa2a22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or (i2 and i3)) ; -EndCircuit -Circuit noa2a2a23_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) or (i2 and i3)) or (i4 and i5)) ; -EndCircuit -Circuit noa2a2a23_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) or (i2 and i3)) or (i4 and i5)) ; -EndCircuit -Circuit noa2a2a2a24_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Input i7 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) ; -EndCircuit -Circuit noa2a2a2a24_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Input i7 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) ; -EndCircuit -Circuit noa2ao222_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or ((i2 or i3) and i4)) ; -EndCircuit -Circuit noa2ao222_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not ((i0 and i1) or ((i2 or i3) and i4)) ; -EndCircuit -Circuit noa3ao322_x1 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) and i2) or (((i3 or i4) or i5) and i6)) ; -EndCircuit -Circuit noa3ao322_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (((i0 and i1) and i2) or (((i3 or i4) or i5) and i6)) ; -EndCircuit -Circuit nts_x1 ( - Input cmd , - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE commande_0_nq := cmd ; -WIRE data_0_nq := not i ; -TRI1 nq ; - BUFIF1 tri_0_nq (nq,data_0_nq,commande_0_nq) ; -EndCircuit -Circuit nts_x2 ( - Input cmd , - Input i , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE commande_0_nq := cmd ; -WIRE data_0_nq := not i ; -TRI1 nq ; - BUFIF1 tri_0_nq (nq,data_0_nq,commande_0_nq) ; -EndCircuit -Circuit nxr2_x1 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 xor i1) ; -EndCircuit -Circuit nxr2_x4 ( - Input i0 , - Input i1 , - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := not (i0 xor i1) ; -EndCircuit -Circuit o2_x2 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 or i1) ; -EndCircuit -Circuit o2_x4 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 or i1) ; -EndCircuit -Circuit o3_x2 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) or i2) ; -EndCircuit -Circuit o3_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 or i1) or i2) ; -EndCircuit -Circuit o4_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 or i1) or i2) or i3) ; -EndCircuit -Circuit o4_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 or i1) or i2) or i3) ; -EndCircuit -Circuit oa22_x2 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or i2) ; -EndCircuit -Circuit oa22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or i2) ; -EndCircuit -Circuit oa2a22_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or (i2 and i3)) ; -EndCircuit -Circuit oa2a22_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or (i2 and i3)) ; -EndCircuit -Circuit oa2a2a23_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) or (i2 and i3)) or (i4 and i5)) ; -EndCircuit -Circuit oa2a2a23_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) or (i2 and i3)) or (i4 and i5)) ; -EndCircuit -Circuit oa2a2a2a24_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Input i7 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) ; -EndCircuit -Circuit oa2a2a2a24_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Input i7 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((((i0 and i1) or (i2 and i3)) or (i4 and i5)) or (i6 and i7)) ; -EndCircuit -Circuit oa2ao222_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or (i4 and (i2 or i3))) ; -EndCircuit -Circuit oa2ao222_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := ((i0 and i1) or (i4 and (i2 or i3))) ; -EndCircuit -Circuit oa3ao322_x2 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) and i2) or (i6 and ((i3 or i4) or i5))) ; -EndCircuit -Circuit oa3ao322_x4 ( - Input i0 , - Input i1 , - Input i2 , - Input i3 , - Input i4 , - Input i5 , - Input i6 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (((i0 and i1) and i2) or (i6 and ((i3 or i4) or i5))) ; -EndCircuit -Circuit on12_x1 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (not i0 or i1) ; -EndCircuit -Circuit on12_x4 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (not i0 or i1) ; -EndCircuit -Circuit one_x0 ( - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := 1 ; -EndCircuit -Circuit rowend_x0 ( - Supply1 vdd , - Supply0 vss - ); -EndCircuit -Circuit sff1_x4 ( - Input ck , - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE sff_m_bcond_0 := ck ; -REGISTER (1,1) sff_m ; -WHEN sff_m_bcond_0 (0 TO 1) DO sff_m := i ; -WIRE q := sff_m ; -EndCircuit -Circuit sff2_x4 ( - Input ck , - Input cmd , - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE sff_m_bcond_0 := ck ; -REGISTER (1,1) sff_m ; -WHEN sff_m_bcond_0 (0 TO 1) DO sff_m := ((i1 and cmd) or (i0 and not cmd)) ; -WIRE q := sff_m ; -EndCircuit -Circuit sff3_x4 ( - Input ck , - Input cmd0 , - Input cmd1 , - Input i0 , - Input i1 , - Input i2 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE sff_m_bcond_0 := ck ; -REGISTER (1,1) sff_m ; -WHEN sff_m_bcond_0 (0 TO 1) DO sff_m := ((not cmd0 and i0) or (cmd0 and ((cmd1 and i1) or (not cmd1 and i2)))) ; -WIRE q := sff_m ; -EndCircuit -Circuit tie_x0 ( - Supply1 vdd , - Supply0 vss - ); -EndCircuit -Circuit ts_x4 ( - Input cmd , - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE commande_0_q := cmd ; -WIRE data_0_q := i ; -TRI1 q ; - BUFIF1 tri_0_q (q,data_0_q,commande_0_q) ; -EndCircuit -Circuit ts_x8 ( - Input cmd , - Input i , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE commande_0_q := cmd ; -WIRE data_0_q := i ; -TRI1 q ; - BUFIF1 tri_0_q (q,data_0_q,commande_0_q) ; -EndCircuit -Circuit xr2_x1 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 xor i1) ; -EndCircuit -Circuit xr2_x4 ( - Input i0 , - Input i1 , - Output q , - Supply1 vdd , - Supply0 vss - ); -WIRE q := (i0 xor i1) ; -EndCircuit -Circuit zero_x0 ( - Output nq , - Supply1 vdd , - Supply0 vss - ); -WIRE nq := 0 ; -EndCircuit diff --git a/alliance/share/cells/sxlib/sxlib.db b/alliance/share/cells/sxlib/sxlib.db deleted file mode 100644 index c7915a1b..00000000 Binary files a/alliance/share/cells/sxlib/sxlib.db and /dev/null differ diff --git a/alliance/share/cells/sxlib/sxlib.lef b/alliance/share/cells/sxlib/sxlib.lef deleted file mode 100644 index cb2f2744..00000000 --- a/alliance/share/cells/sxlib/sxlib.lef +++ /dev/null @@ -1,8073 +0,0 @@ - -MACRO a2_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END a2_x2 - - -MACRO a2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END a2_x4 - - -MACRO a3_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END a3_x2 - - -MACRO a3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END a3_x4 - - -MACRO a4_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END a4_x2 - - -MACRO a4_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END a4_x4 - - -MACRO an12_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END an12_x1 - - -MACRO an12_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END an12_x4 - - -MACRO ao22_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END ao22_x2 - - -MACRO ao22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END ao22_x4 - - -MACRO ao2o22_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END ao2o22_x2 - - -MACRO ao2o22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END ao2o22_x4 - - -MACRO buf_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 20.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 17.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 17.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 18.50 41.00 ; - END -END buf_x2 - - -MACRO buf_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END buf_x4 - - -MACRO buf_x8 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END buf_x8 - - -MACRO fulladder_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 100.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN sout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END sout - PIN cout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END cout - PIN b4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 94.00 34.00 96.00 36.00 ; - RECT 94.00 29.00 96.00 31.00 ; - RECT 94.00 24.00 96.00 26.00 ; - RECT 94.00 19.00 96.00 21.00 ; - RECT 94.00 14.00 96.00 16.00 ; - END - END b4 - PIN a4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 89.00 34.00 91.00 36.00 ; - RECT 89.00 29.00 91.00 31.00 ; - RECT 89.00 24.00 91.00 26.00 ; - RECT 89.00 19.00 91.00 21.00 ; - RECT 89.00 14.00 91.00 16.00 ; - END - END a4 - PIN b1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END b1 - PIN a1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END a1 - PIN cin3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 84.00 29.00 86.00 31.00 ; - RECT 84.00 24.00 86.00 26.00 ; - RECT 84.00 19.00 86.00 21.00 ; - RECT 84.00 14.00 86.00 16.00 ; - END - END cin3 - PIN cin2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 29.00 71.00 31.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 69.00 14.00 71.00 16.00 ; - END - END cin2 - PIN b3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END b3 - PIN a3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - END - END a3 - PIN b2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END b2 - PIN a2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END a2 - PIN cin1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END cin1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 97.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 97.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 98.50 41.00 ; - END -END fulladder_x2 - - -MACRO fulladder_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 105.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN cout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END cout - PIN sout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - RECT 54.00 9.00 56.00 11.00 ; - END - END sout - PIN a3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - END - END a3 - PIN cin2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 74.00 29.00 76.00 31.00 ; - RECT 74.00 24.00 76.00 26.00 ; - RECT 74.00 19.00 76.00 21.00 ; - RECT 74.00 14.00 76.00 16.00 ; - END - END cin2 - PIN b3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 29.00 71.00 31.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 69.00 14.00 71.00 16.00 ; - END - END b3 - PIN cin3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 89.00 29.00 91.00 31.00 ; - RECT 89.00 24.00 91.00 26.00 ; - RECT 89.00 19.00 91.00 21.00 ; - RECT 89.00 14.00 91.00 16.00 ; - END - END cin3 - PIN a4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 94.00 34.00 96.00 36.00 ; - RECT 94.00 29.00 96.00 31.00 ; - RECT 94.00 24.00 96.00 26.00 ; - RECT 94.00 19.00 96.00 21.00 ; - RECT 94.00 14.00 96.00 16.00 ; - END - END a4 - PIN b4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 99.00 34.00 101.00 36.00 ; - RECT 99.00 29.00 101.00 31.00 ; - RECT 99.00 24.00 101.00 26.00 ; - RECT 99.00 19.00 101.00 21.00 ; - RECT 99.00 14.00 101.00 16.00 ; - END - END b4 - PIN b2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END b2 - PIN a2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END a2 - PIN cin1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END cin1 - PIN b1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END b1 - PIN a1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END a1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 102.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 102.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 103.50 41.00 ; - END -END fulladder_x4 - - -MACRO halfadder_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 80.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN sout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 74.00 39.00 76.00 41.00 ; - RECT 74.00 34.00 76.00 36.00 ; - RECT 74.00 29.00 76.00 31.00 ; - RECT 74.00 24.00 76.00 26.00 ; - RECT 74.00 19.00 76.00 21.00 ; - RECT 74.00 14.00 76.00 16.00 ; - RECT 74.00 9.00 76.00 11.00 ; - END - END sout - PIN cout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END cout - PIN b - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END b - PIN a - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END a - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 77.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 77.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 78.50 41.00 ; - END -END halfadder_x2 - - -MACRO halfadder_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 90.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN cout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END cout - PIN sout - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 79.00 39.00 81.00 41.00 ; - RECT 79.00 34.00 81.00 36.00 ; - RECT 79.00 29.00 81.00 31.00 ; - RECT 79.00 24.00 81.00 26.00 ; - RECT 79.00 19.00 81.00 21.00 ; - RECT 79.00 14.00 81.00 16.00 ; - RECT 79.00 9.00 81.00 11.00 ; - END - END sout - PIN a - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END a - PIN b - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END b - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 87.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 87.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 88.50 41.00 ; - END -END halfadder_x4 - - -MACRO inv_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 15.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 12.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 12.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 13.50 41.00 ; - END -END inv_x1 - - -MACRO inv_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 15.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 12.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 12.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 13.50 41.00 ; - END -END inv_x2 - - -MACRO inv_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 20.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 17.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 17.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 18.50 41.00 ; - END -END inv_x4 - - -MACRO inv_x8 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END inv_x8 - - -MACRO mx2_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END mx2_x2 - - -MACRO mx2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END cmd - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END mx2_x4 - - -MACRO mx3_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 65.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 39.00 61.00 41.00 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - LAYER L_ALU1 ; - RECT 59.00 14.00 61.00 16.00 ; - RECT 59.00 9.00 61.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - LAYER L_ALU1 ; - RECT 44.00 24.00 46.00 26.00 ; - LAYER L_ALU1 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i0 - PIN cmd0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END cmd0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END i2 - PIN cmd1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END cmd1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 62.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 62.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 63.50 41.00 ; - END -END mx3_x2 - - -MACRO mx3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 70.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 39.00 61.00 41.00 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - LAYER L_ALU1 ; - RECT 59.00 14.00 61.00 16.00 ; - RECT 59.00 9.00 61.00 11.00 ; - LAYER L_ALU1 ; - RECT 64.00 19.00 66.00 21.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 24.00 46.00 26.00 ; - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - LAYER L_ALU1 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i0 - PIN cmd1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END cmd1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END i1 - PIN cmd0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END cmd0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 67.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 67.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 68.50 41.00 ; - END -END mx3_x4 - - -MACRO na2_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 20.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 17.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 17.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 18.50 41.00 ; - END -END na2_x1 - - -MACRO na2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END na2_x4 - - -MACRO na3_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END na3_x1 - - -MACRO na3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END na3_x4 - - -MACRO na4_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END nq - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END na4_x1 - - -MACRO na4_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END i3 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END na4_x4 - - -MACRO nao22_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END nao22_x1 - - -MACRO nao22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 14.00 26.00 16.00 ; - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END nao22_x4 - - -MACRO nao2o22_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END nao2o22_x1 - - -MACRO nao2o22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - END - END i1 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - END -END nao2o22_x4 - - -MACRO nmx2_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 14.00 26.00 16.00 ; - LAYER L_ALU1 ; - RECT 19.00 9.00 21.00 11.00 ; - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END nq - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END cmd - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END nmx2_x1 - - -MACRO nmx2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END nmx2_x4 - - -MACRO nmx3_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - RECT 54.00 9.00 56.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - LAYER L_ALU1 ; - RECT 44.00 24.00 46.00 26.00 ; - LAYER L_ALU1 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i0 - PIN cmd1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END cmd1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END i1 - PIN cmd0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END cmd0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END nmx3_x1 - - -MACRO nmx3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 75.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 39.00 61.00 41.00 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 24.00 46.00 26.00 ; - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - LAYER L_ALU1 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i0 - PIN cmd1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END cmd1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END i1 - PIN cmd0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END cmd0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 72.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 72.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 73.50 41.00 ; - END -END nmx3_x4 - - -MACRO no2_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 20.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 17.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 17.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 18.50 41.00 ; - END -END no2_x1 - - -MACRO no2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END no2_x4 - - -MACRO no3_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END no3_x1 - - -MACRO no3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END no3_x4 - - -MACRO no4_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END no4_x1 - - -MACRO no4_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END no4_x4 - - -MACRO noa22_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END noa22_x1 - - -MACRO noa22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END noa22_x4 - - -MACRO noa2a22_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i3 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END noa2a22_x1 - - -MACRO noa2a22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END nq - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i3 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - END -END noa2a22_x4 - - -MACRO noa2a2a23_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END nq - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i5 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i1 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i4 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END noa2a2a23_x1 - - -MACRO noa2a2a23_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 65.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END nq - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i5 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i4 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 62.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 62.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 63.50 41.00 ; - END -END noa2a2a23_x4 - - -MACRO noa2a2a2a24_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 70.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i3 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i4 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i5 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i6 - PIN i7 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i7 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 67.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 67.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 68.50 41.00 ; - END -END noa2a2a2a24_x1 - - -MACRO noa2a2a2a24_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 85.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 39.00 71.00 41.00 ; - RECT 69.00 34.00 71.00 36.00 ; - RECT 69.00 29.00 71.00 31.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 69.00 14.00 71.00 16.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 64.00 34.00 66.00 36.00 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i1 - PIN i7 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i7 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i6 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i5 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i4 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 82.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 82.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 83.50 41.00 ; - END -END noa2a2a2a24_x4 - - -MACRO noa2ao222_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - LAYER L_ALU1 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i4 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END noa2ao222_x1 - - -MACRO noa2ao222_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i4 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END noa2ao222_x4 - - -MACRO noa3ao322_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - LAYER L_ALU1 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i5 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i4 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i3 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - END - END i6 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END noa3ao322_x1 - - -MACRO noa3ao322_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 65.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i0 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END i3 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - END - END i5 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i4 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END i2 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i6 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 62.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 62.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 63.50 41.00 ; - END -END noa3ao322_x4 - - -MACRO nts_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END nts_x1 - - -MACRO nts_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END nts_x2 - - -MACRO nxr2_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END nq - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END nxr2_x1 - - -MACRO nxr2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END nq - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END nxr2_x4 - - -MACRO o2_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END o2_x2 - - -MACRO o2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END o2_x4 - - -MACRO o3_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END o3_x2 - - -MACRO o3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END o3_x4 - - -MACRO o4_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END o4_x2 - - -MACRO o4_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END q - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i3 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END o4_x4 - - -MACRO oa22_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 30.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 27.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 27.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 28.50 41.00 ; - END -END oa22_x2 - - -MACRO oa22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END oa22_x4 - - -MACRO oa2a22_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END oa2a22_x2 - - -MACRO oa2a22_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 39.00 41.00 41.00 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - RECT 39.00 9.00 41.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - RECT 19.00 9.00 21.00 11.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END oa2a22_x4 - - -MACRO oa2a2a23_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 39.00 56.00 41.00 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - RECT 54.00 9.00 56.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i1 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i4 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i5 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END oa2a2a23_x2 - - -MACRO oa2a2a23_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 65.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 39.00 56.00 41.00 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - RECT 54.00 9.00 56.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END i0 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i4 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i3 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i5 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 62.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 62.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 63.50 41.00 ; - END -END oa2a2a23_x4 - - -MACRO oa2a2a2a24_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 75.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 39.00 71.00 41.00 ; - RECT 69.00 34.00 71.00 36.00 ; - RECT 69.00 29.00 71.00 31.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 69.00 14.00 71.00 16.00 ; - RECT 69.00 9.00 71.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 64.00 34.00 66.00 36.00 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END i0 - PIN i7 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i7 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i6 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i5 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i4 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i3 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 72.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 72.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 73.50 41.00 ; - END -END oa2a2a2a24_x2 - - -MACRO oa2a2a2a24_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 80.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 69.00 39.00 71.00 41.00 ; - RECT 69.00 34.00 71.00 36.00 ; - RECT 69.00 29.00 71.00 31.00 ; - RECT 69.00 24.00 71.00 26.00 ; - RECT 69.00 19.00 71.00 21.00 ; - RECT 69.00 14.00 71.00 16.00 ; - RECT 69.00 9.00 71.00 11.00 ; - END - END q - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i3 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i4 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i5 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i6 - PIN i7 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i7 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 64.00 34.00 66.00 36.00 ; - RECT 64.00 29.00 66.00 31.00 ; - RECT 64.00 24.00 66.00 26.00 ; - RECT 64.00 19.00 66.00 21.00 ; - RECT 64.00 14.00 66.00 16.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 77.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 77.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 78.50 41.00 ; - END -END oa2a2a2a24_x4 - - -MACRO oa2ao222_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i4 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END oa2ao222_x2 - - -MACRO oa2ao222_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 39.00 46.00 41.00 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i1 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - END - END i4 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i2 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - END -END oa2ao222_x4 - - -MACRO oa3ao322_x2 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 55.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 39.00 6.00 41.00 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - RECT 4.00 9.00 6.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - END - END i0 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END i4 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END i5 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i3 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END i6 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - END - END i2 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 52.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 52.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 53.50 41.00 ; - END -END oa3ao322_x2 - - -MACRO oa3ao322_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - END - END i2 - PIN i6 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END i6 - PIN i4 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - END - END i4 - PIN i5 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i5 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i0 - PIN i3 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - END - END i3 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END oa3ao322_x4 - - -MACRO on12_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 25.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 39.00 21.00 41.00 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - RECT 19.00 24.00 21.00 26.00 ; - RECT 19.00 19.00 21.00 21.00 ; - RECT 19.00 14.00 21.00 16.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 22.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 22.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 23.50 41.00 ; - END -END on12_x1 - - -MACRO on12_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 40.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 37.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 37.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 38.50 41.00 ; - END -END on12_x4 - - -MACRO one_x0 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 15.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 12.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 12.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 13.50 41.00 ; - END -END one_x0 - - -MACRO powmid_x0 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 35.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 32.00 47.00 ; - LAYER L_ALU3 ; - WIDTH 12.00 ; - PATH 10.00 6.00 10.00 44.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 32.00 3.00 ; - LAYER L_ALU3 ; - WIDTH 12.00 ; - PATH 25.00 6.00 25.00 44.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 33.50 41.00 ; - END -END powmid_x0 - - -MACRO rowend_x0 - CLASS CORE FEEDTHRU ; - ORIGIN 0.00 0.00 ; - SIZE 5.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 2.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 2.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 3.50 41.00 ; - END -END rowend_x0 - - -MACRO sff1_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 90.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 79.00 39.00 81.00 41.00 ; - RECT 79.00 34.00 81.00 36.00 ; - RECT 79.00 29.00 81.00 31.00 ; - RECT 79.00 24.00 81.00 26.00 ; - RECT 79.00 19.00 81.00 21.00 ; - RECT 79.00 14.00 81.00 16.00 ; - RECT 79.00 9.00 81.00 11.00 ; - END - END q - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END ck - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 9.00 31.00 11.00 ; - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - LAYER L_ALU1 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - END - END i - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 87.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 87.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 88.50 41.00 ; - END -END sff1_x4 - - -MACRO sff2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 120.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 109.00 39.00 111.00 41.00 ; - RECT 109.00 34.00 111.00 36.00 ; - RECT 109.00 29.00 111.00 31.00 ; - RECT 109.00 24.00 111.00 26.00 ; - RECT 109.00 19.00 111.00 21.00 ; - RECT 109.00 14.00 111.00 16.00 ; - RECT 109.00 9.00 111.00 11.00 ; - END - END q - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 34.00 46.00 36.00 ; - RECT 44.00 29.00 46.00 31.00 ; - RECT 44.00 24.00 46.00 26.00 ; - RECT 44.00 19.00 46.00 21.00 ; - RECT 44.00 14.00 46.00 16.00 ; - RECT 44.00 9.00 46.00 11.00 ; - END - END ck - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - END - END i0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END i1 - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 117.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 117.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 118.50 41.00 ; - END -END sff2_x4 - - -MACRO sff3_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 140.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 129.00 39.00 131.00 41.00 ; - RECT 129.00 34.00 131.00 36.00 ; - RECT 129.00 29.00 131.00 31.00 ; - RECT 129.00 24.00 131.00 26.00 ; - RECT 129.00 19.00 131.00 21.00 ; - RECT 129.00 14.00 131.00 16.00 ; - RECT 129.00 9.00 131.00 11.00 ; - END - END q - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 44.00 24.00 46.00 26.00 ; - LAYER L_ALU1 ; - RECT 39.00 29.00 41.00 31.00 ; - LAYER L_ALU1 ; - RECT 39.00 19.00 41.00 21.00 ; - END - END i0 - PIN cmd0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - END - END cmd0 - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 24.00 24.00 26.00 26.00 ; - END - END i1 - PIN i2 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 24.00 16.00 26.00 ; - END - END i2 - PIN cmd1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 4.00 34.00 6.00 36.00 ; - RECT 4.00 29.00 6.00 31.00 ; - RECT 4.00 24.00 6.00 26.00 ; - RECT 4.00 19.00 6.00 21.00 ; - RECT 4.00 14.00 6.00 16.00 ; - END - END cmd1 - PIN ck - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 59.00 34.00 61.00 36.00 ; - RECT 59.00 29.00 61.00 31.00 ; - RECT 59.00 24.00 61.00 26.00 ; - RECT 59.00 19.00 61.00 21.00 ; - RECT 59.00 14.00 61.00 16.00 ; - RECT 59.00 9.00 61.00 11.00 ; - END - END ck - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 137.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 137.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 138.50 41.00 ; - END -END sff3_x4 - - -MACRO tie_x0 - CLASS CORE FEEDTHRU ; - ORIGIN 0.00 0.00 ; - SIZE 10.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 7.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 7.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 8.50 41.00 ; - END -END tie_x0 - - -MACRO ts_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 50.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 39.00 34.00 41.00 36.00 ; - RECT 39.00 29.00 41.00 31.00 ; - RECT 39.00 24.00 41.00 26.00 ; - RECT 39.00 19.00 41.00 21.00 ; - RECT 39.00 14.00 41.00 16.00 ; - END - END i - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 14.00 39.00 16.00 41.00 ; - RECT 14.00 34.00 16.00 36.00 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 47.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 47.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 48.50 41.00 ; - END -END ts_x4 - - -MACRO ts_x8 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 65.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT TRISTATE ; - PORT - LAYER L_ALU1 ; - RECT 24.00 39.00 26.00 41.00 ; - RECT 24.00 34.00 26.00 36.00 ; - RECT 24.00 29.00 26.00 31.00 ; - RECT 24.00 24.00 26.00 26.00 ; - RECT 24.00 19.00 26.00 21.00 ; - RECT 24.00 14.00 26.00 16.00 ; - RECT 24.00 9.00 26.00 11.00 ; - END - END q - PIN i - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 54.00 34.00 56.00 36.00 ; - RECT 54.00 29.00 56.00 31.00 ; - RECT 54.00 24.00 56.00 26.00 ; - RECT 54.00 19.00 56.00 21.00 ; - RECT 54.00 14.00 56.00 16.00 ; - END - END i - PIN cmd - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 29.00 39.00 31.00 41.00 ; - RECT 29.00 34.00 31.00 36.00 ; - RECT 29.00 29.00 31.00 31.00 ; - RECT 29.00 24.00 31.00 26.00 ; - RECT 29.00 19.00 31.00 21.00 ; - RECT 29.00 14.00 31.00 16.00 ; - RECT 29.00 9.00 31.00 11.00 ; - END - END cmd - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 62.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 62.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 63.50 41.00 ; - END -END ts_x8 - - -MACRO xr2_x1 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 45.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 19.00 9.00 21.00 11.00 ; - LAYER L_ALU1 ; - RECT 14.00 29.00 16.00 31.00 ; - RECT 14.00 24.00 16.00 26.00 ; - RECT 14.00 19.00 16.00 21.00 ; - RECT 14.00 14.00 16.00 16.00 ; - RECT 14.00 9.00 16.00 11.00 ; - LAYER L_ALU1 ; - RECT 19.00 34.00 21.00 36.00 ; - RECT 19.00 29.00 21.00 31.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - RECT 34.00 9.00 36.00 11.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 42.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 42.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 43.50 41.00 ; - END -END xr2_x1 - - -MACRO xr2_x4 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 60.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN q - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 49.00 39.00 51.00 41.00 ; - RECT 49.00 34.00 51.00 36.00 ; - RECT 49.00 29.00 51.00 31.00 ; - RECT 49.00 24.00 51.00 26.00 ; - RECT 49.00 19.00 51.00 21.00 ; - RECT 49.00 14.00 51.00 16.00 ; - RECT 49.00 9.00 51.00 11.00 ; - END - END q - PIN i1 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 34.00 39.00 36.00 41.00 ; - RECT 34.00 34.00 36.00 36.00 ; - RECT 34.00 29.00 36.00 31.00 ; - RECT 34.00 24.00 36.00 26.00 ; - RECT 34.00 19.00 36.00 21.00 ; - RECT 34.00 14.00 36.00 16.00 ; - END - END i1 - PIN i0 - DIRECTION INPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END i0 - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 57.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 57.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 58.50 41.00 ; - END -END xr2_x4 - - -MACRO zero_x0 - CLASS CORE ; - ORIGIN 0.00 0.00 ; - SIZE 15.00 BY 50.00 ; - SYMMETRY X Y ; - SITE core ; - PIN nq - DIRECTION OUTPUT ; - PORT - LAYER L_ALU1 ; - RECT 9.00 39.00 11.00 41.00 ; - RECT 9.00 34.00 11.00 36.00 ; - RECT 9.00 29.00 11.00 31.00 ; - RECT 9.00 24.00 11.00 26.00 ; - RECT 9.00 19.00 11.00 21.00 ; - RECT 9.00 14.00 11.00 16.00 ; - RECT 9.00 9.00 11.00 11.00 ; - END - END nq - PIN vdd - DIRECTION INOUT ; - USE power ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 47.00 12.00 47.00 ; - END - END vdd - PIN vss - DIRECTION INOUT ; - USE ground ; - SHAPE ABUTMENT ; - PORT - LAYER L_ALU1 ; - WIDTH 6.00 ; - PATH 3.00 3.00 12.00 3.00 ; - END - END vss - OBS - LAYER L_ALU1 ; - RECT 1.50 9.00 13.50 41.00 ; - END -END zero_x0 - - -END LIBRARY diff --git a/alliance/share/cells/sxlib/sxlib.lib b/alliance/share/cells/sxlib/sxlib.lib deleted file mode 100644 index 079af9c0..00000000 --- a/alliance/share/cells/sxlib/sxlib.lib +++ /dev/null @@ -1,5019 +0,0 @@ -/* --------------------------------------------- */ -/* written by Franck LE DU and Franck Wajsburt */ -/* */ -/* DEF_SXLIB modified : Sep 27, 1999 */ -/* */ -/* This file is obtained from */ -/* the technolocal parameters contained in the */ -/* VHDL generic data included in the .vbe files. */ -/* This file should not be edited directly. */ -/* */ -/* NOTE FOR NEW REVISION THAT ALL NON ZERO VALUE */ -/* MUST BE UPDATED TO THE NEW TECHNOLOGY AND ALL */ -/* ZERO VALUE SHOULD REMAIN ZERO (CHANGE */ -/* DEFAULT_WIRE_LOAD_RESISTANCE MAY HAVE NO */ -/* EFFECT SINCE ALL USEFUL PARAMETER REQUIRED TO */ -/* TAKE RESISTANCE INTO ACCOUNT ARE NOT DEFINED */ -/* IN THIS FILE */ -/* --------------------------------------------- */ - -library (sxlib) { - - date : "Thu Dec 21 11:24:55 MET 2000"; - revision : 1.2; - - /* --------------------------------------------- */ - /* Set of default values required for Synopsys */ - /* technology library generation */ - /* --------------------------------------------- */ - - /* --------------------------------------------- */ - /* default values intended to represent a */ - /* typical na2_x1 cell */ - /* --------------------------------------------- */ - - default_inout_pin_cap : 0.011; /* pf= + */ - default_inout_pin_fall_res : 2.850; /* kOhms */ - default_inout_pin_rise_res : 3.720; /* kOhms */ - default_input_pin_cap : 0.011; /* pf= + */ - default_intrinsic_fall : 0.059; /* ns */ - default_intrinsic_rise : 0.059; /* ns */ - default_output_pin_cap : 0; /* must be 0 */ - default_output_pin_fall_res : 2.850; /* kOhms */ - default_output_pin_rise_res : 3.720; /* kOhms */ - default_slope_fall : 0.1; /* worst case meaning propagation */ - /* time is delayed of .1 the */ - /* transition time of the previous*/ - /* gate */ - default_slope_rise : 0.1; /* idem */ - default_fanout_load : 0.011; /* max of input capacities in pF */ - default_max_fanout : 0.078; /* max output capacitance in pF */ - /* computed in order to a inv_x1 */ - /* be able to drive 10 inv_x1 */ - - /* --------------------------------------------- */ - /* default_wire_load_capacitance in pf/lambda */ - /* is capacitance-per-unit-length value of */ - /* the routing wire */ - /* --------------------------------------------- */ - - default_wire_load_capacitance : 0.00015;/* pf/lambda */ - default_wire_load_resistance : 0; /* must be 0 */ - default_wire_load_area : 0; /* must be 0 */ - default_wire_load_mode : enclosed;/* top/segmented/enclosed */ - - /* --------------------------------------------- */ - /* all these parameters are neglected since */ - /* we choose to only time design with worst case */ - /* operating conditions (must be 0) */ - /* --------------------------------------------- */ - - k_process_drive_fall : 0.0; - k_process_drive_rise : 0.0; - k_process_intrinsic_fall : 0.0; - k_process_intrinsic_rise : 0.0; - k_process_pin_cap : 0.0; - k_process_slope_fall : 0.0; - k_process_slope_rise : 0.0; - k_process_wire_cap : 0.0; - k_process_wire_res : 0.0; - k_temp_drive_fall : 0.0; - k_temp_drive_rise : 0.0; - k_temp_intrinsic_fall : 0.0; - k_temp_intrinsic_rise : 0.0; - k_temp_pin_cap : 0.0; - k_temp_slope_fall : 0.0; - k_temp_slope_rise : 0.0; - k_temp_wire_cap : 0.0; - k_temp_wire_res : 0.0; - k_volt_drive_fall : 0.0; - k_volt_drive_rise : 0.0; - k_volt_intrinsic_fall : 0.0; - k_volt_intrinsic_rise : 0.0; - k_volt_pin_cap : 0.0; - k_volt_slope_fall : 0.0; - k_volt_slope_rise : 0.0; - k_volt_wire_cap : 0.0; - k_volt_wire_res : 0.0; - - /* -------------------------------------------- */ - /* values given as information (unused for */ - /* timing design computation) */ - /* -------------------------------------------- */ - - time_unit : "1ns"; - voltage_unit : "1V"; - current_unit : "1uA"; - pulling_resistance_unit : "1kohm"; - capacitive_load_unit (1,pf); - - /* -------------------------------------------- */ - /* Operating conditions */ - /* -------------------------------------------- */ - - nom_process : 1.5; - nom_temperature : 70.0; - nom_voltage : 3.0; - - in_place_swap_mode : match_footprint; - - /* -------------------------------------------- */ - /* slope and fanout_length are expressed */ - /* in lambda. it represents the average wire */ - /* length from the driver output to one of the */ - /* following input. It means it needs 50 */ - /* lambdas of wire to connect 2 cells whatever */ - /* in small case */ - /* -------------------------------------------- */ - - wire_load("small") { - resistance : 0 ; /* must be 0 */ - capacitance : 0.00015 ; /* pf/lambda */ - area : 0 ; /* must be 0 */ - slope : 100; /* lambda */ - fanout_length(1,100) ; /* first parameter must be 1, second in lambda */ - } - wire_load("medium") { - resistance : 0 ; /* must be 0 */ - capacitance : 0.00015 ; /* pf/lambda */ - area : 0 ; /* must be 0 */ - slope : 200; /* lambda */ - fanout_length(1,200) ; /* first parameter must be 1, second in lambda */ - } - wire_load("big") { - resistance : 0 ; /* must be 0 */ - capacitance : 0.00015 ; /* pf/lambda */ - area : 0 ; /* must be 0 */ - slope : 400; /* lambda */ - fanout_length(1,400) ; /* first parameter must be 1, second in lambda */ - } - - wire_load_selection(medium) { - wire_load_from_area(0,500,"small"); /* less about 200 gates */ - wire_load_from_area(500,1500,"medium"); /* less about 500 gates */ - wire_load_from_area(1500,3000,"big"); /* less about 1000 gates */ - } - default_wire_load_selection : medium - - /*---------------------------------------------- */ - /* Combinationnal cells part 1 */ - /*---------------------------------------------- */ - - cell (inv_x1) { - area : 1.0 /* pitchs */ - cell_footprint : "inv"; - pin(i) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(nq) { - direction : output; - max_fanout : 0.078; - function : "i'"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.101; - intrinsic_fall : 0.139; - rise_resistance : 3.720; - fall_resistance : 3.640; - related_pin : "i"; - } - } - } - cell (inv_x2) { - area : 1.0 /* pitchs */ - cell_footprint : "inv"; - pin(i) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(nq) { - direction : output; - max_fanout : 0.120; - function : "i'"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.069; - intrinsic_fall : 0.163; - rise_resistance : 2.420; - fall_resistance : 1.620; - related_pin : "i"; - } - } - } - cell (inv_x4) { - area : 1.3 /* pitchs */ - cell_footprint : "inv"; - pin(i) { - direction : input; - capacitance : 0.026; - fanout_load : 0.026; - } - pin(nq) { - direction : output; - max_fanout : 0.275; - function : "i'"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.071; - intrinsic_fall : 0.143; - rise_resistance : 1.060; - fall_resistance : 0.810; - related_pin : "i"; - } - } - } - cell (inv_x8) { - area : 2.3 /* pitchs */ - cell_footprint : "inv"; - pin(i) { - direction : input; - capacitance : 0.054; - fanout_load : 0.054; - } - pin(nq) { - direction : output; - max_fanout : 0.647; - function : "i'"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.086; - intrinsic_fall : 0.133; - rise_resistance : 0.450; - fall_resistance : 0.400; - related_pin : "i"; - } - } - } - cell (an12_x1) { - area : 1.7 /* pitchs */ - cell_footprint : "an12"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.080; - function : "i0' * i1"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.200; - intrinsic_fall : 0.168; - rise_resistance : 3.210; - fall_resistance : 3.640; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.285; - intrinsic_fall : 0.405; - rise_resistance : 3.210; - fall_resistance : 3.640; - related_pin : "i1"; - } - } - } - cell (an12_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "an12"; - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "i0' * i1"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.461; - intrinsic_fall : 0.471; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.269; - intrinsic_fall : 0.518; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (on12_x1) { - area : 1.7 /* pitchs */ - cell_footprint : "on12"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.078; - function : "i0' + i1"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.111; - intrinsic_fall : 0.234; - rise_resistance : 3.720; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.314; - intrinsic_fall : 0.291; - rise_resistance : 3.720; - fall_resistance : 2.850; - related_pin : "i1"; - } - } - } - cell (on12_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "on12"; - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "i0' + i1"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.474; - intrinsic_fall : 0.499; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.491; - intrinsic_fall : 0.394; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (na2_x1) { - area : 1.3 /* pitchs */ - cell_footprint : "na2"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.078; - function : "(i0' + i1')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.059; - intrinsic_fall : 0.288; - rise_resistance : 3.720; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.111; - intrinsic_fall : 0.234; - rise_resistance : 3.720; - fall_resistance : 2.850; - related_pin : "i1"; - } - } - } - cell (na2_x4) { - area : 2.3 /* pitchs */ - cell_footprint : "na2"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' + i1')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.412; - intrinsic_fall : 0.552; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.353; - intrinsic_fall : 0.601; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (no2_x1) { - area : 1.3 /* pitchs */ - cell_footprint : "no2"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(nq) { - direction : output; - max_fanout : 0.080; - function : "(i0' * i1')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.298; - intrinsic_fall : 0.121; - rise_resistance : 3.210; - fall_resistance : 3.640; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.193; - intrinsic_fall : 0.161; - rise_resistance : 3.210; - fall_resistance : 3.640; - related_pin : "i1"; - } - } - } - cell (no2_x4) { - area : 2.3 /* pitchs */ - cell_footprint : "no2"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' * i1')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.618; - intrinsic_fall : 0.447; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.522; - intrinsic_fall : 0.504; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (na3_x1) { - area : 1.7 /* pitchs */ - cell_footprint : "na3"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.071; - function : "(i0' + i1' + i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.119; - intrinsic_fall : 0.363; - rise_resistance : 3.720; - fall_resistance : 4.120; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.171; - intrinsic_fall : 0.316; - rise_resistance : 3.720; - fall_resistance : 4.120; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.193; - intrinsic_fall : 0.265; - rise_resistance : 3.720; - fall_resistance : 4.120; - related_pin : "i2"; - } - } - } - cell (na3_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "na3"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' + i1' + i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.556; - intrinsic_fall : 0.601; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.460; - intrinsic_fall : 0.691; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.519; - intrinsic_fall : 0.647; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (nao22_x1) { - area : 2.0 /* pitchs */ - cell_footprint : "nao22"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "((i0' * i1') + i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.294; - intrinsic_fall : 0.226; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.287; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.165; - intrinsic_fall : 0.238; - rise_resistance : 1.790; - fall_resistance : 2.850; - related_pin : "i2"; - } - } - } - cell (nao22_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "nao22"; - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0' * i1') + i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.732; - intrinsic_fall : 0.650; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.664; - intrinsic_fall : 0.723; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.596; - intrinsic_fall : 0.636; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (nmx2_x1) { - area : 2.3 /* pitchs */ - cell_footprint : "nmx2"; - pin(cmd) { - direction : input; - capacitance : 0.021; - fanout_load : 0.021; - } - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "((cmd + i0') * (cmd' + i1'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.287; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "cmd"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.217; - intrinsic_fall : 0.256; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.217; - intrinsic_fall : 0.256; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - } - } - cell (nmx2_x4) { - area : 4.0 /* pitchs */ - cell_footprint : "nmx2"; - pin(cmd) { - direction : input; - capacitance : 0.017; - fanout_load : 0.017; - } - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((cmd + i0') * (cmd' + i1'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.632; - intrinsic_fall : 0.708; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.610; - intrinsic_fall : 0.653; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.610; - intrinsic_fall : 0.653; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (no3_x1) { - area : 1.7 /* pitchs */ - cell_footprint : "no3"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i2) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(nq) { - direction : output; - max_fanout : 0.062; - function : "(i0' * i1' * i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.318; - intrinsic_fall : 0.246; - rise_resistance : 4.690; - fall_resistance : 3.640; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.215; - intrinsic_fall : 0.243; - rise_resistance : 4.690; - fall_resistance : 3.640; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.407; - intrinsic_fall : 0.192; - rise_resistance : 4.690; - fall_resistance : 3.640; - related_pin : "i2"; - } - } - } - cell (no3_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "no3"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' * i1' * i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.722; - intrinsic_fall : 0.561; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.638; - intrinsic_fall : 0.623; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.545; - intrinsic_fall : 0.640; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (noa22_x1) { - area : 2.0 /* pitchs */ - cell_footprint : "noa22"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "((i0' + i1') * i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.151; - intrinsic_fall : 0.327; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.287; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.241; - rise_resistance : 3.210; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (noa22_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "noa22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0' + i1') * i2')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.550; - intrinsic_fall : 0.740; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.643; - intrinsic_fall : 0.709; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.610; - intrinsic_fall : 0.646; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (na4_x1) { - area : 2.0 /* pitchs */ - cell_footprint : "na4"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.054; - function : "(i0' + i1' + i2' + i3')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.179; - intrinsic_fall : 0.438; - rise_resistance : 3.720; - fall_resistance : 5.400; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.237; - intrinsic_fall : 0.395; - rise_resistance : 3.720; - fall_resistance : 5.400; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.269; - intrinsic_fall : 0.350; - rise_resistance : 3.720; - fall_resistance : 5.400; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.282; - intrinsic_fall : 0.302; - rise_resistance : 3.720; - fall_resistance : 5.400; - related_pin : "i3"; - } - } - } - cell (na4_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "na4"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' + i1' + i2' + i3')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.578; - intrinsic_fall : 0.771; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.643; - intrinsic_fall : 0.731; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.681; - intrinsic_fall : 0.689; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.703; - intrinsic_fall : 0.644; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (nao2o22_x1) { - area : 2.3 /* pitchs */ - cell_footprint : "nao2o22"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "((i0' * i1') + (i2' * i3'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.294; - intrinsic_fall : 0.226; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.287; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.237; - intrinsic_fall : 0.307; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.174; - intrinsic_fall : 0.382; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i3"; - } - } - } - cell (nao2o22_x4) { - area : 3.7 /* pitchs */ - cell_footprint : "nao2o22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0' * i1') + (i2' * i3'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.734; - intrinsic_fall : 0.644; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.666; - intrinsic_fall : 0.717; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.664; - intrinsic_fall : 0.721; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.607; - intrinsic_fall : 0.807; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (no4_x1) { - area : 2.0 /* pitchs */ - cell_footprint : "no4"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i2) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i3) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(nq) { - direction : output; - max_fanout : 0.047; - function : "(i0' * i1' * i2' * i3')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.330; - intrinsic_fall : 0.340; - rise_resistance : 6.190; - fall_resistance : 3.640; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.230; - intrinsic_fall : 0.320; - rise_resistance : 6.190; - fall_resistance : 3.640; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.419; - intrinsic_fall : 0.333; - rise_resistance : 6.190; - fall_resistance : 3.640; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.499; - intrinsic_fall : 0.271; - rise_resistance : 6.190; - fall_resistance : 3.640; - related_pin : "i3"; - } - } - } - cell (no4_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "no4"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i2) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i3) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' * i1' * i2' * i3')"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.656; - intrinsic_fall : 0.777; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.564; - intrinsic_fall : 0.768; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.739; - intrinsic_fall : 0.761; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.816; - intrinsic_fall : 0.693; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (noa2a22_x1) { - area : 2.3 /* pitchs */ - cell_footprint : "noa2a22"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "((i0' + i1') * (i2' + i3'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.151; - intrinsic_fall : 0.327; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.218; - intrinsic_fall : 0.287; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.284; - intrinsic_fall : 0.289; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.372; - intrinsic_fall : 0.256; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i3"; - } - } - } - cell (noa2a22_x4) { - area : 3.7 /* pitchs */ - cell_footprint : "noa2a22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0' + i1') * (i2' + i3'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.562; - intrinsic_fall : 0.745; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.646; - intrinsic_fall : 0.714; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.701; - intrinsic_fall : 0.703; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.805; - intrinsic_fall : 0.677; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (nmx3_x1) { - area : 4.0 /* pitchs */ - cell_footprint : "nmx3"; - pin(cmd0) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(cmd1) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(nq) { - direction : output; - max_fanout : 0.030; - function : "((cmd0+i0')*(cmd0'+((cmd1'+i1')*(cmd1+i2'))))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.356; - intrinsic_fall : 0.495; - rise_resistance : 9.760; - fall_resistance : 7.420; - related_pin : "cmd0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.414; - intrinsic_fall : 0.566; - rise_resistance : 9.760; - fall_resistance : 7.420; - related_pin : "cmd1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.315; - intrinsic_fall : 0.441; - rise_resistance : 6.680; - fall_resistance : 5.140; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.429; - intrinsic_fall : 0.582; - rise_resistance : 9.760; - fall_resistance : 7.420; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.429; - intrinsic_fall : 0.582; - rise_resistance : 9.760; - fall_resistance : 7.420; - related_pin : "i2"; - } - } - } - cell (nmx3_x4) { - area : 5.0 /* pitchs */ - cell_footprint : "nmx3"; - pin(cmd0) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(cmd1) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((cmd0+i0')*(cmd0'+((cmd1'+i1')*(cmd1+i2'))))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.790; - intrinsic_fall : 0.936; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.866; - intrinsic_fall : 1.048; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.748; - intrinsic_fall : 0.900; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.869; - intrinsic_fall : 1.053; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.869; - intrinsic_fall : 1.053; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (noa2ao222_x1) { - area : 2.3 /* pitchs */ - cell_footprint : "noa2ao222"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(nq) { - direction : output; - max_fanout : 0.055; - function : "((i0'+i1')*((i2'*i3')+i4'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.348; - intrinsic_fall : 0.422; - rise_resistance : 5.260; - fall_resistance : 3.210; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.440; - intrinsic_fall : 0.378; - rise_resistance : 5.260; - fall_resistance : 3.210; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.186; - intrinsic_fall : 0.473; - rise_resistance : 5.260; - fall_resistance : 3.210; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.256; - intrinsic_fall : 0.459; - rise_resistance : 5.260; - fall_resistance : 3.210; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.240; - intrinsic_fall : 0.309; - rise_resistance : 3.750; - fall_resistance : 3.210; - related_pin : "i4"; - } - } - } - cell (noa2ao222_x4) { - area : 4.0 /* pitchs */ - cell_footprint : "noa2ao222"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i4) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0'+i1')*((i2'*i3')+i4'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.684; - intrinsic_fall : 0.801; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.780; - intrinsic_fall : 0.758; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.638; - intrinsic_fall : 0.809; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.732; - intrinsic_fall : 0.795; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.718; - intrinsic_fall : 0.664; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - } - } - cell (noa2a2a23_x1) { - area : 3.3 /* pitchs */ - cell_footprint : "noa2a2a23"; - pin(i0) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i4) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i5) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.062; - function : "((i0'+i1')*(i2'+i3')*(i4'+i5'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.525; - intrinsic_fall : 0.425; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.643; - intrinsic_fall : 0.388; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.307; - intrinsic_fall : 0.479; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.398; - intrinsic_fall : 0.438; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.250; - intrinsic_fall : 0.416; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.178; - intrinsic_fall : 0.464; - rise_resistance : 4.690; - fall_resistance : 2.850; - related_pin : "i5"; - } - } - } - cell (noa2a2a23_x4) { - area : 4.3 /* pitchs */ - cell_footprint : "noa2a2a23"; - pin(i0) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i4) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i5) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0'+i1')*(i2'+i3')*(i4'+i5'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.834; - intrinsic_fall : 0.814; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.955; - intrinsic_fall : 0.778; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.620; - intrinsic_fall : 0.873; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.716; - intrinsic_fall : 0.833; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.574; - intrinsic_fall : 0.819; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.496; - intrinsic_fall : 0.865; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - } - } - cell (noa3ao322_x1) { - area : 3.0 /* pitchs */ - cell_footprint : "noa3ao322"; - pin(i0) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i1) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i2) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i5) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i6) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(nq) { - direction : output; - max_fanout : 0.043; - function : "((i0'+i1'+i2')*(((i3'*i4')*i5')+i6'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.396; - intrinsic_fall : 0.616; - rise_resistance : 6.700; - fall_resistance : 3.370; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.486; - intrinsic_fall : 0.552; - rise_resistance : 6.700; - fall_resistance : 3.370; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.546; - intrinsic_fall : 0.488; - rise_resistance : 6.700; - fall_resistance : 3.370; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.196; - intrinsic_fall : 0.599; - rise_resistance : 6.700; - fall_resistance : 3.210; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.264; - intrinsic_fall : 0.608; - rise_resistance : 6.700; - fall_resistance : 3.210; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.328; - intrinsic_fall : 0.581; - rise_resistance : 6.700; - fall_resistance : 3.210; - related_pin : "i5"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.246; - intrinsic_fall : 0.311; - rise_resistance : 3.690; - fall_resistance : 3.210; - related_pin : "i6"; - } - } - } - cell (noa3ao322_x4) { - area : 4.3 /* pitchs */ - cell_footprint : "noa3ao322"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i3) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i4) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i5) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i6) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0'+i1'+i2')*(((i3'*i4')*i5')+i6'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.819; - intrinsic_fall : 0.987; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.914; - intrinsic_fall : 0.931; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.990; - intrinsic_fall : 0.874; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.729; - intrinsic_fall : 0.926; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.821; - intrinsic_fall : 0.924; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.907; - intrinsic_fall : 0.900; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.738; - intrinsic_fall : 0.718; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i6"; - } - } - } - cell (noa2a2a2a24_x1) { - area : 4.7 /* pitchs */ - cell_footprint : "noa2a2a2a24"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i5) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i6) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i7) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.047; - function : "((i0'+i1')*(i2'+i3')*(i4'+i5')*(i6'+i7'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.649; - intrinsic_fall : 0.606; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.775; - intrinsic_fall : 0.562; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.550; - intrinsic_fall : 0.662; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.667; - intrinsic_fall : 0.616; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.419; - intrinsic_fall : 0.613; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.329; - intrinsic_fall : 0.662; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i5"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.270; - intrinsic_fall : 0.535; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i6"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.200; - intrinsic_fall : 0.591; - rise_resistance : 6.190; - fall_resistance : 2.850; - related_pin : "i7"; - } - } - } - cell (noa2a2a2a24_x4) { - area : 5.7 /* pitchs */ - cell_footprint : "noa2a2a2a24"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i5) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i6) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i7) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "((i0'+i1')*(i2'+i3')*(i4'+i5')*(i6'+i7'))"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.966; - intrinsic_fall : 1.049; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 1.097; - intrinsic_fall : 1.005; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.867; - intrinsic_fall : 1.106; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.990; - intrinsic_fall : 1.061; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.748; - intrinsic_fall : 1.061; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.649; - intrinsic_fall : 1.109; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.606; - intrinsic_fall : 0.999; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i6"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.525; - intrinsic_fall : 1.052; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i7"; - } - } - } - cell (buf_x2) { - area : 1.3 /* pitchs */ - cell_footprint : "buf"; - pin(i) { - direction : input; - capacitance : 0.006; - fanout_load : 0.006; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "i"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.409; - intrinsic_fall : 0.391; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i"; - } - } - } - cell (buf_x4) { - area : 1.7 /* pitchs */ - cell_footprint : "buf"; - pin(i) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "i"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.379; - intrinsic_fall : 0.409; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i"; - } - } - } - cell (buf_x8) { - area : 2.7 /* pitchs */ - cell_footprint : "buf"; - pin(i) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(q) { - direction : output; - max_fanout : 0.647; - function : "i"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.343; - intrinsic_fall : 0.396; - rise_resistance : 0.450; - fall_resistance : 0.400; - related_pin : "i"; - } - } - } - cell (a2_x2) { - area : 1.7 /* pitchs */ - cell_footprint : "a2"; - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 * i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.261; - intrinsic_fall : 0.388; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.203; - intrinsic_fall : 0.434; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - } - } - cell (a2_x4) { - area : 2.0 /* pitchs */ - cell_footprint : "a2"; - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 * i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.338; - intrinsic_fall : 0.476; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.269; - intrinsic_fall : 0.518; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (o2_x2) { - area : 1.7 /* pitchs */ - cell_footprint : "o2"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 + i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.406; - intrinsic_fall : 0.310; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.335; - intrinsic_fall : 0.364; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - } - } - cell (o2_x4) { - area : 2.0 /* pitchs */ - cell_footprint : "o2"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 + i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.491; - intrinsic_fall : 0.394; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.427; - intrinsic_fall : 0.464; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (a3_x2) { - area : 2.0 /* pitchs */ - cell_footprint : "a3"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 * i1 * i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.395; - intrinsic_fall : 0.435; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.353; - intrinsic_fall : 0.479; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.290; - intrinsic_fall : 0.521; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (a3_x4) { - area : 2.3 /* pitchs */ - cell_footprint : "a3"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 * i1 * i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.478; - intrinsic_fall : 0.514; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.428; - intrinsic_fall : 0.554; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.356; - intrinsic_fall : 0.592; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (ao22_x2) { - area : 2.0 /* pitchs */ - cell_footprint : "ao22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "((i0 + i1) * i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.558; - intrinsic_fall : 0.447; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.493; - intrinsic_fall : 0.526; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.420; - intrinsic_fall : 0.425; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (ao22_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "ao22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "((i0 + i1) * i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.674; - intrinsic_fall : 0.552; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.615; - intrinsic_fall : 0.647; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.526; - intrinsic_fall : 0.505; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (mx2_x2) { - area : 3.0 /* pitchs */ - cell_footprint : "mx2"; - pin(cmd) { - direction : input; - capacitance : 0.017; - fanout_load : 0.017; - } - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(cmd' * i0)+(cmd * i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.484; - intrinsic_fall : 0.522; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "cmd"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.451; - intrinsic_fall : 0.469; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.451; - intrinsic_fall : 0.469; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - } - } - cell (mx2_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "mx2"; - pin(cmd) { - direction : input; - capacitance : 0.017; - fanout_load : 0.017; - } - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(cmd' * i0)+(cmd * i1)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.615; - intrinsic_fall : 0.647; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.564; - intrinsic_fall : 0.576; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.564; - intrinsic_fall : 0.576; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (o3_x2) { - area : 2.0 /* pitchs */ - cell_footprint : "o3"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 + i1 + i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.494; - intrinsic_fall : 0.407; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.430; - intrinsic_fall : 0.482; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.360; - intrinsic_fall : 0.506; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (o3_x4) { - area : 2.3 /* pitchs */ - cell_footprint : "o3"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 + i1 + i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.569; - intrinsic_fall : 0.501; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.510; - intrinsic_fall : 0.585; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.447; - intrinsic_fall : 0.622; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (oa22_x2) { - area : 2.0 /* pitchs */ - cell_footprint : "oa22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "((i0 * i1) + i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.390; - intrinsic_fall : 0.555; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.488; - intrinsic_fall : 0.525; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.438; - intrinsic_fall : 0.454; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (oa22_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "oa22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "((i0 * i1) + i2)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.511; - intrinsic_fall : 0.677; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.615; - intrinsic_fall : 0.650; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.523; - intrinsic_fall : 0.571; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (a4_x2) { - area : 2.3 /* pitchs */ - cell_footprint : "a4"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 * i1 * i2 * i3)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.374; - intrinsic_fall : 0.578; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.441; - intrinsic_fall : 0.539; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.482; - intrinsic_fall : 0.498; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.506; - intrinsic_fall : 0.455; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - } - } - cell (a4_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "a4"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 * i1 * i2 * i3)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.505; - intrinsic_fall : 0.650; - rise_resistance : 0.890; - fall_resistance : 0.540; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.578; - intrinsic_fall : 0.614; - rise_resistance : 0.890; - fall_resistance : 0.540; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.627; - intrinsic_fall : 0.576; - rise_resistance : 0.890; - fall_resistance : 0.540; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.661; - intrinsic_fall : 0.538; - rise_resistance : 0.890; - fall_resistance : 0.540; - related_pin : "i3"; - } - } - } - cell (ao2o22_x2) { - area : 3.0 /* pitchs */ - cell_footprint : "ao2o22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "((i0 + i1) * (i2 + i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.572; - intrinsic_fall : 0.451; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.508; - intrinsic_fall : 0.542; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.432; - intrinsic_fall : 0.627; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.488; - intrinsic_fall : 0.526; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - } - } - cell (ao2o22_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "ao2o22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "((i0 + i1) * (i2 + i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.696; - intrinsic_fall : 0.569; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.637; - intrinsic_fall : 0.666; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.554; - intrinsic_fall : 0.744; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.606; - intrinsic_fall : 0.639; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (o4_x2) { - area : 2.3 /* pitchs */ - cell_footprint : "o4"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i2) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i3) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0 + i1 + i2 + i3)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.508; - intrinsic_fall : 0.601; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.446; - intrinsic_fall : 0.631; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.567; - intrinsic_fall : 0.531; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.378; - intrinsic_fall : 0.626; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - } - } - cell (o4_x4) { - area : 2.7 /* pitchs */ - cell_footprint : "o4"; - pin(i0) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i1) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i2) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(i3) { - direction : input; - capacitance : 0.012; - fanout_load : 0.012; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 + i1 + i2 + i3)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.574; - intrinsic_fall : 0.638; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.492; - intrinsic_fall : 0.650; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.649; - intrinsic_fall : 0.611; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.721; - intrinsic_fall : 0.536; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (oa2a22_x2) { - area : 3.0 /* pitchs */ - cell_footprint : "oa2a22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "((i0 * i1) + (i2 * i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.403; - intrinsic_fall : 0.564; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.495; - intrinsic_fall : 0.534; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.646; - intrinsic_fall : 0.487; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.537; - intrinsic_fall : 0.512; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - } - } - cell (oa2a22_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "oa2a22"; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i3) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "((i0 * i1) + (i2 * i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.519; - intrinsic_fall : 0.696; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.624; - intrinsic_fall : 0.669; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.763; - intrinsic_fall : 0.596; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.644; - intrinsic_fall : 0.619; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - } - } - cell (mx3_x2) { - area : 4.3 /* pitchs */ - cell_footprint : "mx3"; - pin(cmd0) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(cmd1) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(cmd0'*i0)+(cmd0*((cmd1*i1)+(cmd1'*i2)))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.573; - intrinsic_fall : 0.680; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "cmd0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.664; - intrinsic_fall : 0.817; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "cmd1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.538; - intrinsic_fall : 0.658; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.654; - intrinsic_fall : 0.808; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.654; - intrinsic_fall : 0.808; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - } - } - cell (mx3_x4) { - area : 4.7 /* pitchs */ - cell_footprint : "mx3"; - pin(cmd0) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(cmd1) { - direction : input; - capacitance : 0.015; - fanout_load : 0.015; - } - pin(i0) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i1) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(i2) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(cmd0'*i0)+(cmd0*((cmd1*i1)+(cmd1'*i2)))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.683; - intrinsic_fall : 0.779; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.792; - intrinsic_fall : 0.967; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.640; - intrinsic_fall : 0.774; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.770; - intrinsic_fall : 0.948; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.770; - intrinsic_fall : 0.948; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - } - } - cell (oa2ao222_x2) { - area : 3.3 /* pitchs */ - cell_footprint : "oa2ao222"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i4) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0*i1)+(i4*(i2+i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.495; - intrinsic_fall : 0.581; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.598; - intrinsic_fall : 0.539; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.464; - intrinsic_fall : 0.604; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.556; - intrinsic_fall : 0.578; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.558; - intrinsic_fall : 0.453; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i4"; - } - } - } - cell (oa2ao222_x4) { - area : 3.7 /* pitchs */ - cell_footprint : "oa2ao222"; - pin(i0) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i1) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i2) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i3) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(i4) { - direction : input; - capacitance : 0.011; - fanout_load : 0.011; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0*i1)+(i4*(i2+i3))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.553; - intrinsic_fall : 0.657; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.662; - intrinsic_fall : 0.616; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.552; - intrinsic_fall : 0.693; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.640; - intrinsic_fall : 0.660; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.656; - intrinsic_fall : 0.529; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - } - } - cell (oa2a2a23_x2) { - area : 4.0 /* pitchs */ - cell_footprint : "oa2a2a23"; - pin(i0) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i4) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i5) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "((i0*i1)+(i2*i3))+(i4*i5)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.653; - intrinsic_fall : 0.578; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.775; - intrinsic_fall : 0.542; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.441; - intrinsic_fall : 0.639; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.540; - intrinsic_fall : 0.600; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.402; - intrinsic_fall : 0.591; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.321; - intrinsic_fall : 0.636; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i5"; - } - } - } - cell (oa2a2a23_x4) { - area : 4.3 /* pitchs */ - cell_footprint : "oa2a2a23"; - pin(i0) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i1) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i4) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i5) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "((i0*i1)+(i2*i3))+(i4*i5)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.699; - intrinsic_fall : 0.648; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.822; - intrinsic_fall : 0.613; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.493; - intrinsic_fall : 0.715; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.594; - intrinsic_fall : 0.677; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.464; - intrinsic_fall : 0.673; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.379; - intrinsic_fall : 0.714; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - } - } - cell (oa3ao322_x2) { - area : 3.7 /* pitchs */ - cell_footprint : "oa3ao322"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i3) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i4) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i5) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i6) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0*i1*i2)+(i6*((i3+i4)+i5))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.638; - intrinsic_fall : 0.820; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.735; - intrinsic_fall : 0.764; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.806; - intrinsic_fall : 0.707; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.560; - intrinsic_fall : 0.765; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.649; - intrinsic_fall : 0.760; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.734; - intrinsic_fall : 0.734; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i5"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.563; - intrinsic_fall : 0.540; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i6"; - } - } - } - cell (oa3ao322_x4) { - area : 4.0 /* pitchs */ - cell_footprint : "oa3ao322"; - pin(i0) { - direction : input; - capacitance : 0.010; - fanout_load : 0.010; - } - pin(i1) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i2) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i3) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i4) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i5) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(i6) { - direction : input; - capacitance : 0.009; - fanout_load : 0.009; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0*i1*i2)+(i6*((i3+i4)+i5))"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.717; - intrinsic_fall : 0.946; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.818; - intrinsic_fall : 0.890; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.894; - intrinsic_fall : 0.834; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.673; - intrinsic_fall : 0.898; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.758; - intrinsic_fall : 0.896; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.839; - intrinsic_fall : 0.865; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.684; - intrinsic_fall : 0.651; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i6"; - } - } - } - cell (oa2a2a2a24_x2) { - area : 5.0 /* pitchs */ - cell_footprint : "oa2a2a2a24"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i5) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i6) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i7) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(q) { - direction : output; - max_fanout : 0.163; - function : "(i0*i1)+(i2*i3)+(i4*i5)+(i6*i7)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.780; - intrinsic_fall : 0.797; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.909; - intrinsic_fall : 0.753; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.682; - intrinsic_fall : 0.856; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.803; - intrinsic_fall : 0.810; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.565; - intrinsic_fall : 0.813; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.467; - intrinsic_fall : 0.861; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i5"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.426; - intrinsic_fall : 0.748; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i6"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.346; - intrinsic_fall : 0.800; - rise_resistance : 1.790; - fall_resistance : 1.620; - related_pin : "i7"; - } - } - } - cell (oa2a2a2a24_x4) { - area : 5.3 /* pitchs */ - cell_footprint : "oa2a2a2a24"; - pin(i0) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i1) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i2) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i3) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i4) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i5) { - direction : input; - capacitance : 0.013; - fanout_load : 0.013; - } - pin(i6) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(i7) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0*i1)+(i2*i3)+(i4*i5)+(i6*i7)"; - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.823; - intrinsic_fall : 0.879; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.955; - intrinsic_fall : 0.835; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.726; - intrinsic_fall : 0.940; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i2"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.851; - intrinsic_fall : 0.895; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i3"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.619; - intrinsic_fall : 0.902; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i4"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.515; - intrinsic_fall : 0.949; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i5"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.487; - intrinsic_fall : 0.845; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i6"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.399; - intrinsic_fall : 0.895; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i7"; - } - } - } - cell (nxr2_x1) { - area : 3.0 /* pitchs */ - cell_footprint : "nxr2"; - pin(i0) { - direction : input; - capacitance : 0.021; - fanout_load : 0.021; - } - pin(i1) { - direction : input; - capacitance : 0.022; - fanout_load : 0.022; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "(i0' ^ i1)"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.288; - intrinsic_fall : 0.293; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.156; - intrinsic_fall : 0.327; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.366; - intrinsic_fall : 0.389; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.395; - intrinsic_fall : 0.503; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - } - } - cell (nxr2_x4) { - area : 4.0 /* pitchs */ - cell_footprint : "nxr2"; - pin(i0) { - direction : input; - capacitance : 0.020; - fanout_load : 0.020; - } - pin(i1) { - direction : input; - capacitance : 0.021; - fanout_load : 0.021; - } - pin(nq) { - direction : output; - max_fanout : 0.327; - function : "(i0' ^ i1)"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.522; - intrinsic_fall : 0.553; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.553; - intrinsic_fall : 0.542; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.469; - intrinsic_fall : 0.481; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.568; - intrinsic_fall : 0.453; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - cell (xr2_x1) { - area : 3.0 /* pitchs */ - cell_footprint : "xr2"; - pin(i0) { - direction : input; - capacitance : 0.021; - fanout_load : 0.021; - } - pin(i1) { - direction : input; - capacitance : 0.022; - fanout_load : 0.022; - } - pin(q) { - direction : output; - max_fanout : 0.091; - function : "(i0 ^ i1)"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.292; - intrinsic_fall : 0.293; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.377; - intrinsic_fall : 0.261; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.366; - intrinsic_fall : 0.389; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.405; - intrinsic_fall : 0.388; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i1"; - } - } - } - cell (xr2_x4) { - area : 4.0 /* pitchs */ - cell_footprint : "xr2"; - pin(i0) { - direction : input; - capacitance : 0.020; - fanout_load : 0.020; - } - pin(i1) { - direction : input; - capacitance : 0.021; - fanout_load : 0.021; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "(i0 ^ i1)"; - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.521; - intrinsic_fall : 0.560; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.541; - intrinsic_fall : 0.657; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.476; - intrinsic_fall : 0.480; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i0"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.357; - intrinsic_fall : 0.539; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i1"; - } - } - } - /* --------------------------------------------- */ - /* combinationnal cells part 2: Three-State */ - /* --------------------------------------------- */ - - cell (nts_x1) { - area : 2.0 /* pitchs */ - cell_footprint : "nts"; - pin(i) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(cmd) { - direction : input; - capacitance : 0.014; - fanout_load : 0.014; - } - pin(nq) { - direction : output; - max_fanout : 0.091; - function : "i'"; - three_state : "cmd'"; - timing() { - intrinsic_rise : 0.249; - intrinsic_fall : 0.041; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "cmd"; - } - timing() { - timing_type : three_state_disable; - intrinsic_rise : 0.249; - intrinsic_fall : 0.041; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "cmd"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.169; - intrinsic_fall : 0.201; - rise_resistance : 3.210; - fall_resistance : 2.850; - related_pin : "i"; - } - } - } - cell (nts_x2) { - area : 2.7 /* pitchs */ - cell_footprint : "nts"; - pin(i) { - direction : input; - capacitance : 0.028; - fanout_load : 0.028; - } - pin(cmd) { - direction : input; - capacitance : 0.018; - fanout_load : 0.018; - } - pin(nq) { - direction : output; - max_fanout : 0.182; - function : "i'"; - three_state : "cmd'"; - timing() { - intrinsic_rise : 0.330; - intrinsic_fall : 0.033; - rise_resistance : 1.600; - fall_resistance : 1.430; - related_pin : "cmd"; - } - timing() { - timing_type : three_state_disable; - intrinsic_rise : 0.330; - intrinsic_fall : 0.033; - rise_resistance : 1.600; - fall_resistance : 1.430; - related_pin : "cmd"; - } - timing() { - timing_sense : negative_unate; - intrinsic_rise : 0.167; - intrinsic_fall : 0.201; - rise_resistance : 1.600; - fall_resistance : 1.430; - related_pin : "i"; - } - } - } - cell (ts_x4) { - area : 3.3 /* pitchs */ - cell_footprint : "ts"; - pin(i) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(cmd) { - direction : input; - capacitance : 0.019; - fanout_load : 0.019; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "i"; - three_state : "cmd'"; - timing() { - intrinsic_rise : 0.492; - intrinsic_fall : 0.409; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd"; - } - timing() { - timing_type : three_state_disable; - intrinsic_rise : 0.492; - intrinsic_fall : 0.409; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "cmd"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.475; - intrinsic_fall : 0.444; - rise_resistance : 0.890; - fall_resistance : 0.810; - related_pin : "i"; - } - } - } - cell (ts_x8) { - area : 4.3 /* pitchs */ - cell_footprint : "ts"; - pin(i) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - pin(cmd) { - direction : input; - capacitance : 0.019; - fanout_load : 0.019; - } - pin(q) { - direction : output; - max_fanout : 0.647; - function : "i"; - three_state : "cmd'"; - timing() { - intrinsic_rise : 0.626; - intrinsic_fall : 0.466; - rise_resistance : 0.450; - fall_resistance : 0.400; - related_pin : "cmd"; - } - timing() { - timing_type : three_state_disable; - intrinsic_rise : 0.626; - intrinsic_fall : 0.466; - rise_resistance : 0.450; - fall_resistance : 0.400; - related_pin : "cmd"; - } - timing() { - timing_sense : positive_unate; - intrinsic_rise : 0.613; - intrinsic_fall : 0.569; - rise_resistance : 0.450; - fall_resistance : 0.400; - related_pin : "i"; - } - } - } - - - /* --------------------------------------------- */ - /* Pull-Up, Pull-Down Cells */ - /* --------------------------------------------- */ - - cell (one_x0) { - area : 1.0 /* pitchs */ - cell_footprint : "one"; - pin(q) { - direction : output ; - max_fanout : 7.82796; - function : "1"; - driver_type : pull_up ; - } - } - - cell (zero_x0) { - area : 1.0 /* pitchs */ - cell_footprint : "zero"; - pin(nq) { - direction : output ; - max_fanout : 7.82796; - function : "0"; - driver_type : pull_down ; - } - } - - /* --------------------------------------------- */ - /* Sequential cells part 1 : Flip-Flops */ - /* --------------------------------------------- */ - - cell (sff1_x4) { - area : 6.0 /* pitchs */ - cell_footprint : "sff1"; - pin(i) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - timing() { - timing_type : setup_rising; - intrinsic_rise : 0.476; - intrinsic_fall : 0.585; - related_pin : "ck"; - } - timing() { - timing_type : hold_rising; - intrinsic_rise : 0.000; - intrinsic_fall : 0.000; - related_pin : "ck"; - } - } - pin(ck) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - ff("IQ","IQN") { - next_state : "i"; - clocked_on : "ck"; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "IQ"; - timing() { - timing_type : rising_edge; - intrinsic_rise : 0.500; - intrinsic_fall : 0.500; - rise_resistance : 0.890; - fall_resistance : 0.890; - related_pin : "ck"; - } - } - } - cell (sff2_x4) { - area : 8.0 /* pitchs */ - cell_footprint : "sff2"; - dont_use : false; - pin(i0) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - timing() { - timing_type : setup_rising; - intrinsic_rise : 0.666; - intrinsic_fall : 0.764; - related_pin : "ck"; - } - timing() { - timing_type : hold_rising; - intrinsic_rise : 0.000; - intrinsic_fall : 0.000; - related_pin : "ck"; - } - } - pin(i1) { - direction : input; - capacitance : 0.007; - fanout_load : 0.007; - timing() { - timing_type : setup_rising; - intrinsic_rise : 0.666; - intrinsic_fall : 0.764; - related_pin : "ck"; - } - timing() { - timing_type : hold_rising; - intrinsic_rise : 0.000; - intrinsic_fall : 0.000; - related_pin : "ck"; - } - } - pin(cmd) { - direction : input; - capacitance : 0.016; - fanout_load : 0.016; - timing() { - timing_type : setup_rising; - intrinsic_rise : 0.770; - intrinsic_fall : 0.833; - related_pin : "ck"; - } - timing() { - timing_type : hold_rising; - intrinsic_rise : 0.000; - intrinsic_fall : 0.000; - related_pin : "ck"; - } - } - pin(ck) { - direction : input; - capacitance : 0.008; - fanout_load : 0.008; - } - ff("IQ","IQN") { - next_state : "(cmd * i1) + (cmd' * i0)"; - clocked_on : "ck"; - } - pin(q) { - direction : output; - max_fanout : 0.327; - function : "IQ"; - timing() { - timing_type : rising_edge; - intrinsic_rise : 0.500; - intrinsic_fall : 0.500; - rise_resistance : 0.890; - fall_resistance : 0.890; - related_pin : "ck"; - } - } - test_cell() { - ff("IQ","IQN") { - next_state : "i0"; - clocked_on : "ck"; - } - pin(i0,ck) { - direction : input; - } - pin(i1) { - direction : input; - signal_type : test_scan_in; - } - pin(cmd) { - direction : input; - signal_type : test_scan_enable; - } - pin(q) { - direction : output; - function : "IQ"; - signal_type : test_scan_out; - } - } - } -} diff --git a/alliance/share/cells/sxlib/sxlib.sdb b/alliance/share/cells/sxlib/sxlib.sdb deleted file mode 100644 index 86798ed2..00000000 Binary files a/alliance/share/cells/sxlib/sxlib.sdb and /dev/null differ diff --git a/alliance/share/cells/sxlib/sxlib.slib b/alliance/share/cells/sxlib/sxlib.slib deleted file mode 100644 index 6f4d0f4a..00000000 --- a/alliance/share/cells/sxlib/sxlib.slib +++ /dev/null @@ -1,472 +0,0 @@ -/****************************************************************************** - ** - ** FILE NAME: sclib.slib - ** - ** Created by Mokhtar HIRECH (MASI laboratory) on 26 October 1995 - ** from $SYNOPSYS/libraries/syn/class.slib - ** - ** Modified September 1, 1999 Franck - ** - ***************************************************************************** -*/ - - -TRUE = 1; -FALSE = 0; - - -library("sxlib.sdb") { - - ROUTE_GRID = 1024; - INCHES_PER_GRID = .1; - DB_PER_GRID = ROUTE_GRID; - - CENTEMETERS_PER_GRID = INCHES_PER_GRID * 2.54; - METERS_PER_GRID = CENTEMETERS_PER_GRID / 100; - METERS_PER_DB = METERS_PER_GRID / DB_PER_GRID; - - set_route_grid(ROUTE_GRID); - set_external_scale(METERS_PER_DB); - set_meter_scale(METERS_PER_DB); - - grid_pins : TRUE ; - - - - /* note: One ROUTE_GRID is equivalent to 13 / 2 "units" of the IEEE / ANSI symbol - * standard (Std 91 - 1984). One ROUTE_GRID is equivalent to .2 MIL standard - * units (inches) (MIL - STD - 8086) - * Dimensions were derrived from these standards. - * - * - *************************** - * | * **** - * | *** - ** - * | * **** | * - * | ******* *** DYNAMIC HEIGHT * **** -------- - * * **** | * * * | - * AND_HEIGHT *** - ** * BUBBLE_DIAMETER - * * ** * | - * | <-------> *. **** -------- - * | * DYNAMIC WIDTH *. - * | ******* * . - * | * ** . - * | * *** . - * - *************************** . - * . . - * . . - * . . - * <-------------- AND_WIDTH ---------> - * - * - * - * XOR_GAP - * <-------> - * . . - * . . - * . . - * . . - * * *********************** - - * * * ******** | - * * * **** | - * * * ** | - * * * ** | - * * * * - * -.............*.......*..........+ * OR_HEIGHT - * | * * * - * | * *. . *. | - * OR_Y_ORIGIN * *. . ** . | - * | * * . . ** . | - * | * * . . **** . | - * | * * . . ******** . | - * -........*.......*********************** . - - * . . - * <- OR_X_ORIGIN -> . - * . . - * . . - * <---------- OR_WIDTH --------------> - * - * - * - * NOTE: - * - * Both OR_HEIGHT and AND_HEIGHT are defined to be four. - * The rest of the parameters are under "user" control. - * - * The radius of the arcs in an OR gate are defined to be equal to the - * height of the OR gate (this seems to be an industry standard). Thus, - * The radius of all three arcs are defined to be four. - * - * Both the MIL standard and the ANSI / IEEE standard have slightly different - * ideas on these dimensions, so choose the dimensions you like best: - * - */ - -/* REQUIRED SIZES: */ - -AND_HEIGHT = 4; -OR_HEIGHT = 4; - -grid_pins : TRUE ; - -/* ANSI Dimensions: - * The ANSI dimensions have been commented out in favor of the MIL dimensions: - * - * ANSI_AND_HEIGHT = 26.0; - * SCALE = AND_HEIGHT / ANSI_AND_HEIGHT; - * - * AND_WIDTH = 32 * SCALE; - * OR_WIDTH = 32 * SCALE; - * INVERTER_HEIGHT = 22.5 * SCALE; - * XOR_GAP = 5 * SCALE; - * BUBBLE_DIAMETER = 4 * SCALE; - * DYNAMIC_HEIGHT = 4 * SCALE; - * DYNAMIC_WIDTH = 6 * SCALE; - * OFF_SHEET_HEIGHT = 8 * SCALE; Not specified by ANSI, - * this value from MIL - * - */ - - -/* MIL Dimensions: */ - -GRIDS_PER_INCH = 1 / INCHES_PER_GRID; -MIL_AND_HEIGHT = .8; -SCALE = AND_HEIGHT / MIL_AND_HEIGHT; - -AND_WIDTH = 1.00 * SCALE; -OR_WIDTH = 1.00 * SCALE; -OR_INTERNAL_WIDTH = 0.50 * GRIDS_PER_INCH; -INVERTER_HEIGHT = .70 * SCALE; -XOR_GAP = (2.0 / 13.0) * SCALE; /* Not specifed by MIL, this value from ANSI */ -BUBBLE_DIAMETER = .16 * SCALE; -DYNAMIC_HEIGHT = .15 * SCALE; -DYNAMIC_WIDTH = .30 * SCALE; -OFF_SHEET_HEIGHT = .25 * SCALE; - - -/* The following values are not specified by MIL or ANSI: */ - -/* Origins are defined as offset from the lower left corner */ -OR_X_ORIGIN = 3; -OR_Y_ORIGIN = 2; -AND_X_ORIGIN = 3; -AND_Y_ORIGIN = 2; -INVERTER_X_ORIGIN = 1; -INVERTER_Y_ORIGIN = INVERTER_HEIGHT / 2.0; - -EXTRA_WING_SPAN = .5; /* ON 3 + GATES, CONTROLS WING SIZE */ -GATE_GAP = 0; /* CONTROLS VERTICAL GAP ON STACKED GATES */ - -/* The following values are deduced from the above values: */ - -BUBBLE_RADIUS = BUBBLE_DIAMETER / 2.0; -DYNAMIC_RADIUS = DYNAMIC_HEIGHT / 2.0; - - - symbol(and_outline) { - AND_LEFT_X = - AND_X_ORIGIN; - AND_BOTTOM_Y = - AND_Y_ORIGIN; - - AND_TOP_Y = AND_BOTTOM_Y + AND_HEIGHT; - X_START_OF_ARC = AND_LEFT_X + AND_WIDTH - AND_HEIGHT / 2.0; - AND_MIDDLE_Y = AND_BOTTOM_Y + AND_HEIGHT / 2.0; - AND_RIGHT_X = AND_LEFT_X + AND_WIDTH; - - line(AND_LEFT_X, AND_TOP_Y, X_START_OF_ARC, AND_TOP_Y); - line(AND_LEFT_X, AND_BOTTOM_Y, X_START_OF_ARC, AND_BOTTOM_Y); - arc(X_START_OF_ARC, AND_TOP_Y, X_START_OF_ARC, AND_BOTTOM_Y, \ - X_START_OF_ARC, AND_MIDDLE_Y); - } - - - symbol(inverter_triangle) { - - /* The origins are defined to be the offset from the lower left corner */ - INVERTER_LEFT_X = - INVERTER_X_ORIGIN; - INVERTER_BOTTOM_Y = - INVERTER_Y_ORIGIN; - - INVERTER_RIGHT_X = INVERTER_LEFT_X + INVERTER_HEIGHT * SQRT(3) / 2.0; - INVERTER_TOP_Y = INVERTER_BOTTOM_Y + INVERTER_HEIGHT; - INVERTER_MIDDLE_Y = INVERTER_BOTTOM_Y + INVERTER_HEIGHT / 2.0; - - line(INVERTER_LEFT_X, INVERTER_TOP_Y, INVERTER_RIGHT_X, INVERTER_MIDDLE_Y); - line(INVERTER_RIGHT_X, INVERTER_MIDDLE_Y, \ - INVERTER_LEFT_X, INVERTER_BOTTOM_Y); - line(INVERTER_LEFT_X, INVERTER_BOTTOM_Y, INVERTER_LEFT_X, INVERTER_TOP_Y); - } - - symbol(solder_dot) { - line( -.25,-.25,.25,-.25); - line(.25,.25,.25,-.25); - line(.25,.25,-.25,.25); - line( -.25,.25,-.25,-.25); - line( -.25,-.25,.25,.25); - line(.25,-.25,-.25,.25); - } - -/****************************************************************************** -** -** New symbols added for SCLIB cells -** -******************************************************************************/ - - symbol(inv_x1) { - sub_symbol(inverter_triangle, 0,0,0); - - circle(INVERTER_RIGHT_X + BUBBLE_RADIUS, INVERTER_MIDDLE_Y, BUBBLE_RADIUS); - pin(nq, INVERTER_RIGHT_X + BUBBLE_DIAMETER, INVERTER_MIDDLE_Y, RIGHT); - pin(i, INVERTER_LEFT_X, INVERTER_MIDDLE_Y, LEFT); - } - - symbol(a2_x1) { - sub_symbol(and_outline, 0,0,0); - - line(AND_LEFT_X, AND_BOTTOM_Y, AND_LEFT_X, AND_TOP_Y); - - pin(i0, AND_LEFT_X, AND_BOTTOM_Y + 3, LEFT); - pin(i1, AND_LEFT_X, AND_BOTTOM_Y + 1, LEFT); - pin(q, AND_RIGHT_X, AND_MIDDLE_Y, RIGHT); - } - - symbol(na2_x1) { - sub_symbol(and_outline, 0,0,0); - - line(AND_LEFT_X, AND_BOTTOM_Y, AND_LEFT_X, AND_TOP_Y); - circle(AND_LEFT_X - BUBBLE_RADIUS, AND_BOTTOM_Y + 1, BUBBLE_RADIUS); - - pin(i0, AND_LEFT_X, AND_BOTTOM_Y + 3, LEFT); - pin(i1, (AND_LEFT_X - BUBBLE_DIAMETER), AND_BOTTOM_Y + 1, LEFT); - pin(nq, AND_RIGHT_X, AND_MIDDLE_Y, RIGHT); - } - - - OR_LEFT_X = - OR_X_ORIGIN; - OR_BOTTOM_Y = - OR_Y_ORIGIN; - - OR_TOP_Y = OR_BOTTOM_Y + OR_HEIGHT; - OR_LEFT_ARC_CENTER_X = OR_LEFT_X - sqrt(.75 * OR_HEIGHT * OR_HEIGHT); - OR_MIDDLE_Y = OR_BOTTOM_Y + OR_HEIGHT / 2.0; - OR_RIGHT_X = OR_LEFT_ARC_CENTER_X + OR_HEIGHT + OR_INTERNAL_WIDTH; - OR_RIGHT_ARCS_X_START = OR_RIGHT_X - sqrt(.75 * OR_HEIGHT * OR_HEIGHT); -/* - OR_WIDTH = OR_RIGHT_X - OR_LEFT_X; -*/ - symbol(left_side_of_or) { - arc(OR_LEFT_X,OR_TOP_Y,OR_LEFT_X, OR_BOTTOM_Y, \ - OR_LEFT_ARC_CENTER_X, OR_MIDDLE_Y); - } - - - symbol(or_outline) { - sub_symbol(left_side_of_or, 0,0,0); - - - arc(OR_RIGHT_ARCS_X_START, OR_TOP_Y, OR_RIGHT_X, OR_MIDDLE_Y, \ - OR_RIGHT_ARCS_X_START, OR_BOTTOM_Y); - arc(OR_RIGHT_X, OR_MIDDLE_Y, OR_RIGHT_ARCS_X_START, OR_BOTTOM_Y, \ - OR_RIGHT_ARCS_X_START, OR_TOP_Y); - - line(OR_LEFT_X, OR_TOP_Y, OR_RIGHT_ARCS_X_START, OR_TOP_Y); - line(OR_LEFT_X, OR_BOTTOM_Y, OR_RIGHT_ARCS_X_START, OR_BOTTOM_Y); - } - - OR_EVEN_LEFT_PIN_X = OR_LEFT_ARC_CENTER_X + sqrt((15.0 / 16.0) * \ - OR_HEIGHT * OR_HEIGHT); - OR_ODD_LEFT_PIN_X = OR_LEFT_ARC_CENTER_X + OR_HEIGHT; - - symbol(o2_x1) { - sub_symbol(or_outline,0,0,0); - - pin(i0, OR_EVEN_LEFT_PIN_X, OR_BOTTOM_Y + 3, LEFT); - pin(i1, OR_EVEN_LEFT_PIN_X, OR_BOTTOM_Y + 1, LEFT); - pin(q, OR_RIGHT_X, 0, RIGHT); - } - - /* height assumed to be radius of or arc */ - OR_NOT_CIRCLE_X = OR_LEFT_ARC_CENTER_X + sqrt(((OR_HEIGHT - BUBBLE_RADIUS) * \ - (OR_HEIGHT - BUBBLE_RADIUS)) - 1); - symbol(no2_x1) { - sub_symbol(or_outline, 0,0,0); - - circle(OR_NOT_CIRCLE_X, OR_BOTTOM_Y + 1, BUBBLE_RADIUS); - - pin(i0, OR_EVEN_LEFT_PIN_X, OR_BOTTOM_Y + 3, LEFT); - pin(i1, OR_NOT_CIRCLE_X - BUBBLE_RADIUS, OR_BOTTOM_Y + 1, LEFT); - pin(nq, OR_RIGHT_X, 0, RIGHT); - } - - - symbol(B2I) { - LEFT_INVERTER_ORIGIN_X = - INVERTER_X_ORIGIN - 2; - sub_symbol(inverter_triangle, LEFT_INVERTER_ORIGIN_X,0,0); - circle(LEFT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_RADIUS, \ - INVERTER_MIDDLE_Y, BUBBLE_RADIUS); - - RIGHT_INVERTER_ORIGIN_X = INVERTER_X_ORIGIN + 2; - sub_symbol(inverter_triangle, RIGHT_INVERTER_ORIGIN_X,0,0); - circle(RIGHT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_RADIUS, \ - INVERTER_MIDDLE_Y, BUBBLE_RADIUS); - - line(LEFT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_DIAMETER, \ - INVERTER_MIDDLE_Y, \ - RIGHT_INVERTER_ORIGIN_X + INVERTER_LEFT_X, INVERTER_MIDDLE_Y); - sub_symbol(solder_dot, INVERTER_X_ORIGIN,0,0); - line(INVERTER_X_ORIGIN, INVERTER_MIDDLE_Y, \ - INVERTER_X_ORIGIN, ceil(INVERTER_TOP_Y) + 1); - line(INVERTER_X_ORIGIN, ceil(INVERTER_TOP_Y) + 1, \ - RIGHT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_DIAMETER, \ - ceil(INVERTER_TOP_Y) + 1); - pin(Z1, RIGHT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_DIAMETER, \ - ceil(INVERTER_TOP_Y) + 1, RIGHT); - pin(Z2, RIGHT_INVERTER_ORIGIN_X + INVERTER_RIGHT_X + BUBBLE_DIAMETER, \ - INVERTER_MIDDLE_Y, RIGHT); - pin(A, LEFT_INVERTER_ORIGIN_X + INVERTER_LEFT_X, INVERTER_MIDDLE_Y, LEFT); - } - symbol(B2IP) { - sub_symbol(B2I, 0,0,0); - } - symbol(B3I) { - sub_symbol(B2I, 0,0,0); - } - symbol(B3IP) { - sub_symbol(B2I, 0,0,0); - } - symbol(mux2) { - MUX_WIDTH = 2.0; - MUX_X_ORIGIN = MUX_WIDTH / 2.0; - MUX_HEIGHT = 4.0; - MUX_Y_ORIGIN = MUX_HEIGHT / 2.0; - - MUX_LEFT = MUX_X_ORIGIN - (MUX_WIDTH / 2.0); - MUX_RIGHT = MUX_X_ORIGIN + (MUX_WIDTH / 2.0); - MUX_TOP = MUX_Y_ORIGIN + (MUX_HEIGHT / 2.0); - MUX_BOTTOM = MUX_Y_ORIGIN - (MUX_HEIGHT / 2.0); - line(MUX_LEFT, MUX_BOTTOM, MUX_RIGHT, MUX_BOTTOM); - line(MUX_LEFT, MUX_BOTTOM, MUX_LEFT, MUX_TOP); - line(MUX_RIGHT, MUX_TOP, MUX_RIGHT, MUX_BOTTOM); - line(MUX_RIGHT, MUX_TOP, MUX_LEFT, MUX_TOP); - pin(A, MUX_LEFT, MUX_Y_ORIGIN + 1, LEFT); - pin(B, MUX_LEFT, MUX_Y_ORIGIN - 1, LEFT); - pin(S, MUX_X_ORIGIN, MUX_BOTTOM , DOWN); - } - symbol(MUX21H) { - sub_symbol(mux2, 0,0,0); - pin(Z, MUX_RIGHT, MUX_Y_ORIGIN, RIGHT); - } - symbol(MUX21HP) { - sub_symbol(MUX21H, 0,0,0); - } - symbol(MUX21L) { - sub_symbol(mux2, 0,0,0); - pin(Z, MUX_RIGHT + BUBBLE_DIAMETER, MUX_Y_ORIGIN, RIGHT); - circle(MUX_RIGHT + BUBBLE_RADIUS, MUX_Y_ORIGIN, BUBBLE_RADIUS); - } - symbol(MUX21LP) { - sub_symbol(MUX21L, 0,0,0); - } - symbol(mux2sel) { - MUX_WIDTH = 3.0; - MUX_X_ORIGIN = MUX_WIDTH / 2.0; - MUX_HEIGHT = 4.0; - MUX_Y_ORIGIN = MUX_HEIGHT / 2.0; - - MUX_LEFT = MUX_X_ORIGIN - (MUX_WIDTH / 2.0); - MUX_RIGHT = MUX_X_ORIGIN + (MUX_WIDTH / 2.0); - MUX_TOP = MUX_Y_ORIGIN + (MUX_HEIGHT / 2.0); - MUX_BOTTOM = MUX_Y_ORIGIN - (MUX_HEIGHT / 2.0); - line(MUX_LEFT, MUX_BOTTOM, MUX_RIGHT, MUX_BOTTOM); - line(MUX_LEFT, MUX_BOTTOM, MUX_LEFT, MUX_TOP); - line(MUX_RIGHT, MUX_TOP, MUX_RIGHT, MUX_BOTTOM); - line(MUX_RIGHT, MUX_TOP, MUX_LEFT, MUX_TOP); - } - symbol(MUX21LA) { - sub_symbol(mux2sel, 0,0,0); - pin(A, MUX_LEFT, MUX_Y_ORIGIN + 1, LEFT); - pin(B, MUX_LEFT, MUX_Y_ORIGIN - 1, LEFT); - pin(SN, MUX_X_ORIGIN - 0.5, MUX_BOTTOM - BUBBLE_DIAMETER , DOWN); - circle(MUX_X_ORIGIN - 0.5, MUX_BOTTOM - BUBBLE_RADIUS, BUBBLE_RADIUS); - pin(S, MUX_X_ORIGIN + 0.5, MUX_BOTTOM , DOWN); - circle(MUX_RIGHT + BUBBLE_RADIUS, MUX_Y_ORIGIN, BUBBLE_RADIUS); - pin(Z, MUX_RIGHT + BUBBLE_DIAMETER, MUX_Y_ORIGIN, RIGHT); - } - symbol(MUX21LAP) { - sub_symbol(MUX21LA, 0,0,0); - } - symbol(MUX31L) { - sub_symbol(mux2sel, 0,0,0); - pin(D0, MUX_LEFT, MUX_Y_ORIGIN + 1, LEFT); - pin(D1, MUX_LEFT, MUX_Y_ORIGIN , LEFT); - pin(D2, MUX_LEFT, MUX_Y_ORIGIN - 1, LEFT); - pin(A, MUX_X_ORIGIN - 0.5, MUX_BOTTOM , DOWN); - pin(B, MUX_X_ORIGIN + 0.5, MUX_BOTTOM , DOWN); - circle(MUX_RIGHT + BUBBLE_RADIUS, MUX_Y_ORIGIN, BUBBLE_RADIUS); - pin(Z, MUX_RIGHT + BUBBLE_DIAMETER, MUX_Y_ORIGIN, RIGHT); - } - symbol(MUX31LP) { - sub_symbol(MUX31L, 0,0,0); - } - -FFBOX_WIDTH = 6.0; -FFBOX_X_ORIGIN = FFBOX_WIDTH / 2.0; -FFBOX_HEIGHT = 10.0; -FFBOX_Y_ORIGIN = FFBOX_HEIGHT / 2.0; - -FFBOX_LEFT = FFBOX_X_ORIGIN - (FFBOX_WIDTH / 2.0); -FFBOX_RIGHT = FFBOX_X_ORIGIN + (FFBOX_WIDTH / 2.0); - - symbol(ff_box) { - FFBOX_TOP = FFBOX_Y_ORIGIN + (FFBOX_HEIGHT / 2.0); - FFBOX_BOTTOM = FFBOX_Y_ORIGIN - (FFBOX_HEIGHT / 2.0); - line(FFBOX_LEFT, FFBOX_BOTTOM, FFBOX_RIGHT, FFBOX_BOTTOM); - line(FFBOX_LEFT, FFBOX_BOTTOM, FFBOX_LEFT, FFBOX_TOP); - line(FFBOX_RIGHT, FFBOX_TOP, FFBOX_RIGHT, FFBOX_BOTTOM); - line(FFBOX_RIGHT, FFBOX_TOP, FFBOX_LEFT, FFBOX_TOP); - pin(Q, FFBOX_RIGHT, FFBOX_Y_ORIGIN + 4 , RIGHT); - pin(QN, FFBOX_RIGHT + BUBBLE_DIAMETER, FFBOX_Y_ORIGIN - 4 , RIGHT); - circle(FFBOX_RIGHT + BUBBLE_RADIUS, FFBOX_Y_ORIGIN - 4, BUBBLE_RADIUS); - } - - symbol(FD1) { - sub_symbol(ff_box, 0,0,0); - pin(D, FFBOX_LEFT, FFBOX_Y_ORIGIN + 4, LEFT); - - CLOCK_Y = FFBOX_Y_ORIGIN - 4; - pin(CP, FFBOX_LEFT, CLOCK_Y , LEFT); - line(FFBOX_LEFT, CLOCK_Y - 0.5, FFBOX_LEFT + 1, CLOCK_Y); - line(FFBOX_LEFT, CLOCK_Y + 0.5, FFBOX_LEFT + 1, CLOCK_Y); - } - - symbol(FD1P) { - sub_symbol(FD1, 0,0,0); - } - symbol(FDW) { - sub_symbol(FD1, 0,0,0); - pin(CD, FFBOX_X_ORIGIN, FFBOX_BOTTOM - BUBBLE_DIAMETER, DOWN); - circle(FFBOX_X_ORIGIN,FFBOX_BOTTOM - BUBBLE_RADIUS, BUBBLE_RADIUS); - } - - symbol(FD4) { - sub_symbol(FD1, 0,0,0); - pin(SD, FFBOX_X_ORIGIN, FFBOX_TOP + BUBBLE_DIAMETER, UP); - circle(FFBOX_X_ORIGIN,FFBOX_TOP + BUBBLE_RADIUS, BUBBLE_RADIUS); - } - symbol(box_3x6) { - BOX_3X6_WIDTH = 3.0; - BOX_3X6_X_ORIGIN = BOX_3X6_WIDTH / 2.0; - BOX_3X6_HEIGHT = 6.0; - BOX_3X6_Y_ORIGIN = BOX_3X6_HEIGHT / 2.0; - - BOX_3X6_LEFT = BOX_3X6_X_ORIGIN - (BOX_3X6_WIDTH / 2.0); - BOX_3X6_RIGHT = BOX_3X6_X_ORIGIN + (BOX_3X6_WIDTH / 2.0); - BOX_3X6_TOP = BOX_3X6_Y_ORIGIN + (BOX_3X6_HEIGHT / 2.0); - BOX_3X6_BOTTOM = BOX_3X6_Y_ORIGIN - (BOX_3X6_HEIGHT / 2.0); - line(BOX_3X6_LEFT, BOX_3X6_BOTTOM, BOX_3X6_RIGHT, BOX_3X6_BOTTOM); - line(BOX_3X6_LEFT, BOX_3X6_BOTTOM, BOX_3X6_LEFT, BOX_3X6_TOP); - line(BOX_3X6_RIGHT, BOX_3X6_TOP, BOX_3X6_RIGHT, BOX_3X6_BOTTOM); - line(BOX_3X6_RIGHT, BOX_3X6_TOP, BOX_3X6_LEFT, BOX_3X6_TOP); - } -} - - - -/*****************************************************************************/ diff --git a/alliance/share/cells/sxlib/sxlib_FTGS.vhd b/alliance/share/cells/sxlib/sxlib_FTGS.vhd deleted file mode 100644 index 6bc6ab6f..00000000 --- a/alliance/share/cells/sxlib/sxlib_FTGS.vhd +++ /dev/null @@ -1,12219 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_FTGS.vhd --- FILE CONTENTS: Entity, Structural Architecture(FTGS), --- and Configuration --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : FTGS, Timing_mesg(TRUE), Timing_xgen(FALSE), GLITCH_HANDLE --- HISTORY : --- ----------------------------------------------------------------- - ------ CELL a2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.261 ns; - tpdi0_q_F : Time := 0.388 ns; - tpdi1_q_R : Time := 0.203 ns; - tpdi1_q_F : Time := 0.434 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a2_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_a2_x2_FTGS of a2_x2 is - for FTGS - end for; -end CFG_a2_x2_FTGS; - - ------ CELL a2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.338 ns; - tpdi0_q_F : Time := 0.476 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_a2_x4_FTGS of a2_x4 is - for FTGS - end for; -end CFG_a2_x4_FTGS; - - ------ CELL a3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.395 ns; - tpdi0_q_F : Time := 0.435 ns; - tpdi1_q_R : Time := 0.353 ns; - tpdi1_q_F : Time := 0.479 ns; - tpdi2_q_R : Time := 0.290 ns; - tpdi2_q_F : Time := 0.521 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a3_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00000001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_a3_x2_FTGS of a3_x2 is - for FTGS - end for; -end CFG_a3_x2_FTGS; - - ------ CELL a3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.478 ns; - tpdi0_q_F : Time := 0.514 ns; - tpdi1_q_R : Time := 0.428 ns; - tpdi1_q_F : Time := 0.554 ns; - tpdi2_q_R : Time := 0.356 ns; - tpdi2_q_F : Time := 0.592 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00000001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_a3_x4_FTGS of a3_x4 is - for FTGS - end for; -end CFG_a3_x4_FTGS; - - ------ CELL a4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.374 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.441 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.482 ns; - tpdi2_q_F : Time := 0.498 ns; - tpdi3_q_R : Time := 0.506 ns; - tpdi3_q_F : Time := 0.455 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a4_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0000000000000001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_a4_x2_FTGS of a4_x2 is - for FTGS - end for; -end CFG_a4_x2_FTGS; - - ------ CELL a4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.505 ns; - tpdi0_q_F : Time := 0.650 ns; - tpdi1_q_R : Time := 0.578 ns; - tpdi1_q_F : Time := 0.614 ns; - tpdi2_q_R : Time := 0.627 ns; - tpdi2_q_F : Time := 0.576 ns; - tpdi3_q_R : Time := 0.661 ns; - tpdi3_q_F : Time := 0.538 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of a4_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0000000000000001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_a4_x4_FTGS of a4_x4 is - for FTGS - end for; -end CFG_a4_x4_FTGS; - - ------ CELL an12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.200 ns; - tpdi0_q_F : Time := 0.168 ns; - tpdi1_q_R : Time := 0.285 ns; - tpdi1_q_F : Time := 0.405 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of an12_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0100", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_an12_x1_FTGS of an12_x1 is - for FTGS - end for; -end CFG_an12_x1_FTGS; - - ------ CELL an12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.461 ns; - tpdi0_q_F : Time := 0.471 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of an12_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0100", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_an12_x4_FTGS of an12_x4 is - for FTGS - end for; -end CFG_an12_x4_FTGS; - - ------ CELL ao2o22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.572 ns; - tpdi0_q_F : Time := 0.451 ns; - tpdi1_q_R : Time := 0.508 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.432 ns; - tpdi2_q_F : Time := 0.627 ns; - tpdi3_q_R : Time := 0.488 ns; - tpdi3_q_F : Time := 0.526 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ao2o22_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0000011101110111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_ao2o22_x2_FTGS of ao2o22_x2 is - for FTGS - end for; -end CFG_ao2o22_x2_FTGS; - - ------ CELL ao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.696 ns; - tpdi0_q_F : Time := 0.569 ns; - tpdi1_q_R : Time := 0.637 ns; - tpdi1_q_F : Time := 0.666 ns; - tpdi2_q_R : Time := 0.554 ns; - tpdi2_q_F : Time := 0.744 ns; - tpdi3_q_R : Time := 0.606 ns; - tpdi3_q_F : Time := 0.639 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ao2o22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0000011101110111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_ao2o22_x4_FTGS of ao2o22_x4 is - for FTGS - end for; -end CFG_ao2o22_x4_FTGS; - - ------ CELL ao22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.558 ns; - tpdi0_q_F : Time := 0.447 ns; - tpdi1_q_R : Time := 0.493 ns; - tpdi1_q_F : Time := 0.526 ns; - tpdi2_q_R : Time := 0.420 ns; - tpdi2_q_F : Time := 0.425 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ao22_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00010101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_ao22_x2_FTGS of ao22_x2 is - for FTGS - end for; -end CFG_ao22_x2_FTGS; - - ------ CELL ao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.674 ns; - tpdi0_q_F : Time := 0.552 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.647 ns; - tpdi2_q_R : Time := 0.526 ns; - tpdi2_q_F : Time := 0.505 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ao22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00010101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_ao22_x4_FTGS of ao22_x4 is - for FTGS - end for; -end CFG_ao22_x4_FTGS; - - ------ CELL buf_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.409 ns; - tpdi_q_F : Time := 0.391 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of buf_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "01", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i q", - delay_param => - ( 0 => (tpdi_q_R, tpdi_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_buf_x2_FTGS of buf_x2 is - for FTGS - end for; -end CFG_buf_x2_FTGS; - - ------ CELL buf_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.379 ns; - tpdi_q_F : Time := 0.409 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of buf_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "01", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i q", - delay_param => - ( 0 => (tpdi_q_R, tpdi_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_buf_x4_FTGS of buf_x4 is - for FTGS - end for; -end CFG_buf_x4_FTGS; - - ------ CELL buf_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.343 ns; - tpdi_q_F : Time := 0.396 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of buf_x8 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "01", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i q", - delay_param => - ( 0 => (tpdi_q_R, tpdi_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_buf_x8_FTGS of buf_x8 is - for FTGS - end for; -end CFG_buf_x8_FTGS; - - ------ CELL inv_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.101 ns; - tpdi_nq_F : Time := 0.139 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of inv_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "10", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i nq", - delay_param => - ( 0 => (tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_inv_x1_FTGS of inv_x1 is - for FTGS - end for; -end CFG_inv_x1_FTGS; - - ------ CELL inv_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.069 ns; - tpdi_nq_F : Time := 0.163 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of inv_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "10", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i nq", - delay_param => - ( 0 => (tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_inv_x2_FTGS of inv_x2 is - for FTGS - end for; -end CFG_inv_x2_FTGS; - - ------ CELL inv_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.071 ns; - tpdi_nq_F : Time := 0.143 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of inv_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "10", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i nq", - delay_param => - ( 0 => (tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_inv_x4_FTGS of inv_x4 is - for FTGS - end for; -end CFG_inv_x4_FTGS; - - ------ CELL inv_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.086 ns; - tpdi_nq_F : Time := 0.133 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of inv_x8 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U2/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U2/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : TLU - generic map( - N => 1, - TruthTable => "10", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i nq", - delay_param => - ( 0 => (tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "X", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_inv_x8_FTGS of inv_x8 is - for FTGS - end for; -end CFG_inv_x8_FTGS; - - ------ CELL mx2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.484 ns; - tpdcmd_q_F : Time := 0.522 ns; - tpdi0_q_R : Time := 0.451 ns; - tpdi0_q_F : Time := 0.469 ns; - tpdi1_q_R : Time := 0.451 ns; - tpdi1_q_F : Time := 0.469 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of mx2_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00110101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd i0 i1 q", - delay_param => - ((tpdcmd_q_R, tpdcmd_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_mx2_x2_FTGS of mx2_x2 is - for FTGS - end for; -end CFG_mx2_x2_FTGS; - - ------ CELL mx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.615 ns; - tpdcmd_q_F : Time := 0.647 ns; - tpdi0_q_R : Time := 0.564 ns; - tpdi0_q_F : Time := 0.576 ns; - tpdi1_q_R : Time := 0.564 ns; - tpdi1_q_F : Time := 0.576 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of mx2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "00110101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd i0 i1 q", - delay_param => - ((tpdcmd_q_R, tpdcmd_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_mx2_x4_FTGS of mx2_x4 is - for FTGS - end for; -end CFG_mx2_x4_FTGS; - - ------ CELL mx3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.573 ns; - tpdcmd0_q_F : Time := 0.680 ns; - tpdcmd1_q_R : Time := 0.664 ns; - tpdcmd1_q_F : Time := 0.817 ns; - tpdi0_q_R : Time := 0.538 ns; - tpdi0_q_F : Time := 0.658 ns; - tpdi1_q_R : Time := 0.654 ns; - tpdi1_q_F : Time := 0.808 ns; - tpdi2_q_R : Time := 0.654 ns; - tpdi2_q_F : Time := 0.808 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of mx3_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd1_q_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd1_q_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd0_q_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd0_q_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd0_R, twdcmd0_F, twdcmd0_R, twdcmd0_R, twdcmd0_F, twdcmd0_F)) - port map( Input => cmd0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdcmd1_R, twdcmd1_F, twdcmd1_R, twdcmd1_R, twdcmd1_F, twdcmd1_F)) - port map( Input => cmd1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "00001111000011110101010100110011", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd0 cmd1 i0 i1 i2 q", - delay_param => - ((tpdcmd0_q_R, tpdcmd0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd1_q_R, tpdcmd1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => q); - - -end FTGS; - -configuration CFG_mx3_x2_FTGS of mx3_x2 is - for FTGS - end for; -end CFG_mx3_x2_FTGS; - - ------ CELL mx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.683 ns; - tpdcmd0_q_F : Time := 0.779 ns; - tpdcmd1_q_R : Time := 0.792 ns; - tpdcmd1_q_F : Time := 0.967 ns; - tpdi0_q_R : Time := 0.640 ns; - tpdi0_q_F : Time := 0.774 ns; - tpdi1_q_R : Time := 0.770 ns; - tpdi1_q_F : Time := 0.948 ns; - tpdi2_q_R : Time := 0.770 ns; - tpdi2_q_F : Time := 0.948 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of mx3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd1_q_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd1_q_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd0_q_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd0_q_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd0_R, twdcmd0_F, twdcmd0_R, twdcmd0_R, twdcmd0_F, twdcmd0_F)) - port map( Input => cmd0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdcmd1_R, twdcmd1_F, twdcmd1_R, twdcmd1_R, twdcmd1_F, twdcmd1_F)) - port map( Input => cmd1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "00001111000011110101010100110011", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd0 cmd1 i0 i1 i2 q", - delay_param => - ((tpdcmd0_q_R, tpdcmd0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd1_q_R, tpdcmd1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => q); - - -end FTGS; - -configuration CFG_mx3_x4_FTGS of mx3_x4 is - for FTGS - end for; -end CFG_mx3_x4_FTGS; - - ------ CELL na2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.059 ns; - tpdi0_nq_F : Time := 0.288 ns; - tpdi1_nq_R : Time := 0.111 ns; - tpdi1_nq_F : Time := 0.234 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na2_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_na2_x1_FTGS of na2_x1 is - for FTGS - end for; -end CFG_na2_x1_FTGS; - - ------ CELL na2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.412 ns; - tpdi0_nq_F : Time := 0.552 ns; - tpdi1_nq_R : Time := 0.353 ns; - tpdi1_nq_F : Time := 0.601 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_na2_x4_FTGS of na2_x4 is - for FTGS - end for; -end CFG_na2_x4_FTGS; - - ------ CELL na3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.119 ns; - tpdi0_nq_F : Time := 0.363 ns; - tpdi1_nq_R : Time := 0.171 ns; - tpdi1_nq_F : Time := 0.316 ns; - tpdi2_nq_R : Time := 0.193 ns; - tpdi2_nq_F : Time := 0.265 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na3_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11111110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_na3_x1_FTGS of na3_x1 is - for FTGS - end for; -end CFG_na3_x1_FTGS; - - ------ CELL na3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.556 ns; - tpdi0_nq_F : Time := 0.601 ns; - tpdi1_nq_R : Time := 0.460 ns; - tpdi1_nq_F : Time := 0.691 ns; - tpdi2_nq_R : Time := 0.519 ns; - tpdi2_nq_F : Time := 0.647 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11111110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_na3_x4_FTGS of na3_x4 is - for FTGS - end for; -end CFG_na3_x4_FTGS; - - ------ CELL na4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.179 ns; - tpdi0_nq_F : Time := 0.438 ns; - tpdi1_nq_R : Time := 0.237 ns; - tpdi1_nq_F : Time := 0.395 ns; - tpdi2_nq_R : Time := 0.269 ns; - tpdi2_nq_F : Time := 0.350 ns; - tpdi3_nq_R : Time := 0.282 ns; - tpdi3_nq_F : Time := 0.302 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na4_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1111111111111110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_na4_x1_FTGS of na4_x1 is - for FTGS - end for; -end CFG_na4_x1_FTGS; - - ------ CELL na4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.578 ns; - tpdi0_nq_F : Time := 0.771 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.731 ns; - tpdi2_nq_R : Time := 0.681 ns; - tpdi2_nq_F : Time := 0.689 ns; - tpdi3_nq_R : Time := 0.703 ns; - tpdi3_nq_F : Time := 0.644 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of na4_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1111111111111110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_na4_x4_FTGS of na4_x4 is - for FTGS - end for; -end CFG_na4_x4_FTGS; - - ------ CELL nao2o22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.237 ns; - tpdi2_nq_F : Time := 0.307 ns; - tpdi3_nq_R : Time := 0.174 ns; - tpdi3_nq_F : Time := 0.382 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nao2o22_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1111100010001000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_nao2o22_x1_FTGS of nao2o22_x1 is - for FTGS - end for; -end CFG_nao2o22_x1_FTGS; - - ------ CELL nao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.734 ns; - tpdi0_nq_F : Time := 0.644 ns; - tpdi1_nq_R : Time := 0.666 ns; - tpdi1_nq_F : Time := 0.717 ns; - tpdi2_nq_R : Time := 0.664 ns; - tpdi2_nq_F : Time := 0.721 ns; - tpdi3_nq_R : Time := 0.607 ns; - tpdi3_nq_F : Time := 0.807 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nao2o22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1111100010001000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_nao2o22_x4_FTGS of nao2o22_x4 is - for FTGS - end for; -end CFG_nao2o22_x4_FTGS; - - ------ CELL nao22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.165 ns; - tpdi2_nq_F : Time := 0.238 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nao22_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11101010", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_nao22_x1_FTGS of nao22_x1 is - for FTGS - end for; -end CFG_nao22_x1_FTGS; - - ------ CELL nao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.732 ns; - tpdi0_nq_F : Time := 0.650 ns; - tpdi1_nq_R : Time := 0.664 ns; - tpdi1_nq_F : Time := 0.723 ns; - tpdi2_nq_R : Time := 0.596 ns; - tpdi2_nq_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nao22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11101010", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_nao22_x4_FTGS of nao22_x4 is - for FTGS - end for; -end CFG_nao22_x4_FTGS; - - ------ CELL nmx2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.218 ns; - tpdcmd_nq_F : Time := 0.287 ns; - tpdi0_nq_R : Time := 0.217 ns; - tpdi0_nq_F : Time := 0.256 ns; - tpdi1_nq_R : Time := 0.217 ns; - tpdi1_nq_F : Time := 0.256 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nmx2_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11001010", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd i0 i1 nq", - delay_param => - ((tpdcmd_nq_R, tpdcmd_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_nmx2_x1_FTGS of nmx2_x1 is - for FTGS - end for; -end CFG_nmx2_x1_FTGS; - - ------ CELL nmx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.632 ns; - tpdcmd_nq_F : Time := 0.708 ns; - tpdi0_nq_R : Time := 0.610 ns; - tpdi0_nq_F : Time := 0.653 ns; - tpdi1_nq_R : Time := 0.610 ns; - tpdi1_nq_F : Time := 0.653 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nmx2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "11001010", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd i0 i1 nq", - delay_param => - ((tpdcmd_nq_R, tpdcmd_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_nmx2_x4_FTGS of nmx2_x4 is - for FTGS - end for; -end CFG_nmx2_x4_FTGS; - - ------ CELL nmx3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.356 ns; - tpdcmd0_nq_F : Time := 0.495 ns; - tpdcmd1_nq_R : Time := 0.414 ns; - tpdcmd1_nq_F : Time := 0.566 ns; - tpdi0_nq_R : Time := 0.315 ns; - tpdi0_nq_F : Time := 0.441 ns; - tpdi1_nq_R : Time := 0.429 ns; - tpdi1_nq_F : Time := 0.582 ns; - tpdi2_nq_R : Time := 0.429 ns; - tpdi2_nq_F : Time := 0.582 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nmx3_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd0_R, twdcmd0_F, twdcmd0_R, twdcmd0_R, twdcmd0_F, twdcmd0_F)) - port map( Input => cmd0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdcmd1_R, twdcmd1_F, twdcmd1_R, twdcmd1_R, twdcmd1_F, twdcmd1_F)) - port map( Input => cmd1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "11110000111100001010101011001100", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd0 cmd1 i0 i1 i2 nq", - delay_param => - ((tpdcmd0_nq_R, tpdcmd0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd1_nq_R, tpdcmd1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => nq); - - -end FTGS; - -configuration CFG_nmx3_x1_FTGS of nmx3_x1 is - for FTGS - end for; -end CFG_nmx3_x1_FTGS; - - ------ CELL nmx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.790 ns; - tpdcmd0_nq_F : Time := 0.936 ns; - tpdcmd1_nq_R : Time := 0.866 ns; - tpdcmd1_nq_F : Time := 1.048 ns; - tpdi0_nq_R : Time := 0.748 ns; - tpdi0_nq_F : Time := 0.900 ns; - tpdi1_nq_R : Time := 0.869 ns; - tpdi1_nq_F : Time := 1.053 ns; - tpdi2_nq_R : Time := 0.869 ns; - tpdi2_nq_F : Time := 1.053 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nmx3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdcmd0_R, twdcmd0_F, twdcmd0_R, twdcmd0_R, twdcmd0_F, twdcmd0_F)) - port map( Input => cmd0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdcmd1_R, twdcmd1_F, twdcmd1_R, twdcmd1_R, twdcmd1_F, twdcmd1_F)) - port map( Input => cmd1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "11110000111100001010101011001100", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "cmd0 cmd1 i0 i1 i2 nq", - delay_param => - ((tpdcmd0_nq_R, tpdcmd0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd1_nq_R, tpdcmd1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => nq); - - -end FTGS; - -configuration CFG_nmx3_x4_FTGS of nmx3_x4 is - for FTGS - end for; -end CFG_nmx3_x4_FTGS; - - ------ CELL no2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.298 ns; - tpdi0_nq_F : Time := 0.121 ns; - tpdi1_nq_R : Time := 0.193 ns; - tpdi1_nq_F : Time := 0.161 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no2_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_no2_x1_FTGS of no2_x1 is - for FTGS - end for; -end CFG_no2_x1_FTGS; - - ------ CELL no2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.618 ns; - tpdi0_nq_F : Time := 0.447 ns; - tpdi1_nq_R : Time := 0.522 ns; - tpdi1_nq_F : Time := 0.504 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_no2_x4_FTGS of no2_x4 is - for FTGS - end for; -end CFG_no2_x4_FTGS; - - ------ CELL no3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.318 ns; - tpdi0_nq_F : Time := 0.246 ns; - tpdi1_nq_R : Time := 0.215 ns; - tpdi1_nq_F : Time := 0.243 ns; - tpdi2_nq_R : Time := 0.407 ns; - tpdi2_nq_F : Time := 0.192 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no3_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "10000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_no3_x1_FTGS of no3_x1 is - for FTGS - end for; -end CFG_no3_x1_FTGS; - - ------ CELL no3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.722 ns; - tpdi0_nq_F : Time := 0.561 ns; - tpdi1_nq_R : Time := 0.638 ns; - tpdi1_nq_F : Time := 0.623 ns; - tpdi2_nq_R : Time := 0.545 ns; - tpdi2_nq_F : Time := 0.640 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "10000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_no3_x4_FTGS of no3_x4 is - for FTGS - end for; -end CFG_no3_x4_FTGS; - - ------ CELL no4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.330 ns; - tpdi0_nq_F : Time := 0.340 ns; - tpdi1_nq_R : Time := 0.230 ns; - tpdi1_nq_F : Time := 0.320 ns; - tpdi2_nq_R : Time := 0.419 ns; - tpdi2_nq_F : Time := 0.333 ns; - tpdi3_nq_R : Time := 0.499 ns; - tpdi3_nq_F : Time := 0.271 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no4_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1000000000000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_no4_x1_FTGS of no4_x1 is - for FTGS - end for; -end CFG_no4_x1_FTGS; - - ------ CELL no4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.656 ns; - tpdi0_nq_F : Time := 0.777 ns; - tpdi1_nq_R : Time := 0.564 ns; - tpdi1_nq_F : Time := 0.768 ns; - tpdi2_nq_R : Time := 0.739 ns; - tpdi2_nq_F : Time := 0.761 ns; - tpdi3_nq_R : Time := 0.816 ns; - tpdi3_nq_F : Time := 0.693 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of no4_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1000000000000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_no4_x4_FTGS of no4_x4 is - for FTGS - end for; -end CFG_no4_x4_FTGS; - - ------ CELL noa2a2a2a24_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.649 ns; - tpdi0_nq_F : Time := 0.606 ns; - tpdi1_nq_R : Time := 0.775 ns; - tpdi1_nq_F : Time := 0.562 ns; - tpdi2_nq_R : Time := 0.550 ns; - tpdi2_nq_F : Time := 0.662 ns; - tpdi3_nq_R : Time := 0.667 ns; - tpdi3_nq_F : Time := 0.616 ns; - tpdi4_nq_R : Time := 0.419 ns; - tpdi4_nq_F : Time := 0.613 ns; - tpdi5_nq_R : Time := 0.329 ns; - tpdi5_nq_F : Time := 0.662 ns; - tpdi6_nq_R : Time := 0.270 ns; - tpdi6_nq_F : Time := 0.535 ns; - tpdi7_nq_R : Time := 0.200 ns; - tpdi7_nq_F : Time := 0.591 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a2a2a24_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_nq_F: constant is - "U9/delay_param(7)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi7_nq_R: constant is - "U9/delay_param(7)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is - "U9/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is - "U9/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U9/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U9/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U9/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U9/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U9/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U9/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U9/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U9/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U9/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U9/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U9/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U9/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi7_F: constant is - "U8/delay(TRAN_10), " & - "U8/delay(TRAN_1Z), U8/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi7_R: constant is - "U8/delay(TRAN_01), " & - "U8/delay(TRAN_0Z), U8/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - U8 : WIREBUF - generic map(delay => (twdi7_R, twdi7_F, twdi7_R, twdi7_R, twdi7_F, twdi7_F)) - port map( Input => i7, Output => connect(7)); - - -- Netlist - U9 : TLU - generic map( - N => 8, - TruthTable => "0001000100011111" & - "10101000101010001010100000000000", - TT_size => (4, 5), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, 7, -1), - pin_names => "i2 i3 i4 i5 i0 i1 i6 i7 nq", - delay_param => - ((tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_nq_R, tpdi6_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi7_nq_R, tpdi7_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(2), - Input(1) => connect(3), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(6), - Input(7) => connect(7), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a2a2a24_x1_FTGS of noa2a2a2a24_x1 is - for FTGS - end for; -end CFG_noa2a2a2a24_x1_FTGS; - - ------ CELL noa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.966 ns; - tpdi0_nq_F : Time := 1.049 ns; - tpdi1_nq_R : Time := 1.097 ns; - tpdi1_nq_F : Time := 1.005 ns; - tpdi2_nq_R : Time := 0.867 ns; - tpdi2_nq_F : Time := 1.106 ns; - tpdi3_nq_R : Time := 0.990 ns; - tpdi3_nq_F : Time := 1.061 ns; - tpdi4_nq_R : Time := 0.748 ns; - tpdi4_nq_F : Time := 1.061 ns; - tpdi5_nq_R : Time := 0.649 ns; - tpdi5_nq_F : Time := 1.109 ns; - tpdi6_nq_R : Time := 0.606 ns; - tpdi6_nq_F : Time := 0.999 ns; - tpdi7_nq_R : Time := 0.525 ns; - tpdi7_nq_F : Time := 1.052 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a2a2a24_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_nq_F: constant is - "U9/delay_param(7)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi7_nq_R: constant is - "U9/delay_param(7)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is - "U9/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is - "U9/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U9/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U9/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U9/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U9/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U9/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U9/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U9/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U9/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U9/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U9/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U9/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U9/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi7_F: constant is - "U8/delay(TRAN_10), " & - "U8/delay(TRAN_1Z), U8/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi7_R: constant is - "U8/delay(TRAN_01), " & - "U8/delay(TRAN_0Z), U8/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - U8 : WIREBUF - generic map(delay => (twdi7_R, twdi7_F, twdi7_R, twdi7_R, twdi7_F, twdi7_F)) - port map( Input => i7, Output => connect(7)); - - -- Netlist - U9 : TLU - generic map( - N => 8, - TruthTable => "0001000100011111" & - "10101000101010001010100000000000", - TT_size => (4, 5), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, 7, -1), - pin_names => "i2 i3 i4 i5 i0 i1 i6 i7 nq", - delay_param => - ((tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_nq_R, tpdi6_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi7_nq_R, tpdi7_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(2), - Input(1) => connect(3), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(6), - Input(7) => connect(7), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a2a2a24_x4_FTGS of noa2a2a2a24_x4 is - for FTGS - end for; -end CFG_noa2a2a2a24_x4_FTGS; - - ------ CELL noa2a2a23_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.525 ns; - tpdi0_nq_F : Time := 0.425 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.388 ns; - tpdi2_nq_R : Time := 0.307 ns; - tpdi2_nq_F : Time := 0.479 ns; - tpdi3_nq_R : Time := 0.398 ns; - tpdi3_nq_F : Time := 0.438 ns; - tpdi4_nq_R : Time := 0.250 ns; - tpdi4_nq_F : Time := 0.416 ns; - tpdi5_nq_R : Time := 0.178 ns; - tpdi5_nq_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a2a23_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U7/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U7/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U7/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U7/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U7/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U7/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U7/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U7/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U7/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U7/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U7/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U7/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - -- Netlist - U7 : TLU - generic map( - N => 6, - TruthTable => "0001000100011111" & - "10101000", - TT_size => (4, 3), - Node_Index => (0, 1, 2, 3, - 4, 5, -1), - pin_names => "i0 i1 i4 i5 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(2), - Input(5) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a2a23_x1_FTGS of noa2a2a23_x1 is - for FTGS - end for; -end CFG_noa2a2a23_x1_FTGS; - - ------ CELL noa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.834 ns; - tpdi0_nq_F : Time := 0.814 ns; - tpdi1_nq_R : Time := 0.955 ns; - tpdi1_nq_F : Time := 0.778 ns; - tpdi2_nq_R : Time := 0.620 ns; - tpdi2_nq_F : Time := 0.873 ns; - tpdi3_nq_R : Time := 0.716 ns; - tpdi3_nq_F : Time := 0.833 ns; - tpdi4_nq_R : Time := 0.574 ns; - tpdi4_nq_F : Time := 0.819 ns; - tpdi5_nq_R : Time := 0.496 ns; - tpdi5_nq_F : Time := 0.865 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a2a23_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U7/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U7/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U7/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U7/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U7/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U7/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U7/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U7/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U7/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U7/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U7/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U7/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - -- Netlist - U7 : TLU - generic map( - N => 6, - TruthTable => "0001000100011111" & - "10101000", - TT_size => (4, 3), - Node_Index => (0, 1, 2, 3, - 4, 5, -1), - pin_names => "i0 i1 i4 i5 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(2), - Input(5) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a2a23_x4_FTGS of noa2a2a23_x4 is - for FTGS - end for; -end CFG_noa2a2a23_x4_FTGS; - - ------ CELL noa2a22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.284 ns; - tpdi2_nq_F : Time := 0.289 ns; - tpdi3_nq_R : Time := 0.372 ns; - tpdi3_nq_F : Time := 0.256 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a22_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1110111011100000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a22_x1_FTGS of noa2a22_x1 is - for FTGS - end for; -end CFG_noa2a22_x1_FTGS; - - ------ CELL noa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.562 ns; - tpdi0_nq_F : Time := 0.745 ns; - tpdi1_nq_R : Time := 0.646 ns; - tpdi1_nq_F : Time := 0.714 ns; - tpdi2_nq_R : Time := 0.701 ns; - tpdi2_nq_F : Time := 0.703 ns; - tpdi3_nq_R : Time := 0.805 ns; - tpdi3_nq_F : Time := 0.677 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2a22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "1110111011100000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => nq); - - -end FTGS; - -configuration CFG_noa2a22_x4_FTGS of noa2a22_x4 is - for FTGS - end for; -end CFG_noa2a22_x4_FTGS; - - ------ CELL noa2ao222_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.348 ns; - tpdi0_nq_F : Time := 0.422 ns; - tpdi1_nq_R : Time := 0.440 ns; - tpdi1_nq_F : Time := 0.378 ns; - tpdi2_nq_R : Time := 0.186 ns; - tpdi2_nq_F : Time := 0.473 ns; - tpdi3_nq_R : Time := 0.256 ns; - tpdi3_nq_F : Time := 0.459 ns; - tpdi4_nq_R : Time := 0.240 ns; - tpdi4_nq_F : Time := 0.309 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2ao222_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "11101010111010101110101000000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 i4 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => nq); - - -end FTGS; - -configuration CFG_noa2ao222_x1_FTGS of noa2ao222_x1 is - for FTGS - end for; -end CFG_noa2ao222_x1_FTGS; - - ------ CELL noa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.684 ns; - tpdi0_nq_F : Time := 0.801 ns; - tpdi1_nq_R : Time := 0.780 ns; - tpdi1_nq_F : Time := 0.758 ns; - tpdi2_nq_R : Time := 0.638 ns; - tpdi2_nq_F : Time := 0.809 ns; - tpdi3_nq_R : Time := 0.732 ns; - tpdi3_nq_F : Time := 0.795 ns; - tpdi4_nq_R : Time := 0.718 ns; - tpdi4_nq_F : Time := 0.664 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa2ao222_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "11101010111010101110101000000000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 i4 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => nq); - - -end FTGS; - -configuration CFG_noa2ao222_x4_FTGS of noa2ao222_x4 is - for FTGS - end for; -end CFG_noa2ao222_x4_FTGS; - - ------ CELL noa3ao322_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.396 ns; - tpdi0_nq_F : Time := 0.616 ns; - tpdi1_nq_R : Time := 0.486 ns; - tpdi1_nq_F : Time := 0.552 ns; - tpdi2_nq_R : Time := 0.546 ns; - tpdi2_nq_F : Time := 0.488 ns; - tpdi3_nq_R : Time := 0.196 ns; - tpdi3_nq_F : Time := 0.599 ns; - tpdi4_nq_R : Time := 0.264 ns; - tpdi4_nq_F : Time := 0.608 ns; - tpdi5_nq_R : Time := 0.328 ns; - tpdi5_nq_F : Time := 0.581 ns; - tpdi6_nq_R : Time := 0.246 ns; - tpdi6_nq_F : Time := 0.311 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa3ao322_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U8/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U8/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U8/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U8/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U8/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U8/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is - "U8/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is - "U8/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U8/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U8/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U8/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U8/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U8/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U8/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - -- Netlist - U8 : TLU - generic map( - N => 7, - TruthTable => "0001010101010101" & - "1010101010101000", - TT_size => (4, 4), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, -1), - pin_names => "i3 i4 i5 i6 i0 i1 i2 nq", - delay_param => - ((tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_nq_R, tpdi6_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(3), - Input(1) => connect(4), - Input(2) => connect(5), - Input(3) => connect(6), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_noa3ao322_x1_FTGS of noa3ao322_x1 is - for FTGS - end for; -end CFG_noa3ao322_x1_FTGS; - - ------ CELL noa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.819 ns; - tpdi0_nq_F : Time := 0.987 ns; - tpdi1_nq_R : Time := 0.914 ns; - tpdi1_nq_F : Time := 0.931 ns; - tpdi2_nq_R : Time := 0.990 ns; - tpdi2_nq_F : Time := 0.874 ns; - tpdi3_nq_R : Time := 0.729 ns; - tpdi3_nq_F : Time := 0.926 ns; - tpdi4_nq_R : Time := 0.821 ns; - tpdi4_nq_F : Time := 0.924 ns; - tpdi5_nq_R : Time := 0.907 ns; - tpdi5_nq_F : Time := 0.900 ns; - tpdi6_nq_R : Time := 0.738 ns; - tpdi6_nq_F : Time := 0.718 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa3ao322_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U8/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U8/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U8/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U8/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U8/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U8/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is - "U8/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is - "U8/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is - "U8/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is - "U8/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is - "U8/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is - "U8/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is - "U8/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is - "U8/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - -- Netlist - U8 : TLU - generic map( - N => 7, - TruthTable => "0001010101010101" & - "1010101010101000", - TT_size => (4, 4), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, -1), - pin_names => "i3 i4 i5 i6 i0 i1 i2 nq", - delay_param => - ((tpdi3_nq_R, tpdi3_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_nq_R, tpdi4_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_nq_R, tpdi5_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_nq_R, tpdi6_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(3), - Input(1) => connect(4), - Input(2) => connect(5), - Input(3) => connect(6), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_noa3ao322_x4_FTGS of noa3ao322_x4 is - for FTGS - end for; -end CFG_noa3ao322_x4_FTGS; - - ------ CELL noa22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.218 ns; - tpdi2_nq_F : Time := 0.241 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa22_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "10101000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_noa22_x1_FTGS of noa22_x1 is - for FTGS - end for; -end CFG_noa22_x1_FTGS; - - ------ CELL noa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.550 ns; - tpdi0_nq_F : Time := 0.740 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.709 ns; - tpdi2_nq_R : Time := 0.610 ns; - tpdi2_nq_F : Time := 0.646 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of noa22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "10101000", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_nq_R, tpdi2_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => nq); - - -end FTGS; - -configuration CFG_noa22_x4_FTGS of noa22_x4 is - for FTGS - end for; -end CFG_noa22_x4_FTGS; - - ------ CELL nts_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.249 ns; - tpdcmd_nq_F : Time := 0.041 ns; - tpdcmd_nq_LZ : Time := 0.249 ns; - tpdcmd_nq_HZ : Time := 0.041 ns; - tpdi_nq_R : Time := 0.169 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nts_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdcmd_nq_HZ: constant is - "U3/delay_param(1)(TRAN_1Z)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_LZ: constant is - "U3/delay_param(1)(TRAN_0Z)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is - "U3/delay_param(1)(TRAN_10), " & - "U3/delay_param(1)(TRAN_Z0)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is - "U3/delay_param(1)(TRAN_01), " & - "U3/delay_param(1)(TRAN_Z1)"; - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(1)); - - U2 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "Z1Z0", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i cmd nq", - delay_param => - ((tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd_nq_R, tpdcmd_nq_F, tpdcmd_nq_LZ, tpdcmd_nq_R, tpdcmd_nq_HZ, tpdcmd_nq_F)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(1), - Input(1) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_nts_x1_FTGS of nts_x1 is - for FTGS - end for; -end CFG_nts_x1_FTGS; - - ------ CELL nts_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.330 ns; - tpdcmd_nq_F : Time := 0.033 ns; - tpdcmd_nq_LZ : Time := 0.330 ns; - tpdcmd_nq_HZ : Time := 0.033 ns; - tpdi_nq_R : Time := 0.167 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nts_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdcmd_nq_HZ: constant is - "U3/delay_param(1)(TRAN_1Z)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_LZ: constant is - "U3/delay_param(1)(TRAN_0Z)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is - "U3/delay_param(1)(TRAN_10), " & - "U3/delay_param(1)(TRAN_Z0)"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is - "U3/delay_param(1)(TRAN_01), " & - "U3/delay_param(1)(TRAN_Z1)"; - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(1)); - - U2 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "Z1Z0", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i cmd nq", - delay_param => - ((tpdi_nq_R, tpdi_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd_nq_R, tpdcmd_nq_F, tpdcmd_nq_LZ, tpdcmd_nq_R, tpdcmd_nq_HZ, tpdcmd_nq_F)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(1), - Input(1) => connect(0), - Output => nq); - - -end FTGS; - -configuration CFG_nts_x2_FTGS of nts_x2 is - for FTGS - end for; -end CFG_nts_x2_FTGS; - - ------ CELL nxr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.288 ns; - tpdi0_nq_F : Time := 0.293 ns; - tpdi1_nq_R : Time := 0.156 ns; - tpdi1_nq_F : Time := 0.327 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nxr2_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_nxr2_x1_FTGS of nxr2_x1 is - for FTGS - end for; -end CFG_nxr2_x1_FTGS; - - ------ CELL nxr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.522 ns; - tpdi0_nq_F : Time := 0.553 ns; - tpdi1_nq_R : Time := 0.553 ns; - tpdi1_nq_F : Time := 0.542 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of nxr2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1001", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 nq", - delay_param => - ((tpdi0_nq_R, tpdi0_nq_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_nq_R, tpdi1_nq_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => nq); - - -end FTGS; - -configuration CFG_nxr2_x4_FTGS of nxr2_x4 is - for FTGS - end for; -end CFG_nxr2_x4_FTGS; - - ------ CELL o2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.406 ns; - tpdi0_q_F : Time := 0.310 ns; - tpdi1_q_R : Time := 0.335 ns; - tpdi1_q_F : Time := 0.364 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o2_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_o2_x2_FTGS of o2_x2 is - for FTGS - end for; -end CFG_o2_x2_FTGS; - - ------ CELL o2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.491 ns; - tpdi0_q_F : Time := 0.394 ns; - tpdi1_q_R : Time := 0.427 ns; - tpdi1_q_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_o2_x4_FTGS of o2_x4 is - for FTGS - end for; -end CFG_o2_x4_FTGS; - - ------ CELL o3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.494 ns; - tpdi0_q_F : Time := 0.407 ns; - tpdi1_q_R : Time := 0.430 ns; - tpdi1_q_F : Time := 0.482 ns; - tpdi2_q_R : Time := 0.360 ns; - tpdi2_q_F : Time := 0.506 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o3_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "01111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_o3_x2_FTGS of o3_x2 is - for FTGS - end for; -end CFG_o3_x2_FTGS; - - ------ CELL o3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.569 ns; - tpdi0_q_F : Time := 0.501 ns; - tpdi1_q_R : Time := 0.510 ns; - tpdi1_q_F : Time := 0.585 ns; - tpdi2_q_R : Time := 0.447 ns; - tpdi2_q_F : Time := 0.622 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o3_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "01111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_o3_x4_FTGS of o3_x4 is - for FTGS - end for; -end CFG_o3_x4_FTGS; - - ------ CELL o4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.508 ns; - tpdi0_q_F : Time := 0.601 ns; - tpdi1_q_R : Time := 0.446 ns; - tpdi1_q_F : Time := 0.631 ns; - tpdi2_q_R : Time := 0.567 ns; - tpdi2_q_F : Time := 0.531 ns; - tpdi3_q_R : Time := 0.378 ns; - tpdi3_q_F : Time := 0.626 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o4_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0111111111111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_o4_x2_FTGS of o4_x2 is - for FTGS - end for; -end CFG_o4_x2_FTGS; - - ------ CELL o4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.574 ns; - tpdi0_q_F : Time := 0.638 ns; - tpdi1_q_R : Time := 0.492 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.649 ns; - tpdi2_q_F : Time := 0.611 ns; - tpdi3_q_R : Time := 0.721 ns; - tpdi3_q_F : Time := 0.536 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of o4_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0111111111111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_o4_x4_FTGS of o4_x4 is - for FTGS - end for; -end CFG_o4_x4_FTGS; - - ------ CELL oa2a2a2a24_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.780 ns; - tpdi0_q_F : Time := 0.797 ns; - tpdi1_q_R : Time := 0.909 ns; - tpdi1_q_F : Time := 0.753 ns; - tpdi2_q_R : Time := 0.682 ns; - tpdi2_q_F : Time := 0.856 ns; - tpdi3_q_R : Time := 0.803 ns; - tpdi3_q_F : Time := 0.810 ns; - tpdi4_q_R : Time := 0.565 ns; - tpdi4_q_F : Time := 0.813 ns; - tpdi5_q_R : Time := 0.467 ns; - tpdi5_q_F : Time := 0.861 ns; - tpdi6_q_R : Time := 0.426 ns; - tpdi6_q_F : Time := 0.748 ns; - tpdi7_q_R : Time := 0.346 ns; - tpdi7_q_F : Time := 0.800 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a2a2a24_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U9/delay_param(7)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U9/delay_param(7)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U9/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U9/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U9/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U9/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U9/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U9/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi7_q_F: constant is - "U9/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi7_q_R: constant is - "U9/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is - "U9/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is - "U9/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U9/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U9/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U9/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U9/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi7_F: constant is - "U8/delay(TRAN_10), " & - "U8/delay(TRAN_1Z), U8/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi7_R: constant is - "U8/delay(TRAN_01), " & - "U8/delay(TRAN_0Z), U8/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - U8 : WIREBUF - generic map(delay => (twdi7_R, twdi7_F, twdi7_R, twdi7_R, twdi7_F, twdi7_F)) - port map( Input => i7, Output => connect(7)); - - -- Netlist - U9 : TLU - generic map( - N => 8, - TruthTable => "0001000100011111" & - "01010111010101110101011111111111", - TT_size => (4, 5), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, 7, -1), - pin_names => "i4 i5 i6 i7 i0 i1 i2 i3 q", - delay_param => - ((tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_q_R, tpdi6_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi7_q_R, tpdi7_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(4), - Input(1) => connect(5), - Input(2) => connect(6), - Input(3) => connect(7), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Input(7) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_oa2a2a2a24_x2_FTGS of oa2a2a2a24_x2 is - for FTGS - end for; -end CFG_oa2a2a2a24_x2_FTGS; - - ------ CELL oa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.823 ns; - tpdi0_q_F : Time := 0.879 ns; - tpdi1_q_R : Time := 0.955 ns; - tpdi1_q_F : Time := 0.835 ns; - tpdi2_q_R : Time := 0.726 ns; - tpdi2_q_F : Time := 0.940 ns; - tpdi3_q_R : Time := 0.851 ns; - tpdi3_q_F : Time := 0.895 ns; - tpdi4_q_R : Time := 0.619 ns; - tpdi4_q_F : Time := 0.902 ns; - tpdi5_q_R : Time := 0.515 ns; - tpdi5_q_F : Time := 0.949 ns; - tpdi6_q_R : Time := 0.487 ns; - tpdi6_q_F : Time := 0.845 ns; - tpdi7_q_R : Time := 0.399 ns; - tpdi7_q_F : Time := 0.895 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a2a2a24_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U9/delay_param(7)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U9/delay_param(7)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U9/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U9/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U9/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U9/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U9/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U9/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi7_q_F: constant is - "U9/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi7_q_R: constant is - "U9/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is - "U9/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is - "U9/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U9/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U9/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U9/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U9/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi7_F: constant is - "U8/delay(TRAN_10), " & - "U8/delay(TRAN_1Z), U8/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi7_R: constant is - "U8/delay(TRAN_01), " & - "U8/delay(TRAN_0Z), U8/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - U8 : WIREBUF - generic map(delay => (twdi7_R, twdi7_F, twdi7_R, twdi7_R, twdi7_F, twdi7_F)) - port map( Input => i7, Output => connect(7)); - - -- Netlist - U9 : TLU - generic map( - N => 8, - TruthTable => "0001000100011111" & - "01010111010101110101011111111111", - TT_size => (4, 5), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, 7, -1), - pin_names => "i4 i5 i6 i7 i0 i1 i2 i3 q", - delay_param => - ((tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_q_R, tpdi6_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi7_q_R, tpdi7_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(4), - Input(1) => connect(5), - Input(2) => connect(6), - Input(3) => connect(7), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Input(7) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_oa2a2a2a24_x4_FTGS of oa2a2a2a24_x4 is - for FTGS - end for; -end CFG_oa2a2a2a24_x4_FTGS; - - ------ CELL oa2a2a23_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.653 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.775 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.441 ns; - tpdi2_q_F : Time := 0.639 ns; - tpdi3_q_R : Time := 0.540 ns; - tpdi3_q_F : Time := 0.600 ns; - tpdi4_q_R : Time := 0.402 ns; - tpdi4_q_F : Time := 0.591 ns; - tpdi5_q_R : Time := 0.321 ns; - tpdi5_q_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a2a23_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U7/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U7/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U7/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U7/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U7/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U7/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U7/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U7/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U7/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U7/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U7/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U7/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - -- Netlist - U7 : TLU - generic map( - N => 6, - TruthTable => "0001000100011111" & - "01010111", - TT_size => (4, 3), - Node_Index => (0, 1, 2, 3, - 4, 5, -1), - pin_names => "i2 i3 i4 i5 i0 i1 q", - delay_param => - ((tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(2), - Input(1) => connect(3), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(0), - Input(5) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_oa2a2a23_x2_FTGS of oa2a2a23_x2 is - for FTGS - end for; -end CFG_oa2a2a23_x2_FTGS; - - ------ CELL oa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.699 ns; - tpdi0_q_F : Time := 0.648 ns; - tpdi1_q_R : Time := 0.822 ns; - tpdi1_q_F : Time := 0.613 ns; - tpdi2_q_R : Time := 0.493 ns; - tpdi2_q_F : Time := 0.715 ns; - tpdi3_q_R : Time := 0.594 ns; - tpdi3_q_F : Time := 0.677 ns; - tpdi4_q_R : Time := 0.464 ns; - tpdi4_q_F : Time := 0.673 ns; - tpdi5_q_R : Time := 0.379 ns; - tpdi5_q_F : Time := 0.714 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a2a23_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U7/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U7/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U7/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U7/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U7/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U7/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U7/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U7/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U7/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U7/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U7/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U7/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - -- Netlist - U7 : TLU - generic map( - N => 6, - TruthTable => "0001000100011111" & - "01010111", - TT_size => (4, 3), - Node_Index => (0, 1, 2, 3, - 4, 5, -1), - pin_names => "i2 i3 i4 i5 i0 i1 q", - delay_param => - ((tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(2), - Input(1) => connect(3), - Input(2) => connect(4), - Input(3) => connect(5), - Input(4) => connect(0), - Input(5) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_oa2a2a23_x4_FTGS of oa2a2a23_x4 is - for FTGS - end for; -end CFG_oa2a2a23_x4_FTGS; - - ------ CELL oa2a22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.403 ns; - tpdi0_q_F : Time := 0.564 ns; - tpdi1_q_R : Time := 0.495 ns; - tpdi1_q_F : Time := 0.534 ns; - tpdi2_q_R : Time := 0.646 ns; - tpdi2_q_F : Time := 0.487 ns; - tpdi3_q_R : Time := 0.537 ns; - tpdi3_q_F : Time := 0.512 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a22_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0001000100011111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_oa2a22_x2_FTGS of oa2a22_x2 is - for FTGS - end for; -end CFG_oa2a22_x2_FTGS; - - ------ CELL oa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.519 ns; - tpdi0_q_F : Time := 0.696 ns; - tpdi1_q_R : Time := 0.624 ns; - tpdi1_q_F : Time := 0.669 ns; - tpdi2_q_R : Time := 0.763 ns; - tpdi2_q_F : Time := 0.596 ns; - tpdi3_q_R : Time := 0.644 ns; - tpdi3_q_F : Time := 0.619 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2a22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U5/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U5/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U5/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U5/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U5/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U5/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - -- Netlist - U5 : TLU - generic map( - N => 4, - TruthTable => "0001000100011111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Output => q); - - -end FTGS; - -configuration CFG_oa2a22_x4_FTGS of oa2a22_x4 is - for FTGS - end for; -end CFG_oa2a22_x4_FTGS; - - ------ CELL oa2ao222_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.495 ns; - tpdi0_q_F : Time := 0.581 ns; - tpdi1_q_R : Time := 0.598 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.464 ns; - tpdi2_q_F : Time := 0.604 ns; - tpdi3_q_R : Time := 0.556 ns; - tpdi3_q_F : Time := 0.578 ns; - tpdi4_q_R : Time := 0.558 ns; - tpdi4_q_F : Time := 0.453 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2ao222_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "00010101000101010001010111111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 i4 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => q); - - -end FTGS; - -configuration CFG_oa2ao222_x2_FTGS of oa2ao222_x2 is - for FTGS - end for; -end CFG_oa2ao222_x2_FTGS; - - ------ CELL oa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.553 ns; - tpdi0_q_F : Time := 0.657 ns; - tpdi1_q_R : Time := 0.662 ns; - tpdi1_q_F : Time := 0.616 ns; - tpdi2_q_R : Time := 0.552 ns; - tpdi2_q_F : Time := 0.693 ns; - tpdi3_q_R : Time := 0.640 ns; - tpdi3_q_F : Time := 0.660 ns; - tpdi4_q_R : Time := 0.656 ns; - tpdi4_q_F : Time := 0.529 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa2ao222_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U6/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U6/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U6/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U6/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U6/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U6/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U6/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U6/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U6/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U6/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - -- Netlist - U6 : TLU - generic map( - N => 5, - TruthTable => "00010101000101010001010111111111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 i3 i4 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Input(3) => connect(3), - Input(4) => connect(4), - Output => q); - - -end FTGS; - -configuration CFG_oa2ao222_x4_FTGS of oa2ao222_x4 is - for FTGS - end for; -end CFG_oa2ao222_x4_FTGS; - - ------ CELL oa3ao322_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.638 ns; - tpdi0_q_F : Time := 0.820 ns; - tpdi1_q_R : Time := 0.735 ns; - tpdi1_q_F : Time := 0.764 ns; - tpdi2_q_R : Time := 0.806 ns; - tpdi2_q_F : Time := 0.707 ns; - tpdi3_q_R : Time := 0.560 ns; - tpdi3_q_F : Time := 0.765 ns; - tpdi4_q_R : Time := 0.649 ns; - tpdi4_q_F : Time := 0.760 ns; - tpdi5_q_R : Time := 0.734 ns; - tpdi5_q_F : Time := 0.734 ns; - tpdi6_q_R : Time := 0.563 ns; - tpdi6_q_F : Time := 0.540 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa3ao322_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U8/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U8/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U8/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U8/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U8/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U8/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is - "U8/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is - "U8/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U8/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U8/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U8/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U8/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U8/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U8/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - -- Netlist - U8 : TLU - generic map( - N => 7, - TruthTable => "0001010101010101" & - "0101010101010111", - TT_size => (4, 4), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, -1), - pin_names => "i3 i4 i5 i6 i0 i1 i2 q", - delay_param => - ((tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_q_R, tpdi6_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(3), - Input(1) => connect(4), - Input(2) => connect(5), - Input(3) => connect(6), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_oa3ao322_x2_FTGS of oa3ao322_x2 is - for FTGS - end for; -end CFG_oa3ao322_x2_FTGS; - - ------ CELL oa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.717 ns; - tpdi0_q_F : Time := 0.946 ns; - tpdi1_q_R : Time := 0.818 ns; - tpdi1_q_F : Time := 0.890 ns; - tpdi2_q_R : Time := 0.894 ns; - tpdi2_q_F : Time := 0.834 ns; - tpdi3_q_R : Time := 0.673 ns; - tpdi3_q_F : Time := 0.898 ns; - tpdi4_q_R : Time := 0.758 ns; - tpdi4_q_F : Time := 0.896 ns; - tpdi5_q_R : Time := 0.839 ns; - tpdi5_q_F : Time := 0.865 ns; - tpdi6_q_R : Time := 0.684 ns; - tpdi6_q_F : Time := 0.651 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa3ao322_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U8/delay_param(6)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U8/delay_param(6)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U8/delay_param(5)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U8/delay_param(5)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U8/delay_param(4)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U8/delay_param(4)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is - "U8/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is - "U8/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is - "U8/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is - "U8/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is - "U8/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is - "U8/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is - "U8/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is - "U8/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi6_F: constant is - "U7/delay(TRAN_10), " & - "U7/delay(TRAN_1Z), U7/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi6_R: constant is - "U7/delay(TRAN_01), " & - "U7/delay(TRAN_0Z), U7/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi5_F: constant is - "U6/delay(TRAN_10), " & - "U6/delay(TRAN_1Z), U6/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi5_R: constant is - "U6/delay(TRAN_01), " & - "U6/delay(TRAN_0Z), U6/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi4_F: constant is - "U5/delay(TRAN_10), " & - "U5/delay(TRAN_1Z), U5/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi4_R: constant is - "U5/delay(TRAN_01), " & - "U5/delay(TRAN_0Z), U5/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi3_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi3_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdi3_R, twdi3_F, twdi3_R, twdi3_R, twdi3_F, twdi3_F)) - port map( Input => i3, Output => connect(3)); - - U5 : WIREBUF - generic map(delay => (twdi4_R, twdi4_F, twdi4_R, twdi4_R, twdi4_F, twdi4_F)) - port map( Input => i4, Output => connect(4)); - - U6 : WIREBUF - generic map(delay => (twdi5_R, twdi5_F, twdi5_R, twdi5_R, twdi5_F, twdi5_F)) - port map( Input => i5, Output => connect(5)); - - U7 : WIREBUF - generic map(delay => (twdi6_R, twdi6_F, twdi6_R, twdi6_R, twdi6_F, twdi6_F)) - port map( Input => i6, Output => connect(6)); - - -- Netlist - U8 : TLU - generic map( - N => 7, - TruthTable => "0001010101010101" & - "0101010101010111", - TT_size => (4, 4), - Node_Index => (0, 1, 2, 3, - 4, 5, 6, -1), - pin_names => "i3 i4 i5 i6 i0 i1 i2 q", - delay_param => - ((tpdi3_q_R, tpdi3_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi4_q_R, tpdi4_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi5_q_R, tpdi5_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi6_q_R, tpdi6_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXXXXXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(3), - Input(1) => connect(4), - Input(2) => connect(5), - Input(3) => connect(6), - Input(4) => connect(0), - Input(5) => connect(1), - Input(6) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_oa3ao322_x4_FTGS of oa3ao322_x4 is - for FTGS - end for; -end CFG_oa3ao322_x4_FTGS; - - ------ CELL oa22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.390 ns; - tpdi0_q_F : Time := 0.555 ns; - tpdi1_q_R : Time := 0.488 ns; - tpdi1_q_F : Time := 0.525 ns; - tpdi2_q_R : Time := 0.438 ns; - tpdi2_q_F : Time := 0.454 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa22_x2 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "01010111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_oa22_x2_FTGS of oa22_x2 is - for FTGS - end for; -end CFG_oa22_x2_FTGS; - - ------ CELL oa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.511 ns; - tpdi0_q_F : Time := 0.677 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.523 ns; - tpdi2_q_F : Time := 0.571 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of oa22_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is - "U4/delay_param(2)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is - "U4/delay_param(2)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U4/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U4/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U4/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U4/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi2_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi2_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdi2_R, twdi2_F, twdi2_R, twdi2_R, twdi2_F, twdi2_F)) - port map( Input => i2, Output => connect(2)); - - -- Netlist - U4 : TLU - generic map( - N => 3, - TruthTable => "01010111", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 i2 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi2_q_R, tpdi2_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XXX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Input(2) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_oa22_x4_FTGS of oa22_x4 is - for FTGS - end for; -end CFG_oa22_x4_FTGS; - - ------ CELL on12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.111 ns; - tpdi0_q_F : Time := 0.234 ns; - tpdi1_q_R : Time := 0.314 ns; - tpdi1_q_F : Time := 0.291 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of on12_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_on12_x1_FTGS of on12_x1 is - for FTGS - end for; -end CFG_on12_x1_FTGS; - - ------ CELL on12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.474 ns; - tpdi0_q_F : Time := 0.499 ns; - tpdi1_q_R : Time := 0.491 ns; - tpdi1_q_F : Time := 0.394 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of on12_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "1101", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_on12_x4_FTGS of on12_x4 is - for FTGS - end for; -end CFG_on12_x4_FTGS; - - ------ CELL one_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity one_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - q : out STD_LOGIC := '1'); -end one_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of one_x0 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - - - -begin - - -- Netlist - q <= '1'; - -end FTGS; - -configuration CFG_one_x0_FTGS of one_x0 is - for FTGS - end for; -end CFG_one_x0_FTGS; - - ------ CELL sff1_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff1_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui_ck : Time := 0.585 ns; - thck_i : Time := 0.000 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff1_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of sff1_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of thck_i: constant is - "U3/constraint_param(1).Check_time"; - attribute PROPAGATE_VALUE of tsui_ck: constant is - "U3/constraint_param(0).Check_time"; - attribute PROPAGATE_VALUE of tpdck_q_F: constant is - "U3/delay_param(0)(TRAN_10), " & - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdck_q_R: constant is - "U3/delay_param(0)(TRAN_01), " & - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdck_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdck_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdck_R, twdck_F, twdck_R, twdck_R, twdck_F, twdck_F)) - port map( Input => ck, Output => connect(1)); - - -- Netlist - U3 : SEQGEN - generic map( - N_enable => 0, - N_clock => 1, - N_clear => 0, - N_preset => 0, - N_data => 1, - N_cond_signal => 0, - lut_enable => "", - lut_clock => "01", - lut_clear => "", - lut_preset => "", - lut_data => "01", - TT_size_data => nil_integer_vector, - Node_Index_data => nil_integer_vector, - lut_next => "NN01NN01", - pin_names => "ck i q", - delay_param => - ((tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - constraint_param => - ((1, 0, setup_rising_ff, tsui_ck), - (0, 1, hold_rising_ff, thck_i)), - InMapZ => "XX", - Q_feedback => FALSE, - Enable_feedback => FALSE, - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - Constraint_mesg => Timing_mesg, - Constraint_xgen => Timing_xgen, - strn => strn_X01) - port map( Input(0) => connect(1), - Input(1) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_sff1_x4_FTGS of sff1_x4 is - for FTGS - end for; -end CFG_sff1_x4_FTGS; - - ------ CELL sff2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui0_ck : Time := 0.764 ns; - thck_i0 : Time := 0.000 ns; - tsui1_ck : Time := 0.764 ns; - thck_i1 : Time := 0.000 ns; - tsucmd_ck : Time := 0.833 ns; - thck_cmd : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - cmd : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of sff2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of thck_cmd: constant is - "U5/constraint_param(5).Check_time"; - attribute PROPAGATE_VALUE of tsucmd_ck: constant is - "U5/constraint_param(4).Check_time"; - attribute PROPAGATE_VALUE of thck_i1: constant is - "U5/constraint_param(3).Check_time"; - attribute PROPAGATE_VALUE of tsui1_ck: constant is - "U5/constraint_param(2).Check_time"; - attribute PROPAGATE_VALUE of thck_i0: constant is - "U5/constraint_param(1).Check_time"; - attribute PROPAGATE_VALUE of tsui0_ck: constant is - "U5/constraint_param(0).Check_time"; - attribute PROPAGATE_VALUE of tpdck_q_F: constant is - "U5/delay_param(0)(TRAN_10), " & - "U5/delay_param(1)(TRAN_10), U5/delay_param(2)(TRAN_10), " & - "U5/delay_param(3)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdck_q_R: constant is - "U5/delay_param(0)(TRAN_01), " & - "U5/delay_param(1)(TRAN_01), U5/delay_param(2)(TRAN_01), " & - "U5/delay_param(3)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdck_F: constant is - "U4/delay(TRAN_10), " & - "U4/delay(TRAN_1Z), U4/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdck_R: constant is - "U4/delay(TRAN_01), " & - "U4/delay(TRAN_0Z), U4/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U3/delay(TRAN_10), " & - "U3/delay(TRAN_1Z), U3/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U3/delay(TRAN_01), " & - "U3/delay(TRAN_0Z), U3/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - U3 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(2)); - - U4 : WIREBUF - generic map(delay => (twdck_R, twdck_F, twdck_R, twdck_R, twdck_F, twdck_F)) - port map( Input => ck, Output => connect(3)); - - -- Netlist - U5 : SEQGEN - generic map( - N_enable => 0, - N_clock => 1, - N_clear => 0, - N_preset => 0, - N_data => 3, - N_cond_signal => 0, - lut_enable => "", - lut_clock => "01", - lut_clear => "", - lut_preset => "", - lut_data => "00011011", - TT_size_data => nil_integer_vector, - Node_Index_data => nil_integer_vector, - lut_next => "NN01NN01", - pin_names => "ck i0 i1 cmd q", - delay_param => - ((tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdck_q_R, tpdck_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - constraint_param => - ((1, 0, setup_rising_ff, tsui0_ck), - (0, 1, hold_rising_ff, thck_i0), - (2, 0, setup_rising_ff, tsui1_ck), - (0, 2, hold_rising_ff, thck_i1), - (3, 0, setup_rising_ff, tsucmd_ck), - (0, 3, hold_rising_ff, thck_cmd)), - InMapZ => "XXXX", - Q_feedback => FALSE, - Enable_feedback => FALSE, - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - Constraint_mesg => Timing_mesg, - Constraint_xgen => Timing_xgen, - strn => strn_X01) - port map( Input(0) => connect(3), - Input(1) => connect(0), - Input(2) => connect(1), - Input(3) => connect(2), - Output => q); - - -end FTGS; - -configuration CFG_sff2_x4_FTGS of sff2_x4 is - for FTGS - end for; -end CFG_sff2_x4_FTGS; - - ------ CELL ts_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.492 ns; - tpdcmd_q_F : Time := 0.409 ns; - tpdcmd_q_LZ : Time := 0.492 ns; - tpdcmd_q_HZ : Time := 0.409 ns; - tpdi_q_R : Time := 0.475 ns; - tpdi_q_F : Time := 0.444 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ts_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdcmd_q_HZ: constant is - "U3/delay_param(1)(TRAN_1Z)"; - attribute PROPAGATE_VALUE of tpdcmd_q_LZ: constant is - "U3/delay_param(1)(TRAN_0Z)"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is - "U3/delay_param(1)(TRAN_10), " & - "U3/delay_param(1)(TRAN_Z0)"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is - "U3/delay_param(1)(TRAN_01), " & - "U3/delay_param(1)(TRAN_Z1)"; - attribute PROPAGATE_VALUE of tpdi_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(1)); - - U2 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "Z0Z1", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i cmd q", - delay_param => - ((tpdi_q_R, tpdi_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd_q_R, tpdcmd_q_F, tpdcmd_q_LZ, tpdcmd_q_R, tpdcmd_q_HZ, tpdcmd_q_F)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(1), - Input(1) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_ts_x4_FTGS of ts_x4 is - for FTGS - end for; -end CFG_ts_x4_FTGS; - - ------ CELL ts_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.626 ns; - tpdcmd_q_F : Time := 0.466 ns; - tpdcmd_q_LZ : Time := 0.626 ns; - tpdcmd_q_HZ : Time := 0.466 ns; - tpdi_q_R : Time := 0.613 ns; - tpdi_q_F : Time := 0.569 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of ts_x8 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdcmd_q_HZ: constant is - "U3/delay_param(1)(TRAN_1Z)"; - attribute PROPAGATE_VALUE of tpdcmd_q_LZ: constant is - "U3/delay_param(1)(TRAN_0Z)"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is - "U3/delay_param(1)(TRAN_10), " & - "U3/delay_param(1)(TRAN_Z0)"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is - "U3/delay_param(1)(TRAN_01), " & - "U3/delay_param(1)(TRAN_Z1)"; - attribute PROPAGATE_VALUE of tpdi_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi_R, twdi_F, twdi_R, twdi_R, twdi_F, twdi_F)) - port map( Input => i, Output => connect(1)); - - U2 : WIREBUF - generic map(delay => (twdcmd_R, twdcmd_F, twdcmd_R, twdcmd_R, twdcmd_F, twdcmd_F)) - port map( Input => cmd, Output => connect(0)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "Z0Z1", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i cmd q", - delay_param => - ((tpdi_q_R, tpdi_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdcmd_q_R, tpdcmd_q_F, tpdcmd_q_LZ, tpdcmd_q_R, tpdcmd_q_HZ, tpdcmd_q_F)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(1), - Input(1) => connect(0), - Output => q); - - -end FTGS; - -configuration CFG_ts_x8_FTGS of ts_x8 is - for FTGS - end for; -end CFG_ts_x8_FTGS; - - ------ CELL xr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.292 ns; - tpdi0_q_F : Time := 0.293 ns; - tpdi1_q_R : Time := 0.377 ns; - tpdi1_q_F : Time := 0.261 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of xr2_x1 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_xr2_x1_FTGS of xr2_x1 is - for FTGS - end for; -end CFG_xr2_x1_FTGS; - - ------ CELL xr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.521 ns; - tpdi0_q_F : Time := 0.560 ns; - tpdi1_q_R : Time := 0.541 ns; - tpdi1_q_F : Time := 0.657 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of xr2_x4 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is - "U3/delay_param(1)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is - "U3/delay_param(1)(TRAN_01)"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is - "U3/delay_param(0)(TRAN_10)"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is - "U3/delay_param(0)(TRAN_01)"; - attribute PROPAGATE_VALUE of twdi1_F: constant is - "U2/delay(TRAN_10), " & - "U2/delay(TRAN_1Z), U2/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi1_R: constant is - "U2/delay(TRAN_01), " & - "U2/delay(TRAN_0Z), U2/delay(TRAN_Z1)"; - attribute PROPAGATE_VALUE of twdi0_F: constant is - "U1/delay(TRAN_10), " & - "U1/delay(TRAN_1Z), U1/delay(TRAN_Z0)"; - attribute PROPAGATE_VALUE of twdi0_R: constant is - "U1/delay(TRAN_01), " & - "U1/delay(TRAN_0Z), U1/delay(TRAN_Z1)"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - -begin - - -- Extrinsic delay buffers - U1 : WIREBUF - generic map(delay => (twdi0_R, twdi0_F, twdi0_R, twdi0_R, twdi0_F, twdi0_F)) - port map( Input => i0, Output => connect(0)); - - U2 : WIREBUF - generic map(delay => (twdi1_R, twdi1_F, twdi1_R, twdi1_R, twdi1_F, twdi1_F)) - port map( Input => i1, Output => connect(1)); - - -- Netlist - U3 : TLU - generic map( - N => 2, - TruthTable => "0110", - TT_size => nil_integer_vector, - Node_index => nil_integer_vector, - pin_names => "i0 i1 q", - delay_param => - ((tpdi0_q_R, tpdi0_q_F, 0 ns, 0 ns, 0 ns, 0 ns), - (tpdi1_q_R, tpdi1_q_F, 0 ns, 0 ns, 0 ns, 0 ns)), - InMapZ => "XX", - OutMapZ => 'Z', - PulseHandling => PH_GLITCH, - Timing_mesg => Timing_mesg, - Timing_xgen => Timing_xgen, - strn => strn_X01) - port map( - Input(0) => connect(0), - Input(1) => connect(1), - Output => q); - - -end FTGS; - -configuration CFG_xr2_x4_FTGS of xr2_x4 is - for FTGS - end for; -end CFG_xr2_x4_FTGS; - - ------ CELL zero_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity zero_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - nq : out STD_LOGIC := '0'); -end zero_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -library IEEE; -use IEEE.GS_TYPES.all; -library GSCOMP; -use GSCOMP.GS_COMPONENTS.all; - -architecture FTGS of zero_x0 is - attribute PRIVATE of FTGS : architecture is TRUE; - attribute ASIC_CELL of FTGS : architecture is TRUE; - - -- Backannotation attributes - - - -begin - - -- Netlist - nq <= '0'; - -end FTGS; - -configuration CFG_zero_x0_FTGS of zero_x0 is - for FTGS - end for; -end CFG_zero_x0_FTGS; - - ----- end of library ---- diff --git a/alliance/share/cells/sxlib/sxlib_FTSM.vhd b/alliance/share/cells/sxlib/sxlib_FTSM.vhd deleted file mode 100644 index f19acf59..00000000 --- a/alliance/share/cells/sxlib/sxlib_FTSM.vhd +++ /dev/null @@ -1,11368 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_FTSM.vhd --- FILE CONTENTS: Entity, Structural Architecture(FTSM), --- and Configuration --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : FTSM, Timing_mesg(TRUE) --- HISTORY : --- ----------------------------------------------------------------- - ------ CELL a2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.261 ns; - tpdi0_q_F : Time := 0.388 ns; - tpdi1_q_R : Time := 0.203 ns; - tpdi1_q_F : Time := 0.434 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a2_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : AND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => q); - - -end FTSM; - -configuration CFG_a2_x2_FTSM of a2_x2 is - for FTSM - end for; -end CFG_a2_x2_FTSM; - - ------ CELL a2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.338 ns; - tpdi0_q_F : Time := 0.476 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : AND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => q); - - -end FTSM; - -configuration CFG_a2_x4_FTSM of a2_x4 is - for FTSM - end for; -end CFG_a2_x4_FTSM; - - ------ CELL a3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.395 ns; - tpdi0_q_F : Time := 0.435 ns; - tpdi1_q_R : Time := 0.353 ns; - tpdi1_q_F : Time := 0.479 ns; - tpdi2_q_R : Time := 0.290 ns; - tpdi2_q_F : Time := 0.521 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a3_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : AND3MAC - port map( I0 => prop_q(1), I1 => prop_q(2), I2 => prop_q(0), Y => - q); - - -end FTSM; - -configuration CFG_a3_x2_FTSM of a3_x2 is - for FTSM - end for; -end CFG_a3_x2_FTSM; - - ------ CELL a3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.478 ns; - tpdi0_q_F : Time := 0.514 ns; - tpdi1_q_R : Time := 0.428 ns; - tpdi1_q_F : Time := 0.554 ns; - tpdi2_q_R : Time := 0.356 ns; - tpdi2_q_F : Time := 0.592 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : AND3MAC - port map( I0 => prop_q(1), I1 => prop_q(2), I2 => prop_q(0), Y => - q); - - -end FTSM; - -configuration CFG_a3_x4_FTSM of a3_x4 is - for FTSM - end for; -end CFG_a3_x4_FTSM; - - ------ CELL a4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.374 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.441 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.482 ns; - tpdi2_q_F : Time := 0.498 ns; - tpdi3_q_R : Time := 0.506 ns; - tpdi3_q_F : Time := 0.455 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a4_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : AND4MAC - port map( I0 => prop_q(0), I1 => prop_q(1), I2 => prop_q(2), I3 => - prop_q(3), Y => q); - - -end FTSM; - -configuration CFG_a4_x2_FTSM of a4_x2 is - for FTSM - end for; -end CFG_a4_x2_FTSM; - - ------ CELL a4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.505 ns; - tpdi0_q_F : Time := 0.650 ns; - tpdi1_q_R : Time := 0.578 ns; - tpdi1_q_F : Time := 0.614 ns; - tpdi2_q_R : Time := 0.627 ns; - tpdi2_q_F : Time := 0.576 ns; - tpdi3_q_R : Time := 0.661 ns; - tpdi3_q_F : Time := 0.538 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of a4_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : AND4MAC - port map( I0 => prop_q(0), I1 => prop_q(1), I2 => prop_q(2), I3 => - prop_q(3), Y => q); - - -end FTSM; - -configuration CFG_a4_x4_FTSM of a4_x4 is - for FTSM - end for; -end CFG_a4_x4_FTSM; - - ------ CELL an12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.200 ns; - tpdi0_q_F : Time := 0.168 ns; - tpdi1_q_R : Time := 0.285 ns; - tpdi1_q_F : Time := 0.405 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of an12_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : AND2MAC - port map( I0 => prop_q(1), I1 => n1, Y => q); - - U6 : INVMAC - port map( I0 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_an12_x1_FTSM of an12_x1 is - for FTSM - end for; -end CFG_an12_x1_FTSM; - - ------ CELL an12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.461 ns; - tpdi0_q_F : Time := 0.471 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of an12_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : AND2MAC - port map( I0 => prop_q(1), I1 => n1, Y => q); - - U6 : INVMAC - port map( I0 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_an12_x4_FTSM of an12_x4 is - for FTSM - end for; -end CFG_an12_x4_FTSM; - - ------ CELL ao2o22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.572 ns; - tpdi0_q_F : Time := 0.451 ns; - tpdi1_q_R : Time := 0.508 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.432 ns; - tpdi2_q_F : Time := 0.627 ns; - tpdi3_q_R : Time := 0.488 ns; - tpdi3_q_F : Time := 0.526 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ao2o22_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : AND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U10 : OR2MAC - port map( I0 => prop_q(3), I1 => prop_q(2), Y => n2); - - U11 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_ao2o22_x2_FTSM of ao2o22_x2 is - for FTSM - end for; -end CFG_ao2o22_x2_FTSM; - - ------ CELL ao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.696 ns; - tpdi0_q_F : Time := 0.569 ns; - tpdi1_q_R : Time := 0.637 ns; - tpdi1_q_F : Time := 0.666 ns; - tpdi2_q_R : Time := 0.554 ns; - tpdi2_q_F : Time := 0.744 ns; - tpdi3_q_R : Time := 0.606 ns; - tpdi3_q_F : Time := 0.639 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ao2o22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : AND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U10 : OR2MAC - port map( I0 => prop_q(3), I1 => prop_q(2), Y => n2); - - U11 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_ao2o22_x4_FTSM of ao2o22_x4 is - for FTSM - end for; -end CFG_ao2o22_x4_FTSM; - - ------ CELL ao22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.558 ns; - tpdi0_q_F : Time := 0.447 ns; - tpdi1_q_R : Time := 0.493 ns; - tpdi1_q_F : Time := 0.526 ns; - tpdi2_q_R : Time := 0.420 ns; - tpdi2_q_F : Time := 0.425 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ao22_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : AND2MAC - port map( I0 => prop_q(2), I1 => n1, Y => q); - - U8 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_ao22_x2_FTSM of ao22_x2 is - for FTSM - end for; -end CFG_ao22_x2_FTSM; - - ------ CELL ao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.674 ns; - tpdi0_q_F : Time := 0.552 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.647 ns; - tpdi2_q_R : Time := 0.526 ns; - tpdi2_q_F : Time := 0.505 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ao22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : AND2MAC - port map( I0 => prop_q(2), I1 => n1, Y => q); - - U8 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => n1); - - -end FTSM; - -configuration CFG_ao22_x4_FTSM of ao22_x4 is - for FTSM - end for; -end CFG_ao22_x4_FTSM; - - ------ CELL buf_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.409 ns; - tpdi_q_F : Time := 0.391 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of buf_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Concurrent assignments - U2 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_q_R, tHL => tpdi_q_F) - port map( Input => connect(0), Output => q); - - -end FTSM; - -configuration CFG_buf_x2_FTSM of buf_x2 is - for FTSM - end for; -end CFG_buf_x2_FTSM; - - ------ CELL buf_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.379 ns; - tpdi_q_F : Time := 0.409 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of buf_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Concurrent assignments - U2 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_q_R, tHL => tpdi_q_F) - port map( Input => connect(0), Output => q); - - -end FTSM; - -configuration CFG_buf_x4_FTSM of buf_x4 is - for FTSM - end for; -end CFG_buf_x4_FTSM; - - ------ CELL buf_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.343 ns; - tpdi_q_F : Time := 0.396 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of buf_x8 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of tpdi_q_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Concurrent assignments - U2 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_q_R, tHL => tpdi_q_F) - port map( Input => connect(0), Output => q); - - -end FTSM; - -configuration CFG_buf_x8_FTSM of buf_x8 is - for FTSM - end for; -end CFG_buf_x8_FTSM; - - ------ CELL inv_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.101 ns; - tpdi_nq_F : Time := 0.139 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of inv_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U2/U1/tHL"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U2/U1/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : INVMAC - generic map( tpdY_R => tpdi_nq_R, tpdY_F => tpdi_nq_F ) - port map( I0 => connect(0), Y => nq); - - -end FTSM; - -configuration CFG_inv_x1_FTSM of inv_x1 is - for FTSM - end for; -end CFG_inv_x1_FTSM; - - ------ CELL inv_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.069 ns; - tpdi_nq_F : Time := 0.163 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of inv_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U2/U1/tHL"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U2/U1/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : INVMAC - generic map( tpdY_R => tpdi_nq_R, tpdY_F => tpdi_nq_F ) - port map( I0 => connect(0), Y => nq); - - -end FTSM; - -configuration CFG_inv_x2_FTSM of inv_x2 is - for FTSM - end for; -end CFG_inv_x2_FTSM; - - ------ CELL inv_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.071 ns; - tpdi_nq_F : Time := 0.143 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of inv_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U2/U1/tHL"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U2/U1/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : INVMAC - generic map( tpdY_R => tpdi_nq_R, tpdY_F => tpdi_nq_F ) - port map( I0 => connect(0), Y => nq); - - -end FTSM; - -configuration CFG_inv_x4_FTSM of inv_x4 is - for FTSM - end for; -end CFG_inv_x4_FTSM; - - ------ CELL inv_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.086 ns; - tpdi_nq_F : Time := 0.133 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of inv_x8 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U2/U1/tHL"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U2/U1/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 0) := (others => 'U'); - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - -- Netlist - U2 : INVMAC - generic map( tpdY_R => tpdi_nq_R, tpdY_F => tpdi_nq_F ) - port map( I0 => connect(0), Y => nq); - - -end FTSM; - -configuration CFG_inv_x8_FTSM of inv_x8 is - for FTSM - end for; -end CFG_inv_x8_FTSM; - - ------ CELL mx2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.484 ns; - tpdcmd_q_F : Time := 0.522 ns; - tpdi0_q_R : Time := 0.451 ns; - tpdi0_q_F : Time := 0.469 ns; - tpdi1_q_R : Time := 0.451 ns; - tpdi1_q_F : Time := 0.469 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of mx2_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_q_R, tHL => tpdcmd_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : MUX2MAC - port map( I0 => prop_q(1), I1 => prop_q(2), S0 => prop_q(0), Y => - q); - - -end FTSM; - -configuration CFG_mx2_x2_FTSM of mx2_x2 is - for FTSM - end for; -end CFG_mx2_x2_FTSM; - - ------ CELL mx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.615 ns; - tpdcmd_q_F : Time := 0.647 ns; - tpdi0_q_R : Time := 0.564 ns; - tpdi0_q_F : Time := 0.576 ns; - tpdi1_q_R : Time := 0.564 ns; - tpdi1_q_F : Time := 0.576 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of mx2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_q_R, tHL => tpdcmd_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : MUX2MAC - port map( I0 => prop_q(1), I1 => prop_q(2), S0 => prop_q(0), Y => - q); - - -end FTSM; - -configuration CFG_mx2_x4_FTSM of mx2_x4 is - for FTSM - end for; -end CFG_mx2_x4_FTSM; - - ------ CELL mx3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.573 ns; - tpdcmd0_q_F : Time := 0.680 ns; - tpdcmd1_q_R : Time := 0.664 ns; - tpdcmd1_q_F : Time := 0.817 ns; - tpdi0_q_R : Time := 0.538 ns; - tpdi0_q_F : Time := 0.658 ns; - tpdi1_q_R : Time := 0.654 ns; - tpdi1_q_F : Time := 0.808 ns; - tpdi2_q_R : Time := 0.654 ns; - tpdi2_q_F : Time := 0.808 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of mx3_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdcmd1_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdcmd1_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdcmd0_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdcmd0_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd0_R, tHL => twdcmd0_F) - port map( Input => cmd0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd1_R, tHL => twdcmd1_F) - port map( Input => cmd1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd0_q_R, tHL => tpdcmd0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd1_q_R, tHL => tpdcmd1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - -- Netlist - U11 : MUX2MAC - port map( I0 => prop_q(4), I1 => prop_q(3), S0 => prop_q(1), Y => - n1); - - U12 : MUX2MAC - port map( I0 => prop_q(2), I1 => n1, S0 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_mx3_x2_FTSM of mx3_x2 is - for FTSM - end for; -end CFG_mx3_x2_FTSM; - - ------ CELL mx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.683 ns; - tpdcmd0_q_F : Time := 0.779 ns; - tpdcmd1_q_R : Time := 0.792 ns; - tpdcmd1_q_F : Time := 0.967 ns; - tpdi0_q_R : Time := 0.640 ns; - tpdi0_q_F : Time := 0.774 ns; - tpdi1_q_R : Time := 0.770 ns; - tpdi1_q_F : Time := 0.948 ns; - tpdi2_q_R : Time := 0.770 ns; - tpdi2_q_F : Time := 0.948 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of mx3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdcmd1_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdcmd1_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdcmd0_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdcmd0_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd0_R, tHL => twdcmd0_F) - port map( Input => cmd0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd1_R, tHL => twdcmd1_F) - port map( Input => cmd1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd0_q_R, tHL => tpdcmd0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd1_q_R, tHL => tpdcmd1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - -- Netlist - U11 : MUX2MAC - port map( I0 => prop_q(4), I1 => prop_q(3), S0 => prop_q(1), Y => - n1); - - U12 : MUX2MAC - port map( I0 => prop_q(2), I1 => n1, S0 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_mx3_x4_FTSM of mx3_x4 is - for FTSM - end for; -end CFG_mx3_x4_FTSM; - - ------ CELL na2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.059 ns; - tpdi0_nq_F : Time := 0.288 ns; - tpdi1_nq_R : Time := 0.111 ns; - tpdi1_nq_F : Time := 0.234 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na2_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => nq); - - -end FTSM; - -configuration CFG_na2_x1_FTSM of na2_x1 is - for FTSM - end for; -end CFG_na2_x1_FTSM; - - ------ CELL na2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.412 ns; - tpdi0_nq_F : Time := 0.552 ns; - tpdi1_nq_R : Time := 0.353 ns; - tpdi1_nq_F : Time := 0.601 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => nq); - - -end FTSM; - -configuration CFG_na2_x4_FTSM of na2_x4 is - for FTSM - end for; -end CFG_na2_x4_FTSM; - - ------ CELL na3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.119 ns; - tpdi0_nq_F : Time := 0.363 ns; - tpdi1_nq_R : Time := 0.171 ns; - tpdi1_nq_F : Time := 0.316 ns; - tpdi2_nq_R : Time := 0.193 ns; - tpdi2_nq_F : Time := 0.265 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na3_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NAND3MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), I2 => prop_nq(0), Y => - nq); - - -end FTSM; - -configuration CFG_na3_x1_FTSM of na3_x1 is - for FTSM - end for; -end CFG_na3_x1_FTSM; - - ------ CELL na3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.556 ns; - tpdi0_nq_F : Time := 0.601 ns; - tpdi1_nq_R : Time := 0.460 ns; - tpdi1_nq_F : Time := 0.691 ns; - tpdi2_nq_R : Time := 0.519 ns; - tpdi2_nq_F : Time := 0.647 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NAND3MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), I2 => prop_nq(0), Y => - nq); - - -end FTSM; - -configuration CFG_na3_x4_FTSM of na3_x4 is - for FTSM - end for; -end CFG_na3_x4_FTSM; - - ------ CELL na4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.179 ns; - tpdi0_nq_F : Time := 0.438 ns; - tpdi1_nq_R : Time := 0.237 ns; - tpdi1_nq_F : Time := 0.395 ns; - tpdi2_nq_R : Time := 0.269 ns; - tpdi2_nq_F : Time := 0.350 ns; - tpdi3_nq_R : Time := 0.282 ns; - tpdi3_nq_F : Time := 0.302 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na4_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NAND4MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), I2 => prop_nq(2), I3 => - prop_nq(3), Y => nq); - - -end FTSM; - -configuration CFG_na4_x1_FTSM of na4_x1 is - for FTSM - end for; -end CFG_na4_x1_FTSM; - - ------ CELL na4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.578 ns; - tpdi0_nq_F : Time := 0.771 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.731 ns; - tpdi2_nq_R : Time := 0.681 ns; - tpdi2_nq_F : Time := 0.689 ns; - tpdi3_nq_R : Time := 0.703 ns; - tpdi3_nq_F : Time := 0.644 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of na4_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NAND4MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), I2 => prop_nq(2), I3 => - prop_nq(3), Y => nq); - - -end FTSM; - -configuration CFG_na4_x4_FTSM of na4_x4 is - for FTSM - end for; -end CFG_na4_x4_FTSM; - - ------ CELL nao2o22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.237 ns; - tpdi2_nq_F : Time := 0.307 ns; - tpdi3_nq_R : Time := 0.174 ns; - tpdi3_nq_F : Time := 0.382 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nao2o22_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U10 : OR2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U11 : OR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_nao2o22_x1_FTSM of nao2o22_x1 is - for FTSM - end for; -end CFG_nao2o22_x1_FTSM; - - ------ CELL nao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.734 ns; - tpdi0_nq_F : Time := 0.644 ns; - tpdi1_nq_R : Time := 0.666 ns; - tpdi1_nq_F : Time := 0.717 ns; - tpdi2_nq_R : Time := 0.664 ns; - tpdi2_nq_F : Time := 0.721 ns; - tpdi3_nq_R : Time := 0.607 ns; - tpdi3_nq_F : Time := 0.807 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nao2o22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U10 : OR2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U11 : OR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_nao2o22_x4_FTSM of nao2o22_x4 is - for FTSM - end for; -end CFG_nao2o22_x4_FTSM; - - ------ CELL nao22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.165 ns; - tpdi2_nq_F : Time := 0.238 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nao22_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NAND2MAC - port map( I0 => prop_nq(2), I1 => n1, Y => nq); - - U8 : OR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_nao22_x1_FTSM of nao22_x1 is - for FTSM - end for; -end CFG_nao22_x1_FTSM; - - ------ CELL nao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.732 ns; - tpdi0_nq_F : Time := 0.650 ns; - tpdi1_nq_R : Time := 0.664 ns; - tpdi1_nq_F : Time := 0.723 ns; - tpdi2_nq_R : Time := 0.596 ns; - tpdi2_nq_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nao22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NAND2MAC - port map( I0 => prop_nq(2), I1 => n1, Y => nq); - - U8 : OR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_nao22_x4_FTSM of nao22_x4 is - for FTSM - end for; -end CFG_nao22_x4_FTSM; - - ------ CELL nmx2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.218 ns; - tpdcmd_nq_F : Time := 0.287 ns; - tpdi0_nq_R : Time := 0.217 ns; - tpdi0_nq_F : Time := 0.256 ns; - tpdi1_nq_R : Time := 0.217 ns; - tpdi1_nq_F : Time := 0.256 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nmx2_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_nq_F, tHL => tpdcmd_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : MUX2MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), S0 => prop_nq(0), Y => - n1); - - U8 : INVMAC - port map( I0 => n1, Y => nq); - - -end FTSM; - -configuration CFG_nmx2_x1_FTSM of nmx2_x1 is - for FTSM - end for; -end CFG_nmx2_x1_FTSM; - - ------ CELL nmx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.632 ns; - tpdcmd_nq_F : Time := 0.708 ns; - tpdi0_nq_R : Time := 0.610 ns; - tpdi0_nq_F : Time := 0.653 ns; - tpdi1_nq_R : Time := 0.610 ns; - tpdi1_nq_F : Time := 0.653 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nmx2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_nq_F, tHL => tpdcmd_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : MUX2MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), S0 => prop_nq(0), Y => - n1); - - U8 : INVMAC - port map( I0 => n1, Y => nq); - - -end FTSM; - -configuration CFG_nmx2_x4_FTSM of nmx2_x4 is - for FTSM - end for; -end CFG_nmx2_x4_FTSM; - - ------ CELL nmx3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.356 ns; - tpdcmd0_nq_F : Time := 0.495 ns; - tpdcmd1_nq_R : Time := 0.414 ns; - tpdcmd1_nq_F : Time := 0.566 ns; - tpdi0_nq_R : Time := 0.315 ns; - tpdi0_nq_F : Time := 0.441 ns; - tpdi1_nq_R : Time := 0.429 ns; - tpdi1_nq_F : Time := 0.582 ns; - tpdi2_nq_R : Time := 0.429 ns; - tpdi2_nq_F : Time := 0.582 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nmx3_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd0_R, tHL => twdcmd0_F) - port map( Input => cmd0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd1_R, tHL => twdcmd1_F) - port map( Input => cmd1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd0_nq_F, tHL => tpdcmd0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd1_nq_F, tHL => tpdcmd1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - -- Netlist - U11 : MUX2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(3), S0 => prop_nq(1), Y => - n1); - - U12 : MUX2MAC - port map( I0 => prop_nq(2), I1 => n1, S0 => prop_nq(0), Y => n2); - - U13 : INVMAC - port map( I0 => n2, Y => nq); - - -end FTSM; - -configuration CFG_nmx3_x1_FTSM of nmx3_x1 is - for FTSM - end for; -end CFG_nmx3_x1_FTSM; - - ------ CELL nmx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.790 ns; - tpdcmd0_nq_F : Time := 0.936 ns; - tpdcmd1_nq_R : Time := 0.866 ns; - tpdcmd1_nq_F : Time := 1.048 ns; - tpdi0_nq_R : Time := 0.748 ns; - tpdi0_nq_F : Time := 0.900 ns; - tpdi1_nq_R : Time := 0.869 ns; - tpdi1_nq_F : Time := 1.053 ns; - tpdi2_nq_R : Time := 0.869 ns; - tpdi2_nq_F : Time := 1.053 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nmx3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdcmd1_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdcmd0_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdcmd1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdcmd0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdcmd0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd0_R, tHL => twdcmd0_F) - port map( Input => cmd0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd1_R, tHL => twdcmd1_F) - port map( Input => cmd1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd0_nq_F, tHL => tpdcmd0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd1_nq_F, tHL => tpdcmd1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - -- Netlist - U11 : MUX2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(3), S0 => prop_nq(1), Y => - n1); - - U12 : MUX2MAC - port map( I0 => prop_nq(2), I1 => n1, S0 => prop_nq(0), Y => n2); - - U13 : INVMAC - port map( I0 => n2, Y => nq); - - -end FTSM; - -configuration CFG_nmx3_x4_FTSM of nmx3_x4 is - for FTSM - end for; -end CFG_nmx3_x4_FTSM; - - ------ CELL no2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.298 ns; - tpdi0_nq_F : Time := 0.121 ns; - tpdi1_nq_R : Time := 0.193 ns; - tpdi1_nq_F : Time := 0.161 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no2_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NOR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => nq); - - -end FTSM; - -configuration CFG_no2_x1_FTSM of no2_x1 is - for FTSM - end for; -end CFG_no2_x1_FTSM; - - ------ CELL no2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.618 ns; - tpdi0_nq_F : Time := 0.447 ns; - tpdi1_nq_R : Time := 0.522 ns; - tpdi1_nq_F : Time := 0.504 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NOR2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => nq); - - -end FTSM; - -configuration CFG_no2_x4_FTSM of no2_x4 is - for FTSM - end for; -end CFG_no2_x4_FTSM; - - ------ CELL no3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.318 ns; - tpdi0_nq_F : Time := 0.246 ns; - tpdi1_nq_R : Time := 0.215 ns; - tpdi1_nq_F : Time := 0.243 ns; - tpdi2_nq_R : Time := 0.407 ns; - tpdi2_nq_F : Time := 0.192 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no3_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component NOR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NOR3MAC - port map( I0 => prop_nq(2), I1 => prop_nq(0), I2 => prop_nq(1), Y => - nq); - - -end FTSM; - -configuration CFG_no3_x1_FTSM of no3_x1 is - for FTSM - end for; -end CFG_no3_x1_FTSM; - - ------ CELL no3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.722 ns; - tpdi0_nq_F : Time := 0.561 ns; - tpdi1_nq_R : Time := 0.638 ns; - tpdi1_nq_F : Time := 0.623 ns; - tpdi2_nq_R : Time := 0.545 ns; - tpdi2_nq_F : Time := 0.640 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component NOR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NOR3MAC - port map( I0 => prop_nq(2), I1 => prop_nq(0), I2 => prop_nq(1), Y => - nq); - - -end FTSM; - -configuration CFG_no3_x4_FTSM of no3_x4 is - for FTSM - end for; -end CFG_no3_x4_FTSM; - - ------ CELL no4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.330 ns; - tpdi0_nq_F : Time := 0.340 ns; - tpdi1_nq_R : Time := 0.230 ns; - tpdi1_nq_F : Time := 0.320 ns; - tpdi2_nq_R : Time := 0.419 ns; - tpdi2_nq_F : Time := 0.333 ns; - tpdi3_nq_R : Time := 0.499 ns; - tpdi3_nq_F : Time := 0.271 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no4_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component NOR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NOR4MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), I2 => prop_nq(2), I3 => - prop_nq(3), Y => nq); - - -end FTSM; - -configuration CFG_no4_x1_FTSM of no4_x1 is - for FTSM - end for; -end CFG_no4_x1_FTSM; - - ------ CELL no4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.656 ns; - tpdi0_nq_F : Time := 0.777 ns; - tpdi1_nq_R : Time := 0.564 ns; - tpdi1_nq_F : Time := 0.768 ns; - tpdi2_nq_R : Time := 0.739 ns; - tpdi2_nq_F : Time := 0.761 ns; - tpdi3_nq_R : Time := 0.816 ns; - tpdi3_nq_F : Time := 0.693 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of no4_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component NOR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : NOR4MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), I2 => prop_nq(2), I3 => - prop_nq(3), Y => nq); - - -end FTSM; - -configuration CFG_no4_x4_FTSM of no4_x4 is - for FTSM - end for; -end CFG_no4_x4_FTSM; - - ------ CELL noa2a2a2a24_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.649 ns; - tpdi0_nq_F : Time := 0.606 ns; - tpdi1_nq_R : Time := 0.775 ns; - tpdi1_nq_F : Time := 0.562 ns; - tpdi2_nq_R : Time := 0.550 ns; - tpdi2_nq_F : Time := 0.662 ns; - tpdi3_nq_R : Time := 0.667 ns; - tpdi3_nq_F : Time := 0.616 ns; - tpdi4_nq_R : Time := 0.419 ns; - tpdi4_nq_F : Time := 0.613 ns; - tpdi5_nq_R : Time := 0.329 ns; - tpdi5_nq_F : Time := 0.662 ns; - tpdi6_nq_R : Time := 0.270 ns; - tpdi6_nq_F : Time := 0.535 ns; - tpdi7_nq_R : Time := 0.200 ns; - tpdi7_nq_F : Time := 0.591 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a2a2a24_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_nq_F: constant is "U16/tLH"; - attribute PROPAGATE_VALUE of tpdi7_nq_R: constant is "U16/tHL"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is "U15/tLH"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is "U15/tHL"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of twdi7_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi7_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal n1, n2, n3, n4 : STD_LOGIC; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi7_R, tHL => twdi7_F) - port map( Input => i7, Output => connect(7)); - - -- Intrinsic delay buffers - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - U15 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_nq_F, tHL => tpdi6_nq_R) - port map( Input => connect(6), Output => prop_nq(6)); - - U16 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi7_nq_F, tHL => tpdi7_nq_R) - port map( Input => connect(7), Output => prop_nq(7)); - - -- Netlist - U17 : AND4MAC - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => nq); - - U18 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n4); - - U19 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n3); - - U20 : NAND2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(5), Y => n2); - - U21 : NAND2MAC - port map( I0 => prop_nq(6), I1 => prop_nq(7), Y => n1); - - -end FTSM; - -configuration CFG_noa2a2a2a24_x1_FTSM of noa2a2a2a24_x1 is - for FTSM - end for; -end CFG_noa2a2a2a24_x1_FTSM; - - ------ CELL noa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.966 ns; - tpdi0_nq_F : Time := 1.049 ns; - tpdi1_nq_R : Time := 1.097 ns; - tpdi1_nq_F : Time := 1.005 ns; - tpdi2_nq_R : Time := 0.867 ns; - tpdi2_nq_F : Time := 1.106 ns; - tpdi3_nq_R : Time := 0.990 ns; - tpdi3_nq_F : Time := 1.061 ns; - tpdi4_nq_R : Time := 0.748 ns; - tpdi4_nq_F : Time := 1.061 ns; - tpdi5_nq_R : Time := 0.649 ns; - tpdi5_nq_F : Time := 1.109 ns; - tpdi6_nq_R : Time := 0.606 ns; - tpdi6_nq_F : Time := 0.999 ns; - tpdi7_nq_R : Time := 0.525 ns; - tpdi7_nq_F : Time := 1.052 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a2a2a24_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_nq_F: constant is "U16/tLH"; - attribute PROPAGATE_VALUE of tpdi7_nq_R: constant is "U16/tHL"; - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is "U15/tLH"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is "U15/tHL"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of twdi7_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi7_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal n1, n2, n3, n4 : STD_LOGIC; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi7_R, tHL => twdi7_F) - port map( Input => i7, Output => connect(7)); - - -- Intrinsic delay buffers - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - U15 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_nq_F, tHL => tpdi6_nq_R) - port map( Input => connect(6), Output => prop_nq(6)); - - U16 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi7_nq_F, tHL => tpdi7_nq_R) - port map( Input => connect(7), Output => prop_nq(7)); - - -- Netlist - U17 : AND4MAC - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => nq); - - U18 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n4); - - U19 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n3); - - U20 : NAND2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(5), Y => n2); - - U21 : NAND2MAC - port map( I0 => prop_nq(6), I1 => prop_nq(7), Y => n1); - - -end FTSM; - -configuration CFG_noa2a2a2a24_x4_FTSM of noa2a2a2a24_x4 is - for FTSM - end for; -end CFG_noa2a2a2a24_x4_FTSM; - - ------ CELL noa2a2a23_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.525 ns; - tpdi0_nq_F : Time := 0.425 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.388 ns; - tpdi2_nq_R : Time := 0.307 ns; - tpdi2_nq_F : Time := 0.479 ns; - tpdi3_nq_R : Time := 0.398 ns; - tpdi3_nq_F : Time := 0.438 ns; - tpdi4_nq_R : Time := 0.250 ns; - tpdi4_nq_F : Time := 0.416 ns; - tpdi5_nq_R : Time := 0.178 ns; - tpdi5_nq_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a2a23_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - -- Intrinsic delay buffers - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - -- Netlist - U13 : AND3MAC - port map( I0 => n1, I1 => n2, I2 => n3, Y => nq); - - U14 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U15 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - U16 : NAND2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(5), Y => n3); - - -end FTSM; - -configuration CFG_noa2a2a23_x1_FTSM of noa2a2a23_x1 is - for FTSM - end for; -end CFG_noa2a2a23_x1_FTSM; - - ------ CELL noa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.834 ns; - tpdi0_nq_F : Time := 0.814 ns; - tpdi1_nq_R : Time := 0.955 ns; - tpdi1_nq_F : Time := 0.778 ns; - tpdi2_nq_R : Time := 0.620 ns; - tpdi2_nq_F : Time := 0.873 ns; - tpdi3_nq_R : Time := 0.716 ns; - tpdi3_nq_F : Time := 0.833 ns; - tpdi4_nq_R : Time := 0.574 ns; - tpdi4_nq_F : Time := 0.819 ns; - tpdi5_nq_R : Time := 0.496 ns; - tpdi5_nq_F : Time := 0.865 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a2a23_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - -- Intrinsic delay buffers - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - -- Netlist - U13 : AND3MAC - port map( I0 => n1, I1 => n2, I2 => n3, Y => nq); - - U14 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U15 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - U16 : NAND2MAC - port map( I0 => prop_nq(4), I1 => prop_nq(5), Y => n3); - - -end FTSM; - -configuration CFG_noa2a2a23_x4_FTSM of noa2a2a23_x4 is - for FTSM - end for; -end CFG_noa2a2a23_x4_FTSM; - - ------ CELL noa2a22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.284 ns; - tpdi2_nq_F : Time := 0.289 ns; - tpdi3_nq_R : Time := 0.372 ns; - tpdi3_nq_F : Time := 0.256 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a22_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U10 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U11 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa2a22_x1_FTSM of noa2a22_x1 is - for FTSM - end for; -end CFG_noa2a22_x1_FTSM; - - ------ CELL noa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.562 ns; - tpdi0_nq_F : Time := 0.745 ns; - tpdi1_nq_R : Time := 0.646 ns; - tpdi1_nq_F : Time := 0.714 ns; - tpdi2_nq_R : Time := 0.701 ns; - tpdi2_nq_F : Time := 0.703 ns; - tpdi3_nq_R : Time := 0.805 ns; - tpdi3_nq_F : Time := 0.677 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2a22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - -- Netlist - U9 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U10 : NAND2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n2); - - U11 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa2a22_x4_FTSM of noa2a22_x4 is - for FTSM - end for; -end CFG_noa2a22_x4_FTSM; - - ------ CELL noa2ao222_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.348 ns; - tpdi0_nq_F : Time := 0.422 ns; - tpdi1_nq_R : Time := 0.440 ns; - tpdi1_nq_F : Time := 0.378 ns; - tpdi2_nq_R : Time := 0.186 ns; - tpdi2_nq_F : Time := 0.473 ns; - tpdi3_nq_R : Time := 0.256 ns; - tpdi3_nq_F : Time := 0.459 ns; - tpdi4_nq_R : Time := 0.240 ns; - tpdi4_nq_F : Time := 0.309 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2ao222_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - -- Netlist - U11 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U12 : OR2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n3); - - U13 : NAND2MAC - port map( I0 => prop_nq(4), I1 => n3, Y => n2); - - U14 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa2ao222_x1_FTSM of noa2ao222_x1 is - for FTSM - end for; -end CFG_noa2ao222_x1_FTSM; - - ------ CELL noa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.684 ns; - tpdi0_nq_F : Time := 0.801 ns; - tpdi1_nq_R : Time := 0.780 ns; - tpdi1_nq_F : Time := 0.758 ns; - tpdi2_nq_R : Time := 0.638 ns; - tpdi2_nq_F : Time := 0.809 ns; - tpdi3_nq_R : Time := 0.732 ns; - tpdi3_nq_F : Time := 0.795 ns; - tpdi4_nq_R : Time := 0.718 ns; - tpdi4_nq_F : Time := 0.664 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa2ao222_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - -- Netlist - U11 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U12 : OR2MAC - port map( I0 => prop_nq(2), I1 => prop_nq(3), Y => n3); - - U13 : NAND2MAC - port map( I0 => prop_nq(4), I1 => n3, Y => n2); - - U14 : NAND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa2ao222_x4_FTSM of noa2ao222_x4 is - for FTSM - end for; -end CFG_noa2ao222_x4_FTSM; - - ------ CELL noa3ao322_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.396 ns; - tpdi0_nq_F : Time := 0.616 ns; - tpdi1_nq_R : Time := 0.486 ns; - tpdi1_nq_F : Time := 0.552 ns; - tpdi2_nq_R : Time := 0.546 ns; - tpdi2_nq_F : Time := 0.488 ns; - tpdi3_nq_R : Time := 0.196 ns; - tpdi3_nq_F : Time := 0.599 ns; - tpdi4_nq_R : Time := 0.264 ns; - tpdi4_nq_F : Time := 0.608 ns; - tpdi5_nq_R : Time := 0.328 ns; - tpdi5_nq_F : Time := 0.581 ns; - tpdi6_nq_R : Time := 0.246 ns; - tpdi6_nq_F : Time := 0.311 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa3ao322_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - -- Intrinsic delay buffers - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_nq_F, tHL => tpdi6_nq_R) - port map( Input => connect(6), Output => prop_nq(6)); - - -- Netlist - U15 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U16 : NAND3MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), I2 => prop_nq(0), Y => - n2); - - U17 : OR3MAC - port map( I0 => prop_nq(3), I1 => prop_nq(4), I2 => prop_nq(5), Y => - n3); - - U18 : NAND2MAC - port map( I0 => prop_nq(6), I1 => n3, Y => n1); - - -end FTSM; - -configuration CFG_noa3ao322_x1_FTSM of noa3ao322_x1 is - for FTSM - end for; -end CFG_noa3ao322_x1_FTSM; - - ------ CELL noa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.819 ns; - tpdi0_nq_F : Time := 0.987 ns; - tpdi1_nq_R : Time := 0.914 ns; - tpdi1_nq_F : Time := 0.931 ns; - tpdi2_nq_R : Time := 0.990 ns; - tpdi2_nq_F : Time := 0.874 ns; - tpdi3_nq_R : Time := 0.729 ns; - tpdi3_nq_F : Time := 0.926 ns; - tpdi4_nq_R : Time := 0.821 ns; - tpdi4_nq_F : Time := 0.924 ns; - tpdi5_nq_R : Time := 0.907 ns; - tpdi5_nq_F : Time := 0.900 ns; - tpdi6_nq_R : Time := 0.738 ns; - tpdi6_nq_F : Time := 0.718 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa3ao322_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi6_nq_F: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi6_nq_R: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi5_nq_F: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi5_nq_R: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi4_nq_F: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi4_nq_R: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi3_nq_F: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi3_nq_R: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - -- Intrinsic delay buffers - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_nq_F, tHL => tpdi3_nq_R) - port map( Input => connect(3), Output => prop_nq(3)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_nq_F, tHL => tpdi4_nq_R) - port map( Input => connect(4), Output => prop_nq(4)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_nq_F, tHL => tpdi5_nq_R) - port map( Input => connect(5), Output => prop_nq(5)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_nq_F, tHL => tpdi6_nq_R) - port map( Input => connect(6), Output => prop_nq(6)); - - -- Netlist - U15 : AND2MAC - port map( I0 => n1, I1 => n2, Y => nq); - - U16 : NAND3MAC - port map( I0 => prop_nq(1), I1 => prop_nq(2), I2 => prop_nq(0), Y => - n2); - - U17 : OR3MAC - port map( I0 => prop_nq(3), I1 => prop_nq(4), I2 => prop_nq(5), Y => - n3); - - U18 : NAND2MAC - port map( I0 => prop_nq(6), I1 => n3, Y => n1); - - -end FTSM; - -configuration CFG_noa3ao322_x4_FTSM of noa3ao322_x4 is - for FTSM - end for; -end CFG_noa3ao322_x4_FTSM; - - ------ CELL noa22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.218 ns; - tpdi2_nq_F : Time := 0.241 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa22_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NOR2MAC - port map( I0 => prop_nq(2), I1 => n1, Y => nq); - - U8 : AND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa22_x1_FTSM of noa22_x1 is - for FTSM - end for; -end CFG_noa22_x1_FTSM; - - ------ CELL noa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.550 ns; - tpdi0_nq_F : Time := 0.740 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.709 ns; - tpdi2_nq_R : Time := 0.610 ns; - tpdi2_nq_F : Time := 0.646 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of noa22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_nq_F: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_nq_R: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_nq_F, tHL => tpdi2_nq_R) - port map( Input => connect(2), Output => prop_nq(2)); - - -- Netlist - U7 : NOR2MAC - port map( I0 => prop_nq(2), I1 => n1, Y => nq); - - U8 : AND2MAC - port map( I0 => prop_nq(0), I1 => prop_nq(1), Y => n1); - - -end FTSM; - -configuration CFG_noa22_x4_FTSM of noa22_x4 is - for FTSM - end for; -end CFG_noa22_x4_FTSM; - - ------ CELL nts_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.249 ns; - tpdcmd_nq_F : Time := 0.041 ns; - tpdcmd_nq_LZ : Time := 0.249 ns; - tpdcmd_nq_HZ : Time := 0.041 ns; - tpdi_nq_R : Time := 0.169 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nts_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is "U3/tHL, U3/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_nq_HZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_LZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component INV3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(1)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_nq_R, tHL => tpdcmd_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_nq_F, tHL => tpdi_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : INV3SHEMAC - port map( I0 => prop_nq(1), OE => prop_nq(0), Y => nq); - - -end FTSM; - -configuration CFG_nts_x1_FTSM of nts_x1 is - for FTSM - end for; -end CFG_nts_x1_FTSM; - - ------ CELL nts_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.330 ns; - tpdcmd_nq_F : Time := 0.033 ns; - tpdcmd_nq_LZ : Time := 0.330 ns; - tpdcmd_nq_HZ : Time := 0.033 ns; - tpdi_nq_R : Time := 0.167 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nts_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_R: constant is "U3/tHL, U3/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_nq_HZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_LZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_nq_F: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component INV3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(1)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_nq_R, tHL => tpdcmd_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_nq_F, tHL => tpdi_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : INV3SHEMAC - port map( I0 => prop_nq(1), OE => prop_nq(0), Y => nq); - - -end FTSM; - -configuration CFG_nts_x2_FTSM of nts_x2 is - for FTSM - end for; -end CFG_nts_x2_FTSM; - - ------ CELL nxr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.288 ns; - tpdi0_nq_F : Time := 0.293 ns; - tpdi1_nq_R : Time := 0.156 ns; - tpdi1_nq_F : Time := 0.327 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nxr2_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NXOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NXOR2MAC - port map( I0 => prop_nq(1), I1 => prop_nq(0), Y => nq); - - -end FTSM; - -configuration CFG_nxr2_x1_FTSM of nxr2_x1 is - for FTSM - end for; -end CFG_nxr2_x1_FTSM; - - ------ CELL nxr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.522 ns; - tpdi0_nq_F : Time := 0.553 ns; - tpdi1_nq_R : Time := 0.553 ns; - tpdi1_nq_F : Time := 0.542 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of nxr2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_nq_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_nq_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_nq_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_nq_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_nq : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component NXOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_nq_F, tHL => tpdi0_nq_R) - port map( Input => connect(0), Output => prop_nq(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_nq_F, tHL => tpdi1_nq_R) - port map( Input => connect(1), Output => prop_nq(1)); - - -- Netlist - U5 : NXOR2MAC - port map( I0 => prop_nq(1), I1 => prop_nq(0), Y => nq); - - -end FTSM; - -configuration CFG_nxr2_x4_FTSM of nxr2_x4 is - for FTSM - end for; -end CFG_nxr2_x4_FTSM; - - ------ CELL o2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.406 ns; - tpdi0_q_F : Time := 0.310 ns; - tpdi1_q_R : Time := 0.335 ns; - tpdi1_q_F : Time := 0.364 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o2_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_o2_x2_FTSM of o2_x2 is - for FTSM - end for; -end CFG_o2_x2_FTSM; - - ------ CELL o2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.491 ns; - tpdi0_q_F : Time := 0.394 ns; - tpdi1_q_R : Time := 0.427 ns; - tpdi1_q_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : OR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_o2_x4_FTSM of o2_x4 is - for FTSM - end for; -end CFG_o2_x4_FTSM; - - ------ CELL o3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.494 ns; - tpdi0_q_F : Time := 0.407 ns; - tpdi1_q_R : Time := 0.430 ns; - tpdi1_q_F : Time := 0.482 ns; - tpdi2_q_R : Time := 0.360 ns; - tpdi2_q_F : Time := 0.506 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o3_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : OR3MAC - port map( I0 => prop_q(0), I1 => prop_q(1), I2 => prop_q(2), Y => - q); - - -end FTSM; - -configuration CFG_o3_x2_FTSM of o3_x2 is - for FTSM - end for; -end CFG_o3_x2_FTSM; - - ------ CELL o3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.569 ns; - tpdi0_q_F : Time := 0.501 ns; - tpdi1_q_R : Time := 0.510 ns; - tpdi1_q_F : Time := 0.585 ns; - tpdi2_q_R : Time := 0.447 ns; - tpdi2_q_F : Time := 0.622 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o3_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : OR3MAC - port map( I0 => prop_q(0), I1 => prop_q(1), I2 => prop_q(2), Y => - q); - - -end FTSM; - -configuration CFG_o3_x4_FTSM of o3_x4 is - for FTSM - end for; -end CFG_o3_x4_FTSM; - - ------ CELL o4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.508 ns; - tpdi0_q_F : Time := 0.601 ns; - tpdi1_q_R : Time := 0.446 ns; - tpdi1_q_F : Time := 0.631 ns; - tpdi2_q_R : Time := 0.567 ns; - tpdi2_q_F : Time := 0.531 ns; - tpdi3_q_R : Time := 0.378 ns; - tpdi3_q_F : Time := 0.626 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o4_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component OR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : OR4MAC - port map( I0 => prop_q(2), I1 => prop_q(3), I2 => prop_q(0), I3 => - prop_q(1), Y => q); - - -end FTSM; - -configuration CFG_o4_x2_FTSM of o4_x2 is - for FTSM - end for; -end CFG_o4_x2_FTSM; - - ------ CELL o4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.574 ns; - tpdi0_q_F : Time := 0.638 ns; - tpdi1_q_R : Time := 0.492 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.649 ns; - tpdi2_q_F : Time := 0.611 ns; - tpdi3_q_R : Time := 0.721 ns; - tpdi3_q_F : Time := 0.536 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of o4_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - - component OR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : OR4MAC - port map( I0 => prop_q(2), I1 => prop_q(3), I2 => prop_q(0), I3 => - prop_q(1), Y => q); - - -end FTSM; - -configuration CFG_o4_x4_FTSM of o4_x4 is - for FTSM - end for; -end CFG_o4_x4_FTSM; - - ------ CELL oa2a2a2a24_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.780 ns; - tpdi0_q_F : Time := 0.797 ns; - tpdi1_q_R : Time := 0.909 ns; - tpdi1_q_F : Time := 0.753 ns; - tpdi2_q_R : Time := 0.682 ns; - tpdi2_q_F : Time := 0.856 ns; - tpdi3_q_R : Time := 0.803 ns; - tpdi3_q_F : Time := 0.810 ns; - tpdi4_q_R : Time := 0.565 ns; - tpdi4_q_F : Time := 0.813 ns; - tpdi5_q_R : Time := 0.467 ns; - tpdi5_q_F : Time := 0.861 ns; - tpdi6_q_R : Time := 0.426 ns; - tpdi6_q_F : Time := 0.748 ns; - tpdi7_q_R : Time := 0.346 ns; - tpdi7_q_F : Time := 0.800 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a2a2a24_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_q_R: constant is "U16/tLH"; - attribute PROPAGATE_VALUE of tpdi7_q_F: constant is "U16/tHL"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is "U15/tLH"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is "U15/tHL"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of twdi7_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi7_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal n1, n2, n3, n4 : STD_LOGIC; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi7_R, tHL => twdi7_F) - port map( Input => i7, Output => connect(7)); - - -- Intrinsic delay buffers - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - U15 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_q_R, tHL => tpdi6_q_F) - port map( Input => connect(6), Output => prop_q(6)); - - U16 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi7_q_R, tHL => tpdi7_q_F) - port map( Input => connect(7), Output => prop_q(7)); - - -- Netlist - U17 : NAND4MAC - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => q); - - U18 : NAND2MAC - port map( I0 => prop_q(6), I1 => prop_q(7), Y => n4); - - U19 : NAND2MAC - port map( I0 => prop_q(4), I1 => prop_q(5), Y => n3); - - U20 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n2); - - U21 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2a2a2a24_x2_FTSM of oa2a2a2a24_x2 is - for FTSM - end for; -end CFG_oa2a2a2a24_x2_FTSM; - - ------ CELL oa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.823 ns; - tpdi0_q_F : Time := 0.879 ns; - tpdi1_q_R : Time := 0.955 ns; - tpdi1_q_F : Time := 0.835 ns; - tpdi2_q_R : Time := 0.726 ns; - tpdi2_q_F : Time := 0.940 ns; - tpdi3_q_R : Time := 0.851 ns; - tpdi3_q_F : Time := 0.895 ns; - tpdi4_q_R : Time := 0.619 ns; - tpdi4_q_F : Time := 0.902 ns; - tpdi5_q_R : Time := 0.515 ns; - tpdi5_q_F : Time := 0.949 ns; - tpdi6_q_R : Time := 0.487 ns; - tpdi6_q_F : Time := 0.845 ns; - tpdi7_q_R : Time := 0.399 ns; - tpdi7_q_F : Time := 0.895 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a2a2a24_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi7_q_R: constant is "U16/tLH"; - attribute PROPAGATE_VALUE of tpdi7_q_F: constant is "U16/tHL"; - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is "U15/tLH"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is "U15/tHL"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of twdi7_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi7_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 7) := (others => 'U'); - signal n1, n2, n3, n4 : STD_LOGIC; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi7_R, tHL => twdi7_F) - port map( Input => i7, Output => connect(7)); - - -- Intrinsic delay buffers - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - U15 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_q_R, tHL => tpdi6_q_F) - port map( Input => connect(6), Output => prop_q(6)); - - U16 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi7_q_R, tHL => tpdi7_q_F) - port map( Input => connect(7), Output => prop_q(7)); - - -- Netlist - U17 : NAND4MAC - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => q); - - U18 : NAND2MAC - port map( I0 => prop_q(6), I1 => prop_q(7), Y => n4); - - U19 : NAND2MAC - port map( I0 => prop_q(4), I1 => prop_q(5), Y => n3); - - U20 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n2); - - U21 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2a2a2a24_x4_FTSM of oa2a2a2a24_x4 is - for FTSM - end for; -end CFG_oa2a2a2a24_x4_FTSM; - - ------ CELL oa2a2a23_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.653 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.775 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.441 ns; - tpdi2_q_F : Time := 0.639 ns; - tpdi3_q_R : Time := 0.540 ns; - tpdi3_q_F : Time := 0.600 ns; - tpdi4_q_R : Time := 0.402 ns; - tpdi4_q_F : Time := 0.591 ns; - tpdi5_q_R : Time := 0.321 ns; - tpdi5_q_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a2a23_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - -- Intrinsic delay buffers - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - -- Netlist - U13 : NAND3MAC - port map( I0 => n1, I1 => n2, I2 => n3, Y => q); - - U14 : NAND2MAC - port map( I0 => prop_q(4), I1 => prop_q(5), Y => n2); - - U15 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n1); - - U16 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n3); - - -end FTSM; - -configuration CFG_oa2a2a23_x2_FTSM of oa2a2a23_x2 is - for FTSM - end for; -end CFG_oa2a2a23_x2_FTSM; - - ------ CELL oa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.699 ns; - tpdi0_q_F : Time := 0.648 ns; - tpdi1_q_R : Time := 0.822 ns; - tpdi1_q_F : Time := 0.613 ns; - tpdi2_q_R : Time := 0.493 ns; - tpdi2_q_F : Time := 0.715 ns; - tpdi3_q_R : Time := 0.594 ns; - tpdi3_q_F : Time := 0.677 ns; - tpdi4_q_R : Time := 0.464 ns; - tpdi4_q_F : Time := 0.673 ns; - tpdi5_q_R : Time := 0.379 ns; - tpdi5_q_F : Time := 0.714 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a2a23_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 5) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - -- Intrinsic delay buffers - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - -- Netlist - U13 : NAND3MAC - port map( I0 => n1, I1 => n2, I2 => n3, Y => q); - - U14 : NAND2MAC - port map( I0 => prop_q(4), I1 => prop_q(5), Y => n2); - - U15 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n1); - - U16 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n3); - - -end FTSM; - -configuration CFG_oa2a2a23_x4_FTSM of oa2a2a23_x4 is - for FTSM - end for; -end CFG_oa2a2a23_x4_FTSM; - - ------ CELL oa2a22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.403 ns; - tpdi0_q_F : Time := 0.564 ns; - tpdi1_q_R : Time := 0.495 ns; - tpdi1_q_F : Time := 0.534 ns; - tpdi2_q_R : Time := 0.646 ns; - tpdi2_q_F : Time := 0.487 ns; - tpdi3_q_R : Time := 0.537 ns; - tpdi3_q_F : Time := 0.512 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a22_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U10 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n2); - - U11 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2a22_x2_FTSM of oa2a22_x2 is - for FTSM - end for; -end CFG_oa2a22_x2_FTSM; - - ------ CELL oa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.519 ns; - tpdi0_q_F : Time := 0.696 ns; - tpdi1_q_R : Time := 0.624 ns; - tpdi1_q_F : Time := 0.669 ns; - tpdi2_q_R : Time := 0.763 ns; - tpdi2_q_F : Time := 0.596 ns; - tpdi3_q_R : Time := 0.644 ns; - tpdi3_q_F : Time := 0.619 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2a22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - -- Intrinsic delay buffers - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - -- Netlist - U9 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U10 : NAND2MAC - port map( I0 => prop_q(2), I1 => prop_q(3), Y => n2); - - U11 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2a22_x4_FTSM of oa2a22_x4 is - for FTSM - end for; -end CFG_oa2a22_x4_FTSM; - - ------ CELL oa2ao222_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.495 ns; - tpdi0_q_F : Time := 0.581 ns; - tpdi1_q_R : Time := 0.598 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.464 ns; - tpdi2_q_F : Time := 0.604 ns; - tpdi3_q_R : Time := 0.556 ns; - tpdi3_q_F : Time := 0.578 ns; - tpdi4_q_R : Time := 0.558 ns; - tpdi4_q_F : Time := 0.453 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2ao222_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - -- Netlist - U11 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U12 : OR2MAC - port map( I0 => prop_q(3), I1 => prop_q(2), Y => n3); - - U13 : NAND2MAC - port map( I0 => prop_q(4), I1 => n3, Y => n2); - - U14 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2ao222_x2_FTSM of oa2ao222_x2 is - for FTSM - end for; -end CFG_oa2ao222_x2_FTSM; - - ------ CELL oa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.553 ns; - tpdi0_q_F : Time := 0.657 ns; - tpdi1_q_R : Time := 0.662 ns; - tpdi1_q_F : Time := 0.616 ns; - tpdi2_q_R : Time := 0.552 ns; - tpdi2_q_F : Time := 0.693 ns; - tpdi3_q_R : Time := 0.640 ns; - tpdi3_q_F : Time := 0.660 ns; - tpdi4_q_R : Time := 0.656 ns; - tpdi4_q_F : Time := 0.529 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa2ao222_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 4) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - -- Intrinsic delay buffers - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - -- Netlist - U11 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U12 : OR2MAC - port map( I0 => prop_q(3), I1 => prop_q(2), Y => n3); - - U13 : NAND2MAC - port map( I0 => prop_q(4), I1 => n3, Y => n2); - - U14 : NAND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa2ao222_x4_FTSM of oa2ao222_x4 is - for FTSM - end for; -end CFG_oa2ao222_x4_FTSM; - - ------ CELL oa3ao322_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.638 ns; - tpdi0_q_F : Time := 0.820 ns; - tpdi1_q_R : Time := 0.735 ns; - tpdi1_q_F : Time := 0.764 ns; - tpdi2_q_R : Time := 0.806 ns; - tpdi2_q_F : Time := 0.707 ns; - tpdi3_q_R : Time := 0.560 ns; - tpdi3_q_F : Time := 0.765 ns; - tpdi4_q_R : Time := 0.649 ns; - tpdi4_q_F : Time := 0.760 ns; - tpdi5_q_R : Time := 0.734 ns; - tpdi5_q_F : Time := 0.734 ns; - tpdi6_q_R : Time := 0.563 ns; - tpdi6_q_F : Time := 0.540 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa3ao322_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - -- Intrinsic delay buffers - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_q_R, tHL => tpdi6_q_F) - port map( Input => connect(6), Output => prop_q(6)); - - -- Netlist - U15 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U16 : OR3MAC - port map( I0 => prop_q(3), I1 => prop_q(4), I2 => prop_q(5), Y => - n3); - - U17 : NAND3MAC - port map( I0 => prop_q(1), I1 => prop_q(2), I2 => prop_q(0), Y => - n2); - - U18 : NAND2MAC - port map( I0 => prop_q(6), I1 => n3, Y => n1); - - -end FTSM; - -configuration CFG_oa3ao322_x2_FTSM of oa3ao322_x2 is - for FTSM - end for; -end CFG_oa3ao322_x2_FTSM; - - ------ CELL oa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.717 ns; - tpdi0_q_F : Time := 0.946 ns; - tpdi1_q_R : Time := 0.818 ns; - tpdi1_q_F : Time := 0.890 ns; - tpdi2_q_R : Time := 0.894 ns; - tpdi2_q_F : Time := 0.834 ns; - tpdi3_q_R : Time := 0.673 ns; - tpdi3_q_F : Time := 0.898 ns; - tpdi4_q_R : Time := 0.758 ns; - tpdi4_q_F : Time := 0.896 ns; - tpdi5_q_R : Time := 0.839 ns; - tpdi5_q_F : Time := 0.865 ns; - tpdi6_q_R : Time := 0.684 ns; - tpdi6_q_F : Time := 0.651 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa3ao322_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi6_q_R: constant is "U14/tLH"; - attribute PROPAGATE_VALUE of tpdi6_q_F: constant is "U14/tHL"; - attribute PROPAGATE_VALUE of tpdi5_q_R: constant is "U13/tLH"; - attribute PROPAGATE_VALUE of tpdi5_q_F: constant is "U13/tHL"; - attribute PROPAGATE_VALUE of tpdi4_q_R: constant is "U12/tLH"; - attribute PROPAGATE_VALUE of tpdi4_q_F: constant is "U12/tHL"; - attribute PROPAGATE_VALUE of tpdi3_q_R: constant is "U11/tLH"; - attribute PROPAGATE_VALUE of tpdi3_q_F: constant is "U11/tHL"; - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U10/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U10/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U9/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U9/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U8/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U8/tHL"; - attribute PROPAGATE_VALUE of twdi6_F: constant is "U7/tHL"; - attribute PROPAGATE_VALUE of twdi6_R: constant is "U7/tLH"; - attribute PROPAGATE_VALUE of twdi5_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of twdi5_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of twdi4_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of twdi4_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of twdi3_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi3_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 6) := (others => 'U'); - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi3_R, tHL => twdi3_F) - port map( Input => i3, Output => connect(3)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi4_R, tHL => twdi4_F) - port map( Input => i4, Output => connect(4)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi5_R, tHL => twdi5_F) - port map( Input => i5, Output => connect(5)); - - U7 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi6_R, tHL => twdi6_F) - port map( Input => i6, Output => connect(6)); - - -- Intrinsic delay buffers - U8 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U9 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U10 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - U11 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi3_q_R, tHL => tpdi3_q_F) - port map( Input => connect(3), Output => prop_q(3)); - - U12 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi4_q_R, tHL => tpdi4_q_F) - port map( Input => connect(4), Output => prop_q(4)); - - U13 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi5_q_R, tHL => tpdi5_q_F) - port map( Input => connect(5), Output => prop_q(5)); - - U14 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi6_q_R, tHL => tpdi6_q_F) - port map( Input => connect(6), Output => prop_q(6)); - - -- Netlist - U15 : NAND2MAC - port map( I0 => n1, I1 => n2, Y => q); - - U16 : OR3MAC - port map( I0 => prop_q(3), I1 => prop_q(4), I2 => prop_q(5), Y => - n3); - - U17 : NAND3MAC - port map( I0 => prop_q(1), I1 => prop_q(2), I2 => prop_q(0), Y => - n2); - - U18 : NAND2MAC - port map( I0 => prop_q(6), I1 => n3, Y => n1); - - -end FTSM; - -configuration CFG_oa3ao322_x4_FTSM of oa3ao322_x4 is - for FTSM - end for; -end CFG_oa3ao322_x4_FTSM; - - ------ CELL oa22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.390 ns; - tpdi0_q_F : Time := 0.555 ns; - tpdi1_q_R : Time := 0.488 ns; - tpdi1_q_F : Time := 0.525 ns; - tpdi2_q_R : Time := 0.438 ns; - tpdi2_q_F : Time := 0.454 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa22_x2 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : OR2MAC - port map( I0 => n1, I1 => prop_q(2), Y => q); - - U8 : AND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa22_x2_FTSM of oa22_x2 is - for FTSM - end for; -end CFG_oa22_x2_FTSM; - - ------ CELL oa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.511 ns; - tpdi0_q_F : Time := 0.677 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.523 ns; - tpdi2_q_F : Time := 0.571 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of oa22_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi2_q_R: constant is "U6/tLH"; - attribute PROPAGATE_VALUE of tpdi2_q_F: constant is "U6/tHL"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U5/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U5/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdi2_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi2_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 2) := (others => 'U'); - signal n1 : STD_LOGIC; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi2_R, tHL => twdi2_F) - port map( Input => i2, Output => connect(2)); - - -- Intrinsic delay buffers - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_R, tHL => tpdi0_q_F) - port map( Input => connect(0), Output => prop_q(0)); - - U5 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - U6 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi2_q_R, tHL => tpdi2_q_F) - port map( Input => connect(2), Output => prop_q(2)); - - -- Netlist - U7 : OR2MAC - port map( I0 => n1, I1 => prop_q(2), Y => q); - - U8 : AND2MAC - port map( I0 => prop_q(0), I1 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_oa22_x4_FTSM of oa22_x4 is - for FTSM - end for; -end CFG_oa22_x4_FTSM; - - ------ CELL on12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.111 ns; - tpdi0_q_F : Time := 0.234 ns; - tpdi1_q_R : Time := 0.314 ns; - tpdi1_q_F : Time := 0.291 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of on12_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : NAND2MAC - port map( I0 => prop_q(0), I1 => n1, Y => q); - - U6 : INVMAC - port map( I0 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_on12_x1_FTSM of on12_x1 is - for FTSM - end for; -end CFG_on12_x1_FTSM; - - ------ CELL on12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.474 ns; - tpdi0_q_F : Time := 0.499 ns; - tpdi1_q_R : Time := 0.491 ns; - tpdi1_q_F : Time := 0.394 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of on12_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_R, tHL => tpdi1_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : NAND2MAC - port map( I0 => prop_q(0), I1 => n1, Y => q); - - U6 : INVMAC - port map( I0 => prop_q(1), Y => n1); - - -end FTSM; - -configuration CFG_on12_x4_FTSM of on12_x4 is - for FTSM - end for; -end CFG_on12_x4_FTSM; - - ------ CELL one_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity one_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - q : out STD_LOGIC := '1'); -end one_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of one_x0 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - - -begin - - -- Netlist - q <= '1'; - -end FTSM; - -configuration CFG_one_x0_FTSM of one_x0 is - for FTSM - end for; -end CFG_one_x0_FTSM; - - ------ CELL sff1_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff1_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui_ck : Time := 0.585 ns; - thck_i : Time := 0.000 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff1_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of sff1_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of thck_i: constant is "FEC/F2/tHold"; - attribute PROPAGATE_VALUE of tsui_ck: constant is "FEC/F1/tSetup"; - attribute PROPAGATE_VALUE of tpdck_q_F: constant is "U3/U1/tHL"; - attribute PROPAGATE_VALUE of tpdck_q_R: constant is "U3/U1/tLH"; - attribute PROPAGATE_VALUE of twdck_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdck_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal n1 : STD_LOGIC; - - component DFFLMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - D : in STD_LOGIC; - CLK : in STD_LOGIC; - CLR : in STD_LOGIC; - Q : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdck_R, tHL => twdck_F) - port map( Input => ck, Output => connect(1)); - - -- Netlist - U3 : DFFLMAC - generic map( tpdY_R => tpdck_q_R, tpdY_F => tpdck_q_F ) - port map( D => connect(0), CLK => connect(1), CLR => n1, Q => q); - - n1 <= '1'; - - -- Forbidden Events - FEC : if Timing_mesg generate - - F1 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tSetup => tsui_ck) - port map( Data(1) => connect(0), Clock => connect(1)); - - F2 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tHold => thck_i) - port map( Data(1) => connect(0), Clock => connect(1)); - - end generate FEC; - -end FTSM; - -configuration CFG_sff1_x4_FTSM of sff1_x4 is - for FTSM - end for; -end CFG_sff1_x4_FTSM; - - ------ CELL sff2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui0_ck : Time := 0.764 ns; - thck_i0 : Time := 0.000 ns; - tsui1_ck : Time := 0.764 ns; - thck_i1 : Time := 0.000 ns; - tsucmd_ck : Time := 0.833 ns; - thck_cmd : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - cmd : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of sff2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of thck_cmd: constant is "FEC/F6/tHold"; - attribute PROPAGATE_VALUE of tsucmd_ck: constant is "FEC/F5/tSetup"; - attribute PROPAGATE_VALUE of thck_i1: constant is "FEC/F4/tHold"; - attribute PROPAGATE_VALUE of tsui1_ck: constant is "FEC/F3/tSetup"; - attribute PROPAGATE_VALUE of thck_i0: constant is "FEC/F2/tHold"; - attribute PROPAGATE_VALUE of tsui0_ck: constant is "FEC/F1/tSetup"; - attribute PROPAGATE_VALUE of tpdck_q_F: constant is "U6/U1/tHL"; - attribute PROPAGATE_VALUE of tpdck_q_R: constant is "U6/U1/tLH"; - attribute PROPAGATE_VALUE of twdck_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of twdck_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 3) := (others => 'U'); - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component DFFLMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - D : in STD_LOGIC; - CLK : in STD_LOGIC; - CLR : in STD_LOGIC; - Q : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - U3 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(2)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdck_R, tHL => twdck_F) - port map( Input => ck, Output => connect(3)); - - -- Netlist - U5 : MUX2MAC - port map( I0 => connect(0), I1 => connect(1), S0 => connect(2), Y => - n1); - - U6 : DFFLMAC - generic map( tpdY_R => tpdck_q_R, tpdY_F => tpdck_q_F ) - port map( D => n1, CLK => connect(3), CLR => n2, Q => q); - - n2 <= '1'; - - -- Forbidden Events - FEC : if Timing_mesg generate - - F1 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tSetup => tsui0_ck) - port map( Data(1) => connect(0), Clock => connect(3)); - - F2 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tHold => thck_i0) - port map( Data(1) => connect(0), Clock => connect(3)); - - F3 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tSetup => tsui1_ck) - port map( Data(1) => connect(1), Clock => connect(3)); - - F4 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tHold => thck_i1) - port map( Data(1) => connect(1), Clock => connect(3)); - - F5 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tSetup => tsucmd_ck) - port map( Data(1) => connect(2), Clock => connect(3)); - - F6 : IEEE.STD_LOGIC_COMPONENTS.SUHDCK - generic map( N => 1, tHold => thck_cmd) - port map( Data(1) => connect(2), Clock => connect(3)); - - end generate FEC; - -end FTSM; - -configuration CFG_sff2_x4_FTSM of sff2_x4 is - for FTSM - end for; -end CFG_sff2_x4_FTSM; - - ------ CELL ts_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.492 ns; - tpdcmd_q_F : Time := 0.409 ns; - tpdcmd_q_LZ : Time := 0.492 ns; - tpdcmd_q_HZ : Time := 0.409 ns; - tpdi_q_R : Time := 0.475 ns; - tpdi_q_F : Time := 0.444 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ts_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is "U3/tHL, U3/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_q_HZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_LZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component BUF3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(1)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_q_R, tHL => tpdcmd_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_q_R, tHL => tpdi_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : BUF3SHEMAC - port map( I0 => prop_q(1), OE => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_ts_x4_FTSM of ts_x4 is - for FTSM - end for; -end CFG_ts_x4_FTSM; - - ------ CELL ts_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.626 ns; - tpdcmd_q_F : Time := 0.466 ns; - tpdcmd_q_LZ : Time := 0.626 ns; - tpdcmd_q_HZ : Time := 0.466 ns; - tpdi_q_R : Time := 0.613 ns; - tpdi_q_F : Time := 0.569 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of ts_x8 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi_q_R: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi_q_F: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_R: constant is "U3/tHL, U3/tLH"; - attribute PROPAGATE_VALUE of tpdcmd_q_HZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_LZ: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of tpdcmd_q_F: constant is "U3/tLH, U3/tHL"; - attribute PROPAGATE_VALUE of twdcmd_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdcmd_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component BUF3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi_R, tHL => twdi_F) - port map( Input => i, Output => connect(1)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdcmd_R, tHL => twdcmd_F) - port map( Input => cmd, Output => connect(0)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdcmd_q_R, tHL => tpdcmd_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi_q_R, tHL => tpdi_q_F) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : BUF3SHEMAC - port map( I0 => prop_q(1), OE => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_ts_x8_FTSM of ts_x8 is - for FTSM - end for; -end CFG_ts_x8_FTSM; - - ------ CELL xr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.292 ns; - tpdi0_q_F : Time := 0.293 ns; - tpdi1_q_R : Time := 0.377 ns; - tpdi1_q_F : Time := 0.261 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of xr2_x1 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component XOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_F, tHL => tpdi1_q_R) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : XOR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_xr2_x1_FTSM of xr2_x1 is - for FTSM - end for; -end CFG_xr2_x1_FTSM; - - ------ CELL xr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.521 ns; - tpdi0_q_F : Time := 0.560 ns; - tpdi1_q_R : Time := 0.541 ns; - tpdi1_q_F : Time := 0.657 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of xr2_x4 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - attribute PROPAGATE_VALUE of tpdi1_q_F: constant is "U4/tLH"; - attribute PROPAGATE_VALUE of tpdi1_q_R: constant is "U4/tHL"; - attribute PROPAGATE_VALUE of tpdi0_q_F: constant is "U3/tLH"; - attribute PROPAGATE_VALUE of tpdi0_q_R: constant is "U3/tHL"; - attribute PROPAGATE_VALUE of twdi1_F: constant is "U2/tHL"; - attribute PROPAGATE_VALUE of twdi1_R: constant is "U2/tLH"; - attribute PROPAGATE_VALUE of twdi0_F: constant is "U1/tHL"; - attribute PROPAGATE_VALUE of twdi0_R: constant is "U1/tLH"; - - signal connect : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - signal prop_q : STD_LOGIC_VECTOR (0 to 1) := (others => 'U'); - - component XOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Extrinsic delay buffers - U1 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi0_R, tHL => twdi0_F) - port map( Input => i0, Output => connect(0)); - - U2 : IEEE.STD_LOGIC_COMPONENTS.WBUFGATE - generic map( tLH => twdi1_R, tHL => twdi1_F) - port map( Input => i1, Output => connect(1)); - - -- Intrinsic delay buffers - U3 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi0_q_F, tHL => tpdi0_q_R) - port map( Input => connect(0), Output => prop_q(0)); - - U4 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => tpdi1_q_F, tHL => tpdi1_q_R) - port map( Input => connect(1), Output => prop_q(1)); - - -- Netlist - U5 : XOR2MAC - port map( I0 => prop_q(1), I1 => prop_q(0), Y => q); - - -end FTSM; - -configuration CFG_xr2_x4_FTSM of xr2_x4 is - for FTSM - end for; -end CFG_xr2_x4_FTSM; - - ------ CELL zero_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity zero_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - nq : out STD_LOGIC := '0'); -end zero_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; -use SYNOPSYS.attributes.PROPAGATE_VALUE; - -architecture FTSM of zero_x0 is - attribute backplane of FTSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of FTSM : architecture is TRUE; - attribute ASIC_CELL of FTSM : architecture is TRUE; - - -- Backannotation attributes - - -begin - - -- Netlist - nq <= '0'; - -end FTSM; - -configuration CFG_zero_x0_FTSM of zero_x0 is - for FTSM - end for; -end CFG_zero_x0_FTSM; - - ----- end of library ---- diff --git a/alliance/share/cells/sxlib/sxlib_UDSM.vhd b/alliance/share/cells/sxlib/sxlib_UDSM.vhd deleted file mode 100644 index e54da28c..00000000 --- a/alliance/share/cells/sxlib/sxlib_UDSM.vhd +++ /dev/null @@ -1,7175 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_UDSM.vhd --- FILE CONTENTS: Entity, Structural Architecture(UDSM), --- and Configuration --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : UDSM --- HISTORY : --- ----------------------------------------------------------------- - ------ CELL a2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.261 ns; - tpdi0_q_F : Time := 0.388 ns; - tpdi1_q_R : Time := 0.203 ns; - tpdi1_q_F : Time := 0.434 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a2_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => q); - - -end UDSM; - -configuration CFG_a2_x2_UDSM of a2_x2 is - for UDSM - end for; -end CFG_a2_x2_UDSM; - - ------ CELL a2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.338 ns; - tpdi0_q_F : Time := 0.476 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end a2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => q); - - -end UDSM; - -configuration CFG_a2_x4_UDSM of a2_x4 is - for UDSM - end for; -end CFG_a2_x4_UDSM; - - ------ CELL a3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.395 ns; - tpdi0_q_F : Time := 0.435 ns; - tpdi1_q_R : Time := 0.353 ns; - tpdi1_q_F : Time := 0.479 ns; - tpdi2_q_R : Time := 0.290 ns; - tpdi2_q_F : Time := 0.521 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a3_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i2, I2 => i0, Y => q); - - -end UDSM; - -configuration CFG_a3_x2_UDSM of a3_x2 is - for UDSM - end for; -end CFG_a3_x2_UDSM; - - ------ CELL a3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.478 ns; - tpdi0_q_F : Time := 0.514 ns; - tpdi1_q_R : Time := 0.428 ns; - tpdi1_q_F : Time := 0.554 ns; - tpdi2_q_R : Time := 0.356 ns; - tpdi2_q_F : Time := 0.592 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end a3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i2, I2 => i0, Y => q); - - -end UDSM; - -configuration CFG_a3_x4_UDSM of a3_x4 is - for UDSM - end for; -end CFG_a3_x4_UDSM; - - ------ CELL a4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.374 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.441 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.482 ns; - tpdi2_q_F : Time := 0.498 ns; - tpdi3_q_R : Time := 0.506 ns; - tpdi3_q_F : Time := 0.455 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a4_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => q); - - -end UDSM; - -configuration CFG_a4_x2_UDSM of a4_x2 is - for UDSM - end for; -end CFG_a4_x2_UDSM; - - ------ CELL a4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity a4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.505 ns; - tpdi0_q_F : Time := 0.650 ns; - tpdi1_q_R : Time := 0.578 ns; - tpdi1_q_F : Time := 0.614 ns; - tpdi2_q_R : Time := 0.627 ns; - tpdi2_q_F : Time := 0.576 ns; - tpdi3_q_R : Time := 0.661 ns; - tpdi3_q_F : Time := 0.538 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end a4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of a4_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => q); - - -end UDSM; - -configuration CFG_a4_x4_UDSM of a4_x4 is - for UDSM - end for; -end CFG_a4_x4_UDSM; - - ------ CELL an12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.200 ns; - tpdi0_q_F : Time := 0.168 ns; - tpdi1_q_R : Time := 0.285 ns; - tpdi1_q_F : Time := 0.405 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of an12_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => n1, Y => q); - - U2 : INVMAC - port map( I0 => i0, Y => n1); - - -end UDSM; - -configuration CFG_an12_x1_UDSM of an12_x1 is - for UDSM - end for; -end CFG_an12_x1_UDSM; - - ------ CELL an12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity an12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.461 ns; - tpdi0_q_F : Time := 0.471 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end an12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of an12_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => n1, Y => q); - - U2 : INVMAC - port map( I0 => i0, Y => n1); - - -end UDSM; - -configuration CFG_an12_x4_UDSM of an12_x4 is - for UDSM - end for; -end CFG_an12_x4_UDSM; - - ------ CELL ao2o22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.572 ns; - tpdi0_q_F : Time := 0.451 ns; - tpdi1_q_R : Time := 0.508 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.432 ns; - tpdi2_q_F : Time := 0.627 ns; - tpdi3_q_R : Time := 0.488 ns; - tpdi3_q_F : Time := 0.526 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ao2o22_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR2MAC - port map( I0 => i3, I1 => i2, Y => n2); - - U3 : OR2MAC - port map( I0 => i1, I1 => i0, Y => n1); - - -end UDSM; - -configuration CFG_ao2o22_x2_UDSM of ao2o22_x2 is - for UDSM - end for; -end CFG_ao2o22_x2_UDSM; - - ------ CELL ao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.696 ns; - tpdi0_q_F : Time := 0.569 ns; - tpdi1_q_R : Time := 0.637 ns; - tpdi1_q_F : Time := 0.666 ns; - tpdi2_q_R : Time := 0.554 ns; - tpdi2_q_F : Time := 0.744 ns; - tpdi3_q_R : Time := 0.606 ns; - tpdi3_q_F : Time := 0.639 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end ao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ao2o22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR2MAC - port map( I0 => i3, I1 => i2, Y => n2); - - U3 : OR2MAC - port map( I0 => i1, I1 => i0, Y => n1); - - -end UDSM; - -configuration CFG_ao2o22_x4_UDSM of ao2o22_x4 is - for UDSM - end for; -end CFG_ao2o22_x4_UDSM; - - ------ CELL ao22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.558 ns; - tpdi0_q_F : Time := 0.447 ns; - tpdi1_q_R : Time := 0.493 ns; - tpdi1_q_F : Time := 0.526 ns; - tpdi2_q_R : Time := 0.420 ns; - tpdi2_q_F : Time := 0.425 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ao22_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => q); - - U2 : OR2MAC - port map( I0 => i1, I1 => i0, Y => n1); - - -end UDSM; - -configuration CFG_ao22_x2_UDSM of ao22_x2 is - for UDSM - end for; -end CFG_ao22_x2_UDSM; - - ------ CELL ao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.674 ns; - tpdi0_q_F : Time := 0.552 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.647 ns; - tpdi2_q_R : Time := 0.526 ns; - tpdi2_q_F : Time := 0.505 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end ao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ao22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => q); - - U2 : OR2MAC - port map( I0 => i1, I1 => i0, Y => n1); - - -end UDSM; - -configuration CFG_ao22_x4_UDSM of ao22_x4 is - for UDSM - end for; -end CFG_ao22_x4_UDSM; - - ------ CELL buf_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.409 ns; - tpdi_q_F : Time := 0.391 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of buf_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - -begin - - -- Concurrent assignments - U1 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => 1 ns, tHL => 1 ns) - port map( Input => i, Output => q); - - -end UDSM; - -configuration CFG_buf_x2_UDSM of buf_x2 is - for UDSM - end for; -end CFG_buf_x2_UDSM; - - ------ CELL buf_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.379 ns; - tpdi_q_F : Time := 0.409 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of buf_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - -begin - - -- Concurrent assignments - U1 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => 1 ns, tHL => 1 ns) - port map( Input => i, Output => q); - - -end UDSM; - -configuration CFG_buf_x4_UDSM of buf_x4 is - for UDSM - end for; -end CFG_buf_x4_UDSM; - - ------ CELL buf_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity buf_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_q_R : Time := 0.343 ns; - tpdi_q_F : Time := 0.396 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end buf_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of buf_x8 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - -begin - - -- Concurrent assignments - U1 : IEEE.STD_LOGIC_COMPONENTS.BUFGATE - generic map( tLH => 1 ns, tHL => 1 ns) - port map( Input => i, Output => q); - - -end UDSM; - -configuration CFG_buf_x8_UDSM of buf_x8 is - for UDSM - end for; -end CFG_buf_x8_UDSM; - - ------ CELL inv_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.101 ns; - tpdi_nq_F : Time := 0.139 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of inv_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, Y => nq); - - -end UDSM; - -configuration CFG_inv_x1_UDSM of inv_x1 is - for UDSM - end for; -end CFG_inv_x1_UDSM; - - ------ CELL inv_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.069 ns; - tpdi_nq_F : Time := 0.163 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of inv_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, Y => nq); - - -end UDSM; - -configuration CFG_inv_x2_UDSM of inv_x2 is - for UDSM - end for; -end CFG_inv_x2_UDSM; - - ------ CELL inv_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.071 ns; - tpdi_nq_F : Time := 0.143 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of inv_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, Y => nq); - - -end UDSM; - -configuration CFG_inv_x4_UDSM of inv_x4 is - for UDSM - end for; -end CFG_inv_x4_UDSM; - - ------ CELL inv_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity inv_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi_nq_R : Time := 0.086 ns; - tpdi_nq_F : Time := 0.133 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end inv_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of inv_x8 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, Y => nq); - - -end UDSM; - -configuration CFG_inv_x8_UDSM of inv_x8 is - for UDSM - end for; -end CFG_inv_x8_UDSM; - - ------ CELL mx2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.484 ns; - tpdcmd_q_F : Time := 0.522 ns; - tpdi0_q_R : Time := 0.451 ns; - tpdi0_q_F : Time := 0.469 ns; - tpdi1_q_R : Time := 0.451 ns; - tpdi1_q_F : Time := 0.469 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of mx2_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, S0 => cmd, Y => q); - - -end UDSM; - -configuration CFG_mx2_x2_UDSM of mx2_x2 is - for UDSM - end for; -end CFG_mx2_x2_UDSM; - - ------ CELL mx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.615 ns; - tpdcmd_q_F : Time := 0.647 ns; - tpdi0_q_R : Time := 0.564 ns; - tpdi0_q_F : Time := 0.576 ns; - tpdi1_q_R : Time := 0.564 ns; - tpdi1_q_F : Time := 0.576 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end mx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of mx2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, S0 => cmd, Y => q); - - -end UDSM; - -configuration CFG_mx2_x4_UDSM of mx2_x4 is - for UDSM - end for; -end CFG_mx2_x4_UDSM; - - ------ CELL mx3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.573 ns; - tpdcmd0_q_F : Time := 0.680 ns; - tpdcmd1_q_R : Time := 0.664 ns; - tpdcmd1_q_F : Time := 0.817 ns; - tpdi0_q_R : Time := 0.538 ns; - tpdi0_q_F : Time := 0.658 ns; - tpdi1_q_R : Time := 0.654 ns; - tpdi1_q_F : Time := 0.808 ns; - tpdi2_q_R : Time := 0.654 ns; - tpdi2_q_F : Time := 0.808 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of mx3_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i2, I1 => i1, S0 => cmd1, Y => n1); - - U2 : MUX2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => n1, S0 => cmd0, Y => q); - - -end UDSM; - -configuration CFG_mx3_x2_UDSM of mx3_x2 is - for UDSM - end for; -end CFG_mx3_x2_UDSM; - - ------ CELL mx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity mx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_q_R : Time := 0.683 ns; - tpdcmd0_q_F : Time := 0.779 ns; - tpdcmd1_q_R : Time := 0.792 ns; - tpdcmd1_q_F : Time := 0.967 ns; - tpdi0_q_R : Time := 0.640 ns; - tpdi0_q_F : Time := 0.774 ns; - tpdi1_q_R : Time := 0.770 ns; - tpdi1_q_F : Time := 0.948 ns; - tpdi2_q_R : Time := 0.770 ns; - tpdi2_q_F : Time := 0.948 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end mx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of mx3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i2, I1 => i1, S0 => cmd1, Y => n1); - - U2 : MUX2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => n1, S0 => cmd0, Y => q); - - -end UDSM; - -configuration CFG_mx3_x4_UDSM of mx3_x4 is - for UDSM - end for; -end CFG_mx3_x4_UDSM; - - ------ CELL na2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.059 ns; - tpdi0_nq_F : Time := 0.288 ns; - tpdi1_nq_R : Time := 0.111 ns; - tpdi1_nq_F : Time := 0.234 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na2_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => nq); - - -end UDSM; - -configuration CFG_na2_x1_UDSM of na2_x1 is - for UDSM - end for; -end CFG_na2_x1_UDSM; - - ------ CELL na2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.412 ns; - tpdi0_nq_F : Time := 0.552 ns; - tpdi1_nq_R : Time := 0.353 ns; - tpdi1_nq_F : Time := 0.601 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end na2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => nq); - - -end UDSM; - -configuration CFG_na2_x4_UDSM of na2_x4 is - for UDSM - end for; -end CFG_na2_x4_UDSM; - - ------ CELL na3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.119 ns; - tpdi0_nq_F : Time := 0.363 ns; - tpdi1_nq_R : Time := 0.171 ns; - tpdi1_nq_F : Time := 0.316 ns; - tpdi2_nq_R : Time := 0.193 ns; - tpdi2_nq_F : Time := 0.265 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na3_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i2, I2 => i0, Y => nq); - - -end UDSM; - -configuration CFG_na3_x1_UDSM of na3_x1 is - for UDSM - end for; -end CFG_na3_x1_UDSM; - - ------ CELL na3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.556 ns; - tpdi0_nq_F : Time := 0.601 ns; - tpdi1_nq_R : Time := 0.460 ns; - tpdi1_nq_F : Time := 0.691 ns; - tpdi2_nq_R : Time := 0.519 ns; - tpdi2_nq_F : Time := 0.647 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end na3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i2, I2 => i0, Y => nq); - - -end UDSM; - -configuration CFG_na3_x4_UDSM of na3_x4 is - for UDSM - end for; -end CFG_na3_x4_UDSM; - - ------ CELL na4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.179 ns; - tpdi0_nq_F : Time := 0.438 ns; - tpdi1_nq_R : Time := 0.237 ns; - tpdi1_nq_F : Time := 0.395 ns; - tpdi2_nq_R : Time := 0.269 ns; - tpdi2_nq_F : Time := 0.350 ns; - tpdi3_nq_R : Time := 0.282 ns; - tpdi3_nq_F : Time := 0.302 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na4_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => nq); - - -end UDSM; - -configuration CFG_na4_x1_UDSM of na4_x1 is - for UDSM - end for; -end CFG_na4_x1_UDSM; - - ------ CELL na4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity na4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.578 ns; - tpdi0_nq_F : Time := 0.771 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.731 ns; - tpdi2_nq_R : Time := 0.681 ns; - tpdi2_nq_F : Time := 0.689 ns; - tpdi3_nq_R : Time := 0.703 ns; - tpdi3_nq_F : Time := 0.644 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end na4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of na4_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => nq); - - -end UDSM; - -configuration CFG_na4_x4_UDSM of na4_x4 is - for UDSM - end for; -end CFG_na4_x4_UDSM; - - ------ CELL nao2o22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.237 ns; - tpdi2_nq_F : Time := 0.307 ns; - tpdi3_nq_R : Time := 0.174 ns; - tpdi3_nq_F : Time := 0.382 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nao2o22_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : OR2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : OR2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_nao2o22_x1_UDSM of nao2o22_x1 is - for UDSM - end for; -end CFG_nao2o22_x1_UDSM; - - ------ CELL nao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao2o22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.734 ns; - tpdi0_nq_F : Time := 0.644 ns; - tpdi1_nq_R : Time := 0.666 ns; - tpdi1_nq_F : Time := 0.717 ns; - tpdi2_nq_R : Time := 0.664 ns; - tpdi2_nq_F : Time := 0.721 ns; - tpdi3_nq_R : Time := 0.607 ns; - tpdi3_nq_F : Time := 0.807 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao2o22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nao2o22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : OR2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : OR2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_nao2o22_x4_UDSM of nao2o22_x4 is - for UDSM - end for; -end CFG_nao2o22_x4_UDSM; - - ------ CELL nao22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.165 ns; - tpdi2_nq_F : Time := 0.238 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nao22_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => nq); - - U2 : OR2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_nao22_x1_UDSM of nao22_x1 is - for UDSM - end for; -end CFG_nao22_x1_UDSM; - - ------ CELL nao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nao22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.732 ns; - tpdi0_nq_F : Time := 0.650 ns; - tpdi1_nq_R : Time := 0.664 ns; - tpdi1_nq_F : Time := 0.723 ns; - tpdi2_nq_R : Time := 0.596 ns; - tpdi2_nq_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nao22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nao22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => nq); - - U2 : OR2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_nao22_x4_UDSM of nao22_x4 is - for UDSM - end for; -end CFG_nao22_x4_UDSM; - - ------ CELL nmx2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.218 ns; - tpdcmd_nq_F : Time := 0.287 ns; - tpdi0_nq_R : Time := 0.217 ns; - tpdi0_nq_F : Time := 0.256 ns; - tpdi1_nq_R : Time := 0.217 ns; - tpdi1_nq_F : Time := 0.256 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nmx2_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i0, I1 => i1, S0 => cmd, Y => n1); - - U2 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, Y => nq); - - -end UDSM; - -configuration CFG_nmx2_x1_UDSM of nmx2_x1 is - for UDSM - end for; -end CFG_nmx2_x1_UDSM; - - ------ CELL nmx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.632 ns; - tpdcmd_nq_F : Time := 0.708 ns; - tpdi0_nq_R : Time := 0.610 ns; - tpdi0_nq_F : Time := 0.653 ns; - tpdi1_nq_R : Time := 0.610 ns; - tpdi1_nq_F : Time := 0.653 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nmx2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i0, I1 => i1, S0 => cmd, Y => n1); - - U2 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, Y => nq); - - -end UDSM; - -configuration CFG_nmx2_x4_UDSM of nmx2_x4 is - for UDSM - end for; -end CFG_nmx2_x4_UDSM; - - ------ CELL nmx3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.356 ns; - tpdcmd0_nq_F : Time := 0.495 ns; - tpdcmd1_nq_R : Time := 0.414 ns; - tpdcmd1_nq_F : Time := 0.566 ns; - tpdi0_nq_R : Time := 0.315 ns; - tpdi0_nq_F : Time := 0.441 ns; - tpdi1_nq_R : Time := 0.429 ns; - tpdi1_nq_F : Time := 0.582 ns; - tpdi2_nq_R : Time := 0.429 ns; - tpdi2_nq_F : Time := 0.582 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nmx3_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i2, I1 => i1, S0 => cmd1, Y => n1); - - U2 : MUX2MAC - port map( I0 => i0, I1 => n1, S0 => cmd0, Y => n2); - - U3 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n2, Y => nq); - - -end UDSM; - -configuration CFG_nmx3_x1_UDSM of nmx3_x1 is - for UDSM - end for; -end CFG_nmx3_x1_UDSM; - - ------ CELL nmx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nmx3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd0_nq_R : Time := 0.790 ns; - tpdcmd0_nq_F : Time := 0.936 ns; - tpdcmd1_nq_R : Time := 0.866 ns; - tpdcmd1_nq_F : Time := 1.048 ns; - tpdi0_nq_R : Time := 0.748 ns; - tpdi0_nq_F : Time := 0.900 ns; - tpdi1_nq_R : Time := 0.869 ns; - tpdi1_nq_F : Time := 1.053 ns; - tpdi2_nq_R : Time := 0.869 ns; - tpdi2_nq_F : Time := 1.053 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end nmx3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nmx3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i2, I1 => i1, S0 => cmd1, Y => n1); - - U2 : MUX2MAC - port map( I0 => i0, I1 => n1, S0 => cmd0, Y => n2); - - U3 : INVMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n2, Y => nq); - - -end UDSM; - -configuration CFG_nmx3_x4_UDSM of nmx3_x4 is - for UDSM - end for; -end CFG_nmx3_x4_UDSM; - - ------ CELL no2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.298 ns; - tpdi0_nq_F : Time := 0.121 ns; - tpdi1_nq_R : Time := 0.193 ns; - tpdi1_nq_F : Time := 0.161 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no2_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => nq); - - -end UDSM; - -configuration CFG_no2_x1_UDSM of no2_x1 is - for UDSM - end for; -end CFG_no2_x1_UDSM; - - ------ CELL no2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.618 ns; - tpdi0_nq_F : Time := 0.447 ns; - tpdi1_nq_R : Time := 0.522 ns; - tpdi1_nq_F : Time := 0.504 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end no2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, Y => nq); - - -end UDSM; - -configuration CFG_no2_x4_UDSM of no2_x4 is - for UDSM - end for; -end CFG_no2_x4_UDSM; - - ------ CELL no3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.318 ns; - tpdi0_nq_F : Time := 0.246 ns; - tpdi1_nq_R : Time := 0.215 ns; - tpdi1_nq_F : Time := 0.243 ns; - tpdi2_nq_R : Time := 0.407 ns; - tpdi2_nq_F : Time := 0.192 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no3_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => i0, I2 => i1, Y => nq); - - -end UDSM; - -configuration CFG_no3_x1_UDSM of no3_x1 is - for UDSM - end for; -end CFG_no3_x1_UDSM; - - ------ CELL no3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.722 ns; - tpdi0_nq_F : Time := 0.561 ns; - tpdi1_nq_R : Time := 0.638 ns; - tpdi1_nq_F : Time := 0.623 ns; - tpdi2_nq_R : Time := 0.545 ns; - tpdi2_nq_F : Time := 0.640 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end no3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => i0, I2 => i1, Y => nq); - - -end UDSM; - -configuration CFG_no3_x4_UDSM of no3_x4 is - for UDSM - end for; -end CFG_no3_x4_UDSM; - - ------ CELL no4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.330 ns; - tpdi0_nq_F : Time := 0.340 ns; - tpdi1_nq_R : Time := 0.230 ns; - tpdi1_nq_F : Time := 0.320 ns; - tpdi2_nq_R : Time := 0.419 ns; - tpdi2_nq_F : Time := 0.333 ns; - tpdi3_nq_R : Time := 0.499 ns; - tpdi3_nq_F : Time := 0.271 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no4_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => nq); - - -end UDSM; - -configuration CFG_no4_x1_UDSM of no4_x1 is - for UDSM - end for; -end CFG_no4_x1_UDSM; - - ------ CELL no4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity no4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.656 ns; - tpdi0_nq_F : Time := 0.777 ns; - tpdi1_nq_R : Time := 0.564 ns; - tpdi1_nq_F : Time := 0.768 ns; - tpdi2_nq_R : Time := 0.739 ns; - tpdi2_nq_F : Time := 0.761 ns; - tpdi3_nq_R : Time := 0.816 ns; - tpdi3_nq_F : Time := 0.693 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end no4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of no4_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NOR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, I3 => i3, Y => nq); - - -end UDSM; - -configuration CFG_no4_x4_UDSM of no4_x4 is - for UDSM - end for; -end CFG_no4_x4_UDSM; - - ------ CELL noa2a2a2a24_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.649 ns; - tpdi0_nq_F : Time := 0.606 ns; - tpdi1_nq_R : Time := 0.775 ns; - tpdi1_nq_F : Time := 0.562 ns; - tpdi2_nq_R : Time := 0.550 ns; - tpdi2_nq_F : Time := 0.662 ns; - tpdi3_nq_R : Time := 0.667 ns; - tpdi3_nq_F : Time := 0.616 ns; - tpdi4_nq_R : Time := 0.419 ns; - tpdi4_nq_F : Time := 0.613 ns; - tpdi5_nq_R : Time := 0.329 ns; - tpdi5_nq_F : Time := 0.662 ns; - tpdi6_nq_R : Time := 0.270 ns; - tpdi6_nq_F : Time := 0.535 ns; - tpdi7_nq_R : Time := 0.200 ns; - tpdi7_nq_F : Time := 0.591 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a2a2a24_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3, n4 : STD_LOGIC; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => nq); - - U2 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n4); - - U3 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n3); - - U4 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n2); - - U5 : NAND2MAC - port map( I0 => i6, I1 => i7, Y => n1); - - -end UDSM; - -configuration CFG_noa2a2a2a24_x1_UDSM of noa2a2a2a24_x1 is - for UDSM - end for; -end CFG_noa2a2a2a24_x1_UDSM; - - ------ CELL noa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.966 ns; - tpdi0_nq_F : Time := 1.049 ns; - tpdi1_nq_R : Time := 1.097 ns; - tpdi1_nq_F : Time := 1.005 ns; - tpdi2_nq_R : Time := 0.867 ns; - tpdi2_nq_F : Time := 1.106 ns; - tpdi3_nq_R : Time := 0.990 ns; - tpdi3_nq_F : Time := 1.061 ns; - tpdi4_nq_R : Time := 0.748 ns; - tpdi4_nq_F : Time := 1.061 ns; - tpdi5_nq_R : Time := 0.649 ns; - tpdi5_nq_F : Time := 1.109 ns; - tpdi6_nq_R : Time := 0.606 ns; - tpdi6_nq_F : Time := 0.999 ns; - tpdi7_nq_R : Time := 0.525 ns; - tpdi7_nq_F : Time := 1.052 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a2a2a24_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3, n4 : STD_LOGIC; - - component AND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => nq); - - U2 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n4); - - U3 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n3); - - U4 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n2); - - U5 : NAND2MAC - port map( I0 => i6, I1 => i7, Y => n1); - - -end UDSM; - -configuration CFG_noa2a2a2a24_x4_UDSM of noa2a2a2a24_x4 is - for UDSM - end for; -end CFG_noa2a2a2a24_x4_UDSM; - - ------ CELL noa2a2a23_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.525 ns; - tpdi0_nq_F : Time := 0.425 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.388 ns; - tpdi2_nq_R : Time := 0.307 ns; - tpdi2_nq_F : Time := 0.479 ns; - tpdi3_nq_R : Time := 0.398 ns; - tpdi3_nq_F : Time := 0.438 ns; - tpdi4_nq_R : Time := 0.250 ns; - tpdi4_nq_F : Time := 0.416 ns; - tpdi5_nq_R : Time := 0.178 ns; - tpdi5_nq_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a2a23_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, Y => nq); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - U4 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n3); - - -end UDSM; - -configuration CFG_noa2a2a23_x1_UDSM of noa2a2a23_x1 is - for UDSM - end for; -end CFG_noa2a2a23_x1_UDSM; - - ------ CELL noa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.834 ns; - tpdi0_nq_F : Time := 0.814 ns; - tpdi1_nq_R : Time := 0.955 ns; - tpdi1_nq_F : Time := 0.778 ns; - tpdi2_nq_R : Time := 0.620 ns; - tpdi2_nq_F : Time := 0.873 ns; - tpdi3_nq_R : Time := 0.716 ns; - tpdi3_nq_F : Time := 0.833 ns; - tpdi4_nq_R : Time := 0.574 ns; - tpdi4_nq_F : Time := 0.819 ns; - tpdi5_nq_R : Time := 0.496 ns; - tpdi5_nq_F : Time := 0.865 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a2a23_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, Y => nq); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - U4 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n3); - - -end UDSM; - -configuration CFG_noa2a2a23_x4_UDSM of noa2a2a23_x4 is - for UDSM - end for; -end CFG_noa2a2a23_x4_UDSM; - - ------ CELL noa2a22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.284 ns; - tpdi2_nq_F : Time := 0.289 ns; - tpdi3_nq_R : Time := 0.372 ns; - tpdi3_nq_F : Time := 0.256 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a22_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa2a22_x1_UDSM of noa2a22_x1 is - for UDSM - end for; -end CFG_noa2a22_x1_UDSM; - - ------ CELL noa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.562 ns; - tpdi0_nq_F : Time := 0.745 ns; - tpdi1_nq_R : Time := 0.646 ns; - tpdi1_nq_F : Time := 0.714 ns; - tpdi2_nq_R : Time := 0.701 ns; - tpdi2_nq_F : Time := 0.703 ns; - tpdi3_nq_R : Time := 0.805 ns; - tpdi3_nq_F : Time := 0.677 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2a22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa2a22_x4_UDSM of noa2a22_x4 is - for UDSM - end for; -end CFG_noa2a22_x4_UDSM; - - ------ CELL noa2ao222_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.348 ns; - tpdi0_nq_F : Time := 0.422 ns; - tpdi1_nq_R : Time := 0.440 ns; - tpdi1_nq_F : Time := 0.378 ns; - tpdi2_nq_R : Time := 0.186 ns; - tpdi2_nq_F : Time := 0.473 ns; - tpdi3_nq_R : Time := 0.256 ns; - tpdi3_nq_F : Time := 0.459 ns; - tpdi4_nq_R : Time := 0.240 ns; - tpdi4_nq_F : Time := 0.309 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2ao222_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : OR2MAC - port map( I0 => i2, I1 => i3, Y => n3); - - U3 : NAND2MAC - port map( I0 => i4, I1 => n3, Y => n2); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa2ao222_x1_UDSM of noa2ao222_x1 is - for UDSM - end for; -end CFG_noa2ao222_x1_UDSM; - - ------ CELL noa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.684 ns; - tpdi0_nq_F : Time := 0.801 ns; - tpdi1_nq_R : Time := 0.780 ns; - tpdi1_nq_F : Time := 0.758 ns; - tpdi2_nq_R : Time := 0.638 ns; - tpdi2_nq_F : Time := 0.809 ns; - tpdi3_nq_R : Time := 0.732 ns; - tpdi3_nq_F : Time := 0.795 ns; - tpdi4_nq_R : Time := 0.718 ns; - tpdi4_nq_F : Time := 0.664 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa2ao222_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : OR2MAC - port map( I0 => i2, I1 => i3, Y => n3); - - U3 : NAND2MAC - port map( I0 => i4, I1 => n3, Y => n2); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa2ao222_x4_UDSM of noa2ao222_x4 is - for UDSM - end for; -end CFG_noa2ao222_x4_UDSM; - - ------ CELL noa3ao322_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.396 ns; - tpdi0_nq_F : Time := 0.616 ns; - tpdi1_nq_R : Time := 0.486 ns; - tpdi1_nq_F : Time := 0.552 ns; - tpdi2_nq_R : Time := 0.546 ns; - tpdi2_nq_F : Time := 0.488 ns; - tpdi3_nq_R : Time := 0.196 ns; - tpdi3_nq_F : Time := 0.599 ns; - tpdi4_nq_R : Time := 0.264 ns; - tpdi4_nq_F : Time := 0.608 ns; - tpdi5_nq_R : Time := 0.328 ns; - tpdi5_nq_F : Time := 0.581 ns; - tpdi6_nq_R : Time := 0.246 ns; - tpdi6_nq_F : Time := 0.311 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa3ao322_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : NAND3MAC - port map( I0 => i1, I1 => i2, I2 => i0, Y => n2); - - U3 : OR3MAC - port map( I0 => i3, I1 => i4, I2 => i5, Y => n3); - - U4 : NAND2MAC - port map( I0 => i6, I1 => n3, Y => n1); - - -end UDSM; - -configuration CFG_noa3ao322_x1_UDSM of noa3ao322_x1 is - for UDSM - end for; -end CFG_noa3ao322_x1_UDSM; - - ------ CELL noa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.819 ns; - tpdi0_nq_F : Time := 0.987 ns; - tpdi1_nq_R : Time := 0.914 ns; - tpdi1_nq_F : Time := 0.931 ns; - tpdi2_nq_R : Time := 0.990 ns; - tpdi2_nq_F : Time := 0.874 ns; - tpdi3_nq_R : Time := 0.729 ns; - tpdi3_nq_F : Time := 0.926 ns; - tpdi4_nq_R : Time := 0.821 ns; - tpdi4_nq_F : Time := 0.924 ns; - tpdi5_nq_R : Time := 0.907 ns; - tpdi5_nq_F : Time := 0.900 ns; - tpdi6_nq_R : Time := 0.738 ns; - tpdi6_nq_F : Time := 0.718 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa3ao322_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : AND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => nq); - - U2 : NAND3MAC - port map( I0 => i1, I1 => i2, I2 => i0, Y => n2); - - U3 : OR3MAC - port map( I0 => i3, I1 => i4, I2 => i5, Y => n3); - - U4 : NAND2MAC - port map( I0 => i6, I1 => n3, Y => n1); - - -end UDSM; - -configuration CFG_noa3ao322_x4_UDSM of noa3ao322_x4 is - for UDSM - end for; -end CFG_noa3ao322_x4_UDSM; - - ------ CELL noa22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.218 ns; - tpdi2_nq_F : Time := 0.241 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa22_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => nq); - - U2 : AND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa22_x1_UDSM of noa22_x1 is - for UDSM - end for; -end CFG_noa22_x1_UDSM; - - ------ CELL noa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity noa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.550 ns; - tpdi0_nq_F : Time := 0.740 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.709 ns; - tpdi2_nq_R : Time := 0.610 ns; - tpdi2_nq_F : Time := 0.646 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end noa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of noa22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => n1, Y => nq); - - U2 : AND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_noa22_x4_UDSM of noa22_x4 is - for UDSM - end for; -end CFG_noa22_x4_UDSM; - - ------ CELL nts_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.249 ns; - tpdcmd_nq_F : Time := 0.041 ns; - tpdcmd_nq_LZ : Time := 0.249 ns; - tpdcmd_nq_HZ : Time := 0.041 ns; - tpdi_nq_R : Time := 0.169 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nts_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INV3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INV3SHEMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, OE => cmd, Y => nq); - - -end UDSM; - -configuration CFG_nts_x1_UDSM of nts_x1 is - for UDSM - end for; -end CFG_nts_x1_UDSM; - - ------ CELL nts_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nts_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_nq_R : Time := 0.330 ns; - tpdcmd_nq_F : Time := 0.033 ns; - tpdcmd_nq_LZ : Time := 0.330 ns; - tpdcmd_nq_HZ : Time := 0.033 ns; - tpdi_nq_R : Time := 0.167 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end nts_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nts_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component INV3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : INV3SHEMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, OE => cmd, Y => nq); - - -end UDSM; - -configuration CFG_nts_x2_UDSM of nts_x2 is - for UDSM - end for; -end CFG_nts_x2_UDSM; - - ------ CELL nxr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.288 ns; - tpdi0_nq_F : Time := 0.293 ns; - tpdi1_nq_R : Time := 0.156 ns; - tpdi1_nq_F : Time := 0.327 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nxr2_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NXOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NXOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => nq); - - -end UDSM; - -configuration CFG_nxr2_x1_UDSM of nxr2_x1 is - for UDSM - end for; -end CFG_nxr2_x1_UDSM; - - ------ CELL nxr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity nxr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_nq_R : Time := 0.522 ns; - tpdi0_nq_F : Time := 0.553 ns; - tpdi1_nq_R : Time := 0.553 ns; - tpdi1_nq_F : Time := 0.542 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end nxr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of nxr2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component NXOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NXOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => nq); - - -end UDSM; - -configuration CFG_nxr2_x4_UDSM of nxr2_x4 is - for UDSM - end for; -end CFG_nxr2_x4_UDSM; - - ------ CELL o2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.406 ns; - tpdi0_q_F : Time := 0.310 ns; - tpdi1_q_R : Time := 0.335 ns; - tpdi1_q_F : Time := 0.364 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o2_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => q); - - -end UDSM; - -configuration CFG_o2_x2_UDSM of o2_x2 is - for UDSM - end for; -end CFG_o2_x2_UDSM; - - ------ CELL o2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.491 ns; - tpdi0_q_F : Time := 0.394 ns; - tpdi1_q_R : Time := 0.427 ns; - tpdi1_q_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end o2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => q); - - -end UDSM; - -configuration CFG_o2_x4_UDSM of o2_x4 is - for UDSM - end for; -end CFG_o2_x4_UDSM; - - ------ CELL o3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.494 ns; - tpdi0_q_F : Time := 0.407 ns; - tpdi1_q_R : Time := 0.430 ns; - tpdi1_q_F : Time := 0.482 ns; - tpdi2_q_R : Time := 0.360 ns; - tpdi2_q_F : Time := 0.506 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o3_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, Y => q); - - -end UDSM; - -configuration CFG_o3_x2_UDSM of o3_x2 is - for UDSM - end for; -end CFG_o3_x2_UDSM; - - ------ CELL o3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o3_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.569 ns; - tpdi0_q_F : Time := 0.501 ns; - tpdi1_q_R : Time := 0.510 ns; - tpdi1_q_F : Time := 0.585 ns; - tpdi2_q_R : Time := 0.447 ns; - tpdi2_q_F : Time := 0.622 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end o3_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o3_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => i1, I2 => i2, Y => q); - - -end UDSM; - -configuration CFG_o3_x4_UDSM of o3_x4 is - for UDSM - end for; -end CFG_o3_x4_UDSM; - - ------ CELL o4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.508 ns; - tpdi0_q_F : Time := 0.601 ns; - tpdi1_q_R : Time := 0.446 ns; - tpdi1_q_F : Time := 0.631 ns; - tpdi2_q_R : Time := 0.567 ns; - tpdi2_q_F : Time := 0.531 ns; - tpdi3_q_R : Time := 0.378 ns; - tpdi3_q_F : Time := 0.626 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o4_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => i3, I2 => i0, I3 => i1, Y => q); - - -end UDSM; - -configuration CFG_o4_x2_UDSM of o4_x2 is - for UDSM - end for; -end CFG_o4_x2_UDSM; - - ------ CELL o4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity o4_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.574 ns; - tpdi0_q_F : Time := 0.638 ns; - tpdi1_q_R : Time := 0.492 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.649 ns; - tpdi2_q_F : Time := 0.611 ns; - tpdi3_q_R : Time := 0.721 ns; - tpdi3_q_F : Time := 0.536 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end o4_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of o4_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component OR4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i2, I1 => i3, I2 => i0, I3 => i1, Y => q); - - -end UDSM; - -configuration CFG_o4_x4_UDSM of o4_x4 is - for UDSM - end for; -end CFG_o4_x4_UDSM; - - ------ CELL oa2a2a2a24_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.780 ns; - tpdi0_q_F : Time := 0.797 ns; - tpdi1_q_R : Time := 0.909 ns; - tpdi1_q_F : Time := 0.753 ns; - tpdi2_q_R : Time := 0.682 ns; - tpdi2_q_F : Time := 0.856 ns; - tpdi3_q_R : Time := 0.803 ns; - tpdi3_q_F : Time := 0.810 ns; - tpdi4_q_R : Time := 0.565 ns; - tpdi4_q_F : Time := 0.813 ns; - tpdi5_q_R : Time := 0.467 ns; - tpdi5_q_F : Time := 0.861 ns; - tpdi6_q_R : Time := 0.426 ns; - tpdi6_q_F : Time := 0.748 ns; - tpdi7_q_R : Time := 0.346 ns; - tpdi7_q_F : Time := 0.800 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a2a2a24_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3, n4 : STD_LOGIC; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => q); - - U2 : NAND2MAC - port map( I0 => i6, I1 => i7, Y => n4); - - U3 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n3); - - U4 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U5 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2a2a2a24_x2_UDSM of oa2a2a2a24_x2 is - for UDSM - end for; -end CFG_oa2a2a2a24_x2_UDSM; - - ------ CELL oa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a2a24_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.823 ns; - tpdi0_q_F : Time := 0.879 ns; - tpdi1_q_R : Time := 0.955 ns; - tpdi1_q_F : Time := 0.835 ns; - tpdi2_q_R : Time := 0.726 ns; - tpdi2_q_F : Time := 0.940 ns; - tpdi3_q_R : Time := 0.851 ns; - tpdi3_q_F : Time := 0.895 ns; - tpdi4_q_R : Time := 0.619 ns; - tpdi4_q_F : Time := 0.902 ns; - tpdi5_q_R : Time := 0.515 ns; - tpdi5_q_F : Time := 0.949 ns; - tpdi6_q_R : Time := 0.487 ns; - tpdi6_q_F : Time := 0.845 ns; - tpdi7_q_R : Time := 0.399 ns; - tpdi7_q_F : Time := 0.895 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a2a24_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a2a2a24_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3, n4 : STD_LOGIC; - - component NAND4MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - I3 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND4MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, I3 => n4, Y => q); - - U2 : NAND2MAC - port map( I0 => i6, I1 => i7, Y => n4); - - U3 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n3); - - U4 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U5 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2a2a2a24_x4_UDSM of oa2a2a2a24_x4 is - for UDSM - end for; -end CFG_oa2a2a2a24_x4_UDSM; - - ------ CELL oa2a2a23_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.653 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.775 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.441 ns; - tpdi2_q_F : Time := 0.639 ns; - tpdi3_q_R : Time := 0.540 ns; - tpdi3_q_F : Time := 0.600 ns; - tpdi4_q_R : Time := 0.402 ns; - tpdi4_q_F : Time := 0.591 ns; - tpdi5_q_R : Time := 0.321 ns; - tpdi5_q_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a2a23_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, Y => q); - - U2 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n2); - - U3 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n1); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n3); - - -end UDSM; - -configuration CFG_oa2a2a23_x2_UDSM of oa2a2a23_x2 is - for UDSM - end for; -end CFG_oa2a2a23_x2_UDSM; - - ------ CELL oa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a2a23_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.699 ns; - tpdi0_q_F : Time := 0.648 ns; - tpdi1_q_R : Time := 0.822 ns; - tpdi1_q_F : Time := 0.613 ns; - tpdi2_q_R : Time := 0.493 ns; - tpdi2_q_F : Time := 0.715 ns; - tpdi3_q_R : Time := 0.594 ns; - tpdi3_q_F : Time := 0.677 ns; - tpdi4_q_R : Time := 0.464 ns; - tpdi4_q_F : Time := 0.673 ns; - tpdi5_q_R : Time := 0.379 ns; - tpdi5_q_F : Time := 0.714 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a2a23_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a2a23_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND3MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, I2 => n3, Y => q); - - U2 : NAND2MAC - port map( I0 => i4, I1 => i5, Y => n2); - - U3 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n1); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n3); - - -end UDSM; - -configuration CFG_oa2a2a23_x4_UDSM of oa2a2a23_x4 is - for UDSM - end for; -end CFG_oa2a2a23_x4_UDSM; - - ------ CELL oa2a22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.403 ns; - tpdi0_q_F : Time := 0.564 ns; - tpdi1_q_R : Time := 0.495 ns; - tpdi1_q_F : Time := 0.534 ns; - tpdi2_q_R : Time := 0.646 ns; - tpdi2_q_F : Time := 0.487 ns; - tpdi3_q_R : Time := 0.537 ns; - tpdi3_q_F : Time := 0.512 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a22_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2a22_x2_UDSM of oa2a22_x2 is - for UDSM - end for; -end CFG_oa2a22_x2_UDSM; - - ------ CELL oa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2a22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.519 ns; - tpdi0_q_F : Time := 0.696 ns; - tpdi1_q_R : Time := 0.624 ns; - tpdi1_q_F : Time := 0.669 ns; - tpdi2_q_R : Time := 0.763 ns; - tpdi2_q_F : Time := 0.596 ns; - tpdi3_q_R : Time := 0.644 ns; - tpdi3_q_F : Time := 0.619 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2a22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2a22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : NAND2MAC - port map( I0 => i2, I1 => i3, Y => n2); - - U3 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2a22_x4_UDSM of oa2a22_x4 is - for UDSM - end for; -end CFG_oa2a22_x4_UDSM; - - ------ CELL oa2ao222_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.495 ns; - tpdi0_q_F : Time := 0.581 ns; - tpdi1_q_R : Time := 0.598 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.464 ns; - tpdi2_q_F : Time := 0.604 ns; - tpdi3_q_R : Time := 0.556 ns; - tpdi3_q_F : Time := 0.578 ns; - tpdi4_q_R : Time := 0.558 ns; - tpdi4_q_F : Time := 0.453 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2ao222_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR2MAC - port map( I0 => i3, I1 => i2, Y => n3); - - U3 : NAND2MAC - port map( I0 => i4, I1 => n3, Y => n2); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2ao222_x2_UDSM of oa2ao222_x2 is - for UDSM - end for; -end CFG_oa2ao222_x2_UDSM; - - ------ CELL oa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa2ao222_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.553 ns; - tpdi0_q_F : Time := 0.657 ns; - tpdi1_q_R : Time := 0.662 ns; - tpdi1_q_F : Time := 0.616 ns; - tpdi2_q_R : Time := 0.552 ns; - tpdi2_q_F : Time := 0.693 ns; - tpdi3_q_R : Time := 0.640 ns; - tpdi3_q_F : Time := 0.660 ns; - tpdi4_q_R : Time := 0.656 ns; - tpdi4_q_F : Time := 0.529 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end oa2ao222_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa2ao222_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR2MAC - port map( I0 => i3, I1 => i2, Y => n3); - - U3 : NAND2MAC - port map( I0 => i4, I1 => n3, Y => n2); - - U4 : NAND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa2ao222_x4_UDSM of oa2ao222_x4 is - for UDSM - end for; -end CFG_oa2ao222_x4_UDSM; - - ------ CELL oa3ao322_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.638 ns; - tpdi0_q_F : Time := 0.820 ns; - tpdi1_q_R : Time := 0.735 ns; - tpdi1_q_F : Time := 0.764 ns; - tpdi2_q_R : Time := 0.806 ns; - tpdi2_q_F : Time := 0.707 ns; - tpdi3_q_R : Time := 0.560 ns; - tpdi3_q_F : Time := 0.765 ns; - tpdi4_q_R : Time := 0.649 ns; - tpdi4_q_F : Time := 0.760 ns; - tpdi5_q_R : Time := 0.734 ns; - tpdi5_q_F : Time := 0.734 ns; - tpdi6_q_R : Time := 0.563 ns; - tpdi6_q_F : Time := 0.540 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa3ao322_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR3MAC - port map( I0 => i3, I1 => i4, I2 => i5, Y => n3); - - U3 : NAND3MAC - port map( I0 => i1, I1 => i2, I2 => i0, Y => n2); - - U4 : NAND2MAC - port map( I0 => i6, I1 => n3, Y => n1); - - -end UDSM; - -configuration CFG_oa3ao322_x2_UDSM of oa3ao322_x2 is - for UDSM - end for; -end CFG_oa3ao322_x2_UDSM; - - ------ CELL oa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa3ao322_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.717 ns; - tpdi0_q_F : Time := 0.946 ns; - tpdi1_q_R : Time := 0.818 ns; - tpdi1_q_F : Time := 0.890 ns; - tpdi2_q_R : Time := 0.894 ns; - tpdi2_q_F : Time := 0.834 ns; - tpdi3_q_R : Time := 0.673 ns; - tpdi3_q_F : Time := 0.898 ns; - tpdi4_q_R : Time := 0.758 ns; - tpdi4_q_F : Time := 0.896 ns; - tpdi5_q_R : Time := 0.839 ns; - tpdi5_q_F : Time := 0.865 ns; - tpdi6_q_R : Time := 0.684 ns; - tpdi6_q_F : Time := 0.651 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end oa3ao322_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa3ao322_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2, n3 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component OR3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component NAND3MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - I2 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => n2, Y => q); - - U2 : OR3MAC - port map( I0 => i3, I1 => i4, I2 => i5, Y => n3); - - U3 : NAND3MAC - port map( I0 => i1, I1 => i2, I2 => i0, Y => n2); - - U4 : NAND2MAC - port map( I0 => i6, I1 => n3, Y => n1); - - -end UDSM; - -configuration CFG_oa3ao322_x4_UDSM of oa3ao322_x4 is - for UDSM - end for; -end CFG_oa3ao322_x4_UDSM; - - ------ CELL oa22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x2 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.390 ns; - tpdi0_q_F : Time := 0.555 ns; - tpdi1_q_R : Time := 0.488 ns; - tpdi1_q_F : Time := 0.525 ns; - tpdi2_q_R : Time := 0.438 ns; - tpdi2_q_F : Time := 0.454 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x2; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa22_x2 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => i2, Y => q); - - U2 : AND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa22_x2_UDSM of oa22_x2 is - for UDSM - end for; -end CFG_oa22_x2_UDSM; - - ------ CELL oa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity oa22_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.511 ns; - tpdi0_q_F : Time := 0.677 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.523 ns; - tpdi2_q_F : Time := 0.571 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end oa22_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of oa22_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component OR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component AND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : OR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => n1, I1 => i2, Y => q); - - U2 : AND2MAC - port map( I0 => i0, I1 => i1, Y => n1); - - -end UDSM; - -configuration CFG_oa22_x4_UDSM of oa22_x4 is - for UDSM - end for; -end CFG_oa22_x4_UDSM; - - ------ CELL on12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.111 ns; - tpdi0_q_F : Time := 0.234 ns; - tpdi1_q_R : Time := 0.314 ns; - tpdi1_q_F : Time := 0.291 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of on12_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => n1, Y => q); - - U2 : INVMAC - port map( I0 => i1, Y => n1); - - -end UDSM; - -configuration CFG_on12_x1_UDSM of on12_x1 is - for UDSM - end for; -end CFG_on12_x1_UDSM; - - ------ CELL on12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity on12_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.474 ns; - tpdi0_q_F : Time := 0.499 ns; - tpdi1_q_R : Time := 0.491 ns; - tpdi1_q_F : Time := 0.394 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end on12_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of on12_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component NAND2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component INVMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : NAND2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i0, I1 => n1, Y => q); - - U2 : INVMAC - port map( I0 => i1, Y => n1); - - -end UDSM; - -configuration CFG_on12_x4_UDSM of on12_x4 is - for UDSM - end for; -end CFG_on12_x4_UDSM; - - ------ CELL one_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity one_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - q : out STD_LOGIC := '1'); -end one_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of one_x0 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - -begin - - -- Netlist - q <= '1'; - -end UDSM; - -configuration CFG_one_x0_UDSM of one_x0 is - for UDSM - end for; -end CFG_one_x0_UDSM; - - ------ CELL sff1_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff1_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui_ck : Time := 0.585 ns; - thck_i : Time := 0.000 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff1_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of sff1_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1 : STD_LOGIC; - - component DFFLMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - D : in STD_LOGIC; - CLK : in STD_LOGIC; - CLR : in STD_LOGIC; - Q : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : DFFLMAC - generic map( tpdY_R => 2 ns, tpdY_F => 2 ns) - port map( D => i, CLK => ck, CLR => n1, Q => q); - - n1 <= '1'; - -end UDSM; - -configuration CFG_sff1_x4_UDSM of sff1_x4 is - for UDSM - end for; -end CFG_sff1_x4_UDSM; - - ------ CELL sff2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity sff2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui0_ck : Time := 0.764 ns; - thck_i0 : Time := 0.000 ns; - tsui1_ck : Time := 0.764 ns; - thck_i1 : Time := 0.000 ns; - tsucmd_ck : Time := 0.833 ns; - thck_cmd : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - cmd : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end sff2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of sff2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - signal n1, n2 : STD_LOGIC; - - component MUX2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - S0 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - - component DFFLMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - D : in STD_LOGIC; - CLK : in STD_LOGIC; - CLR : in STD_LOGIC; - Q : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : MUX2MAC - port map( I0 => i0, I1 => i1, S0 => cmd, Y => n1); - - U2 : DFFLMAC - generic map( tpdY_R => 2 ns, tpdY_F => 2 ns) - port map( D => n1, CLK => ck, CLR => n2, Q => q); - - n2 <= '1'; - -end UDSM; - -configuration CFG_sff2_x4_UDSM of sff2_x4 is - for UDSM - end for; -end CFG_sff2_x4_UDSM; - - ------ CELL ts_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.492 ns; - tpdcmd_q_F : Time := 0.409 ns; - tpdcmd_q_LZ : Time := 0.492 ns; - tpdcmd_q_HZ : Time := 0.409 ns; - tpdi_q_R : Time := 0.475 ns; - tpdi_q_F : Time := 0.444 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ts_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component BUF3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : BUF3SHEMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, OE => cmd, Y => q); - - -end UDSM; - -configuration CFG_ts_x4_UDSM of ts_x4 is - for UDSM - end for; -end CFG_ts_x4_UDSM; - - ------ CELL ts_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity ts_x8 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdcmd_q_R : Time := 0.626 ns; - tpdcmd_q_F : Time := 0.466 ns; - tpdcmd_q_LZ : Time := 0.626 ns; - tpdcmd_q_HZ : Time := 0.466 ns; - tpdi_q_R : Time := 0.613 ns; - tpdi_q_F : Time := 0.569 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end ts_x8; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of ts_x8 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component BUF3SHEMAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - OE : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : BUF3SHEMAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i, OE => cmd, Y => q); - - -end UDSM; - -configuration CFG_ts_x8_UDSM of ts_x8 is - for UDSM - end for; -end CFG_ts_x8_UDSM; - - ------ CELL xr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x1 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.292 ns; - tpdi0_q_F : Time := 0.293 ns; - tpdi1_q_R : Time := 0.377 ns; - tpdi1_q_F : Time := 0.261 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x1; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of xr2_x1 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component XOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : XOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => q); - - -end UDSM; - -configuration CFG_xr2_x1_UDSM of xr2_x1 is - for UDSM - end for; -end CFG_xr2_x1_UDSM; - - ------ CELL xr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity xr2_x4 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False; - tpdi0_q_R : Time := 0.521 ns; - tpdi0_q_F : Time := 0.560 ns; - tpdi1_q_R : Time := 0.541 ns; - tpdi1_q_F : Time := 0.657 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end xr2_x4; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of xr2_x4 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - - component XOR2MAC - generic( - tpdY_R : Time := 0 ns; - tpdY_F : Time := 0 ns; - strn : STRENGTH := strn_X01); - port( - I0 : in STD_LOGIC; - I1 : in STD_LOGIC; - Y : out STD_LOGIC); - end component; - -begin - - -- Netlist - U1 : XOR2MAC - generic map( tpdY_R => 1 ns, tpdY_F => 1 ns) - port map( I0 => i1, I1 => i0, Y => q); - - -end UDSM; - -configuration CFG_xr2_x4_UDSM of xr2_x4 is - for UDSM - end for; -end CFG_xr2_x4_UDSM; - - ------ CELL zero_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library SYNOPSYS; -use SYNOPSYS.attributes.REAL_NAME; - --- entity declaration -- -entity zero_x0 is - generic( - Timing_mesg: Boolean := True; - Timing_xgen: Boolean := False); - - port( - nq : out STD_LOGIC := '0'); -end zero_x0; - --- architecture body -- -library IEEE_ASIC; -use IEEE.STD_LOGIC_MISC.all; -use SYNOPSYS.attributes.backplane; -use SYNOPSYS.attributes.PRIVATE; -use SYNOPSYS.attributes.ASIC_CELL; - -architecture UDSM of zero_x0 is - attribute backplane of UDSM : architecture is SYNOPSYS.attributes.XP; - attribute PRIVATE of UDSM : architecture is TRUE; - attribute ASIC_CELL of UDSM : architecture is TRUE; - -begin - - -- Netlist - nq <= '0'; - -end UDSM; - -configuration CFG_zero_x0_UDSM of zero_x0 is - for UDSM - end for; -end CFG_zero_x0_UDSM; - - ----- end of library ---- diff --git a/alliance/share/cells/sxlib/sxlib_VITAL.vhd b/alliance/share/cells/sxlib/sxlib_VITAL.vhd deleted file mode 100644 index c6203b0b..00000000 --- a/alliance/share/cells/sxlib/sxlib_VITAL.vhd +++ /dev/null @@ -1,8941 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_VITAL.vhd --- FILE CONTENTS: Entity, Structural Architecture(VITAL), --- and Configuration --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : VITAL, TimingChecksOn(TRUE), XGenerationOn(FALSE), TimingMessage(TRUE), OnDetect --- HISTORY : --- ----------------------------------------------------------------- - ------ CELL a2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a2_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.261 ns, 0.388 ns); - tpd_i1_q : VitalDelayType01 := (0.203 ns, 0.434 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a2_x2 : entity is TRUE; -end a2_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a2_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a2_x2_VITAL of a2_x2 is - for VITAL - end for; -end CFG_a2_x2_VITAL; - - ------ CELL a2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.338 ns, 0.476 ns); - tpd_i1_q : VitalDelayType01 := (0.269 ns, 0.518 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a2_x4 : entity is TRUE; -end a2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a2_x4_VITAL of a2_x4 is - for VITAL - end for; -end CFG_a2_x4_VITAL; - - ------ CELL a3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a3_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.395 ns, 0.435 ns); - tpd_i1_q : VitalDelayType01 := (0.353 ns, 0.479 ns); - tpd_i2_q : VitalDelayType01 := (0.290 ns, 0.521 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a3_x2 : entity is TRUE; -end a3_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a3_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd) AND (i2_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a3_x2_VITAL of a3_x2 is - for VITAL - end for; -end CFG_a3_x2_VITAL; - - ------ CELL a3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.478 ns, 0.514 ns); - tpd_i1_q : VitalDelayType01 := (0.428 ns, 0.554 ns); - tpd_i2_q : VitalDelayType01 := (0.356 ns, 0.592 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a3_x4 : entity is TRUE; -end a3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd) AND (i2_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a3_x4_VITAL of a3_x4 is - for VITAL - end for; -end CFG_a3_x4_VITAL; - - ------ CELL a4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a4_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.374 ns, 0.578 ns); - tpd_i1_q : VitalDelayType01 := (0.441 ns, 0.539 ns); - tpd_i2_q : VitalDelayType01 := (0.482 ns, 0.498 ns); - tpd_i3_q : VitalDelayType01 := (0.506 ns, 0.455 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a4_x2 : entity is TRUE; -end a4_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a4_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd) AND (i2_ipd) AND (i3_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a4_x2_VITAL of a4_x2 is - for VITAL - end for; -end CFG_a4_x2_VITAL; - - ------ CELL a4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity a4_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.505 ns, 0.650 ns); - tpd_i1_q : VitalDelayType01 := (0.578 ns, 0.614 ns); - tpd_i2_q : VitalDelayType01 := (0.627 ns, 0.576 ns); - tpd_i3_q : VitalDelayType01 := (0.661 ns, 0.538 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of a4_x4 : entity is TRUE; -end a4_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of a4_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND (i0_ipd) AND (i2_ipd) AND (i3_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_a4_x4_VITAL of a4_x4 is - for VITAL - end for; -end CFG_a4_x4_VITAL; - - ------ CELL an12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity an12_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.200 ns, 0.168 ns); - tpd_i1_q : VitalDelayType01 := (0.285 ns, 0.405 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of an12_x1 : entity is TRUE; -end an12_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of an12_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_an12_x1_VITAL of an12_x1 is - for VITAL - end for; -end CFG_an12_x1_VITAL; - - ------ CELL an12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity an12_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.461 ns, 0.471 ns); - tpd_i1_q : VitalDelayType01 := (0.269 ns, 0.518 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of an12_x4 : entity is TRUE; -end an12_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of an12_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) AND ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_an12_x4_VITAL of an12_x4 is - for VITAL - end for; -end CFG_an12_x4_VITAL; - - ------ CELL ao2o22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ao2o22_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.572 ns, 0.451 ns); - tpd_i1_q : VitalDelayType01 := (0.508 ns, 0.542 ns); - tpd_i2_q : VitalDelayType01 := (0.432 ns, 0.627 ns); - tpd_i3_q : VitalDelayType01 := (0.488 ns, 0.526 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ao2o22_x2 : entity is TRUE; -end ao2o22_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ao2o22_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := ((i3_ipd) OR (i2_ipd)) AND ((i1_ipd) OR (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_ao2o22_x2_VITAL of ao2o22_x2 is - for VITAL - end for; -end CFG_ao2o22_x2_VITAL; - - ------ CELL ao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ao2o22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.696 ns, 0.569 ns); - tpd_i1_q : VitalDelayType01 := (0.637 ns, 0.666 ns); - tpd_i2_q : VitalDelayType01 := (0.554 ns, 0.744 ns); - tpd_i3_q : VitalDelayType01 := (0.606 ns, 0.639 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ao2o22_x4 : entity is TRUE; -end ao2o22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ao2o22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := ((i3_ipd) OR (i2_ipd)) AND ((i1_ipd) OR (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_ao2o22_x4_VITAL of ao2o22_x4 is - for VITAL - end for; -end CFG_ao2o22_x4_VITAL; - - ------ CELL ao22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ao22_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.558 ns, 0.447 ns); - tpd_i1_q : VitalDelayType01 := (0.493 ns, 0.526 ns); - tpd_i2_q : VitalDelayType01 := (0.420 ns, 0.425 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ao22_x2 : entity is TRUE; -end ao22_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ao22_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i2_ipd) AND ((i1_ipd) OR (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_ao22_x2_VITAL of ao22_x2 is - for VITAL - end for; -end CFG_ao22_x2_VITAL; - - ------ CELL ao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ao22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.674 ns, 0.552 ns); - tpd_i1_q : VitalDelayType01 := (0.615 ns, 0.647 ns); - tpd_i2_q : VitalDelayType01 := (0.526 ns, 0.505 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ao22_x4 : entity is TRUE; -end ao22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ao22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i2_ipd) AND ((i1_ipd) OR (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_ao22_x4_VITAL of ao22_x4 is - for VITAL - end for; -end CFG_ao22_x4_VITAL; - - ------ CELL buf_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity buf_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_q : VitalDelayType01 := (0.409 ns, 0.391 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of buf_x2 : entity is TRUE; -end buf_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of buf_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := TO_X01(i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_buf_x2_VITAL of buf_x2 is - for VITAL - end for; -end CFG_buf_x2_VITAL; - - ------ CELL buf_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity buf_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_q : VitalDelayType01 := (0.379 ns, 0.409 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of buf_x4 : entity is TRUE; -end buf_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of buf_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := TO_X01(i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_buf_x4_VITAL of buf_x4 is - for VITAL - end for; -end CFG_buf_x4_VITAL; - - ------ CELL buf_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity buf_x8 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_q : VitalDelayType01 := (0.343 ns, 0.396 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of buf_x8 : entity is TRUE; -end buf_x8; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of buf_x8 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := TO_X01(i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_buf_x8_VITAL of buf_x8 is - for VITAL - end for; -end CFG_buf_x8_VITAL; - - ------ CELL inv_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity inv_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_nq : VitalDelayType01 := (0.101 ns, 0.139 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of inv_x1 : entity is TRUE; -end inv_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of inv_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (NOT i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_inv_x1_VITAL of inv_x1 is - for VITAL - end for; -end CFG_inv_x1_VITAL; - - ------ CELL inv_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity inv_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_nq : VitalDelayType01 := (0.069 ns, 0.163 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of inv_x2 : entity is TRUE; -end inv_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of inv_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (NOT i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_inv_x2_VITAL of inv_x2 is - for VITAL - end for; -end CFG_inv_x2_VITAL; - - ------ CELL inv_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity inv_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_nq : VitalDelayType01 := (0.071 ns, 0.143 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of inv_x4 : entity is TRUE; -end inv_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of inv_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (NOT i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_inv_x4_VITAL of inv_x4 is - for VITAL - end for; -end CFG_inv_x4_VITAL; - - ------ CELL inv_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity inv_x8 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i_nq : VitalDelayType01 := (0.086 ns, 0.133 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of inv_x8 : entity is TRUE; -end inv_x8; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of inv_x8 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (NOT i_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i_ipd'last_event, tpd_i_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_inv_x8_VITAL of inv_x8 is - for VITAL - end for; -end CFG_inv_x8_VITAL; - - ------ CELL mx2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity mx2_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_q : VitalDelayType01 := (0.484 ns, 0.522 ns); - tpd_i0_q : VitalDelayType01 := (0.451 ns, 0.469 ns); - tpd_i1_q : VitalDelayType01 := (0.451 ns, 0.469 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of mx2_x2 : entity is TRUE; -end mx2_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of mx2_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd_ipd, i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalMUX - (data => (i1_ipd, i0_ipd), - dselect => (0 => cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd_ipd'last_event, tpd_cmd_q, TRUE), - 1 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 2 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_mx2_x2_VITAL of mx2_x2 is - for VITAL - end for; -end CFG_mx2_x2_VITAL; - - ------ CELL mx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity mx2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_q : VitalDelayType01 := (0.615 ns, 0.647 ns); - tpd_i0_q : VitalDelayType01 := (0.564 ns, 0.576 ns); - tpd_i1_q : VitalDelayType01 := (0.564 ns, 0.576 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of mx2_x4 : entity is TRUE; -end mx2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of mx2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd_ipd, i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalMUX - (data => (i1_ipd, i0_ipd), - dselect => (0 => cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd_ipd'last_event, tpd_cmd_q, TRUE), - 1 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 2 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_mx2_x4_VITAL of mx2_x4 is - for VITAL - end for; -end CFG_mx2_x4_VITAL; - - ------ CELL mx3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity mx3_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd0_q : VitalDelayType01 := (0.573 ns, 0.680 ns); - tpd_cmd1_q : VitalDelayType01 := (0.664 ns, 0.817 ns); - tpd_i0_q : VitalDelayType01 := (0.538 ns, 0.658 ns); - tpd_i1_q : VitalDelayType01 := (0.654 ns, 0.808 ns); - tpd_i2_q : VitalDelayType01 := (0.654 ns, 0.808 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of mx3_x2 : entity is TRUE; -end mx3_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of mx3_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd0_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd1_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd0_ipd, cmd0, tipd_cmd0); - VitalWireDelay (cmd1_ipd, cmd1, tipd_cmd1); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd0_ipd, cmd1_ipd, i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalMUX - (data => (i1_ipd, i2_ipd, i0_ipd, i0_ipd), - dselect => (cmd0_ipd, cmd1_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd0_ipd'last_event, tpd_cmd0_q, TRUE), - 1 => (cmd1_ipd'last_event, tpd_cmd1_q, TRUE), - 2 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 3 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 4 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_mx3_x2_VITAL of mx3_x2 is - for VITAL - end for; -end CFG_mx3_x2_VITAL; - - ------ CELL mx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity mx3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd0_q : VitalDelayType01 := (0.683 ns, 0.779 ns); - tpd_cmd1_q : VitalDelayType01 := (0.792 ns, 0.967 ns); - tpd_i0_q : VitalDelayType01 := (0.640 ns, 0.774 ns); - tpd_i1_q : VitalDelayType01 := (0.770 ns, 0.948 ns); - tpd_i2_q : VitalDelayType01 := (0.770 ns, 0.948 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of mx3_x4 : entity is TRUE; -end mx3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of mx3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd0_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd1_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd0_ipd, cmd0, tipd_cmd0); - VitalWireDelay (cmd1_ipd, cmd1, tipd_cmd1); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd0_ipd, cmd1_ipd, i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalMUX - (data => (i1_ipd, i2_ipd, i0_ipd, i0_ipd), - dselect => (cmd0_ipd, cmd1_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd0_ipd'last_event, tpd_cmd0_q, TRUE), - 1 => (cmd1_ipd'last_event, tpd_cmd1_q, TRUE), - 2 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 3 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 4 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_mx3_x4_VITAL of mx3_x4 is - for VITAL - end for; -end CFG_mx3_x4_VITAL; - - ------ CELL na2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na2_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.059 ns, 0.288 ns); - tpd_i1_nq : VitalDelayType01 := (0.111 ns, 0.234 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na2_x1 : entity is TRUE; -end na2_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na2_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) OR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na2_x1_VITAL of na2_x1 is - for VITAL - end for; -end CFG_na2_x1_VITAL; - - ------ CELL na2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.412 ns, 0.552 ns); - tpd_i1_nq : VitalDelayType01 := (0.353 ns, 0.601 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na2_x4 : entity is TRUE; -end na2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) OR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na2_x4_VITAL of na2_x4 is - for VITAL - end for; -end CFG_na2_x4_VITAL; - - ------ CELL na3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na3_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.119 ns, 0.363 ns); - tpd_i1_nq : VitalDelayType01 := (0.171 ns, 0.316 ns); - tpd_i2_nq : VitalDelayType01 := (0.193 ns, 0.265 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na3_x1 : entity is TRUE; -end na3_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na3_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na3_x1_VITAL of na3_x1 is - for VITAL - end for; -end CFG_na3_x1_VITAL; - - ------ CELL na3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.556 ns, 0.601 ns); - tpd_i1_nq : VitalDelayType01 := (0.460 ns, 0.691 ns); - tpd_i2_nq : VitalDelayType01 := (0.519 ns, 0.647 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na3_x4 : entity is TRUE; -end na3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na3_x4_VITAL of na3_x4 is - for VITAL - end for; -end CFG_na3_x4_VITAL; - - ------ CELL na4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na4_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.179 ns, 0.438 ns); - tpd_i1_nq : VitalDelayType01 := (0.237 ns, 0.395 ns); - tpd_i2_nq : VitalDelayType01 := (0.269 ns, 0.350 ns); - tpd_i3_nq : VitalDelayType01 := (0.282 ns, 0.302 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na4_x1 : entity is TRUE; -end na4_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na4_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - ((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd)) OR ((NOT i3_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na4_x1_VITAL of na4_x1 is - for VITAL - end for; -end CFG_na4_x1_VITAL; - - ------ CELL na4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity na4_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.578 ns, 0.771 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.731 ns); - tpd_i2_nq : VitalDelayType01 := (0.681 ns, 0.689 ns); - tpd_i3_nq : VitalDelayType01 := (0.703 ns, 0.644 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of na4_x4 : entity is TRUE; -end na4_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of na4_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - ((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd)) OR ((NOT i3_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_na4_x4_VITAL of na4_x4 is - for VITAL - end for; -end CFG_na4_x4_VITAL; - - ------ CELL nao2o22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nao2o22_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.294 ns, 0.226 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.237 ns, 0.307 ns); - tpd_i3_nq : VitalDelayType01 := (0.174 ns, 0.382 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nao2o22_x1 : entity is TRUE; -end nao2o22_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nao2o22_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) AND ((NOT i2_ipd))) OR (((NOT i1_ipd)) AND ((NOT - i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nao2o22_x1_VITAL of nao2o22_x1 is - for VITAL - end for; -end CFG_nao2o22_x1_VITAL; - - ------ CELL nao2o22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nao2o22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.734 ns, 0.644 ns); - tpd_i1_nq : VitalDelayType01 := (0.666 ns, 0.717 ns); - tpd_i2_nq : VitalDelayType01 := (0.664 ns, 0.721 ns); - tpd_i3_nq : VitalDelayType01 := (0.607 ns, 0.807 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nao2o22_x4 : entity is TRUE; -end nao2o22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nao2o22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) AND ((NOT i2_ipd))) OR (((NOT i1_ipd)) AND ((NOT - i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nao2o22_x4_VITAL of nao2o22_x4 is - for VITAL - end for; -end CFG_nao2o22_x4_VITAL; - - ------ CELL nao22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nao22_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.294 ns, 0.226 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.165 ns, 0.238 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nao22_x1 : entity is TRUE; -end nao22_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nao22_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i2_ipd)) OR (((NOT i1_ipd)) AND ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nao22_x1_VITAL of nao22_x1 is - for VITAL - end for; -end CFG_nao22_x1_VITAL; - - ------ CELL nao22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nao22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.732 ns, 0.650 ns); - tpd_i1_nq : VitalDelayType01 := (0.664 ns, 0.723 ns); - tpd_i2_nq : VitalDelayType01 := (0.596 ns, 0.636 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nao22_x4 : entity is TRUE; -end nao22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nao22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i2_ipd)) OR (((NOT i1_ipd)) AND ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nao22_x4_VITAL of nao22_x4 is - for VITAL - end for; -end CFG_nao22_x4_VITAL; - - ------ CELL nmx2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nmx2_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i0_nq : VitalDelayType01 := (0.217 ns, 0.256 ns); - tpd_i1_nq : VitalDelayType01 := (0.217 ns, 0.256 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nmx2_x1 : entity is TRUE; -end nmx2_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nmx2_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd_ipd, i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalMUX - (data => (i1_ipd, i0_ipd), - dselect => (0 => cmd_ipd)); - nq_zd := NOT nq_zd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd_ipd'last_event, tpd_cmd_nq, TRUE), - 1 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 2 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nmx2_x1_VITAL of nmx2_x1 is - for VITAL - end for; -end CFG_nmx2_x1_VITAL; - - ------ CELL nmx2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nmx2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_nq : VitalDelayType01 := (0.632 ns, 0.708 ns); - tpd_i0_nq : VitalDelayType01 := (0.610 ns, 0.653 ns); - tpd_i1_nq : VitalDelayType01 := (0.610 ns, 0.653 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nmx2_x4 : entity is TRUE; -end nmx2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nmx2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd_ipd, i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalMUX - (data => (i1_ipd, i0_ipd), - dselect => (0 => cmd_ipd)); - nq_zd := NOT nq_zd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd_ipd'last_event, tpd_cmd_nq, TRUE), - 1 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 2 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nmx2_x4_VITAL of nmx2_x4 is - for VITAL - end for; -end CFG_nmx2_x4_VITAL; - - ------ CELL nmx3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nmx3_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd0_nq : VitalDelayType01 := (0.356 ns, 0.495 ns); - tpd_cmd1_nq : VitalDelayType01 := (0.414 ns, 0.566 ns); - tpd_i0_nq : VitalDelayType01 := (0.315 ns, 0.441 ns); - tpd_i1_nq : VitalDelayType01 := (0.429 ns, 0.582 ns); - tpd_i2_nq : VitalDelayType01 := (0.429 ns, 0.582 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nmx3_x1 : entity is TRUE; -end nmx3_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nmx3_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd0_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd1_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd0_ipd, cmd0, tipd_cmd0); - VitalWireDelay (cmd1_ipd, cmd1, tipd_cmd1); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd0_ipd, cmd1_ipd, i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalMUX - (data => (i1_ipd, i2_ipd, i0_ipd, i0_ipd), - dselect => (cmd0_ipd, cmd1_ipd)); - nq_zd := NOT nq_zd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd0_ipd'last_event, tpd_cmd0_nq, TRUE), - 1 => (cmd1_ipd'last_event, tpd_cmd1_nq, TRUE), - 2 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 3 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 4 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nmx3_x1_VITAL of nmx3_x1 is - for VITAL - end for; -end CFG_nmx3_x1_VITAL; - - ------ CELL nmx3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nmx3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd0_nq : VitalDelayType01 := (0.790 ns, 0.936 ns); - tpd_cmd1_nq : VitalDelayType01 := (0.866 ns, 1.048 ns); - tpd_i0_nq : VitalDelayType01 := (0.748 ns, 0.900 ns); - tpd_i1_nq : VitalDelayType01 := (0.869 ns, 1.053 ns); - tpd_i2_nq : VitalDelayType01 := (0.869 ns, 1.053 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nmx3_x4 : entity is TRUE; -end nmx3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nmx3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL cmd0_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd1_ipd : STD_ULOGIC := 'X'; - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (cmd0_ipd, cmd0, tipd_cmd0); - VitalWireDelay (cmd1_ipd, cmd1, tipd_cmd1); - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (cmd0_ipd, cmd1_ipd, i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalMUX - (data => (i1_ipd, i2_ipd, i0_ipd, i0_ipd), - dselect => (cmd0_ipd, cmd1_ipd)); - nq_zd := NOT nq_zd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd0_ipd'last_event, tpd_cmd0_nq, TRUE), - 1 => (cmd1_ipd'last_event, tpd_cmd1_nq, TRUE), - 2 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 3 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 4 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nmx3_x4_VITAL of nmx3_x4 is - for VITAL - end for; -end CFG_nmx3_x4_VITAL; - - ------ CELL no2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no2_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.298 ns, 0.121 ns); - tpd_i1_nq : VitalDelayType01 := (0.193 ns, 0.161 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no2_x1 : entity is TRUE; -end no2_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no2_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) AND ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no2_x1_VITAL of no2_x1 is - for VITAL - end for; -end CFG_no2_x1_VITAL; - - ------ CELL no2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.618 ns, 0.447 ns); - tpd_i1_nq : VitalDelayType01 := (0.522 ns, 0.504 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no2_x4 : entity is TRUE; -end no2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) AND ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no2_x4_VITAL of no2_x4 is - for VITAL - end for; -end CFG_no2_x4_VITAL; - - ------ CELL no3_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no3_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.318 ns, 0.246 ns); - tpd_i1_nq : VitalDelayType01 := (0.215 ns, 0.243 ns); - tpd_i2_nq : VitalDelayType01 := (0.407 ns, 0.192 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no3_x1 : entity is TRUE; -end no3_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no3_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) AND ((NOT i0_ipd)) AND ((NOT i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no3_x1_VITAL of no3_x1 is - for VITAL - end for; -end CFG_no3_x1_VITAL; - - ------ CELL no3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.722 ns, 0.561 ns); - tpd_i1_nq : VitalDelayType01 := (0.638 ns, 0.623 ns); - tpd_i2_nq : VitalDelayType01 := (0.545 ns, 0.640 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no3_x4 : entity is TRUE; -end no3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i1_ipd)) AND ((NOT i0_ipd)) AND ((NOT i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no3_x4_VITAL of no3_x4 is - for VITAL - end for; -end CFG_no3_x4_VITAL; - - ------ CELL no4_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no4_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.330 ns, 0.340 ns); - tpd_i1_nq : VitalDelayType01 := (0.230 ns, 0.320 ns); - tpd_i2_nq : VitalDelayType01 := (0.419 ns, 0.333 ns); - tpd_i3_nq : VitalDelayType01 := (0.499 ns, 0.271 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no4_x1 : entity is TRUE; -end no4_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no4_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - ((NOT i1_ipd)) AND ((NOT i0_ipd)) AND ((NOT i2_ipd)) AND ((NOT - i3_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no4_x1_VITAL of no4_x1 is - for VITAL - end for; -end CFG_no4_x1_VITAL; - - ------ CELL no4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity no4_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.656 ns, 0.777 ns); - tpd_i1_nq : VitalDelayType01 := (0.564 ns, 0.768 ns); - tpd_i2_nq : VitalDelayType01 := (0.739 ns, 0.761 ns); - tpd_i3_nq : VitalDelayType01 := (0.816 ns, 0.693 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of no4_x4 : entity is TRUE; -end no4_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of no4_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - ((NOT i1_ipd)) AND ((NOT i0_ipd)) AND ((NOT i2_ipd)) AND ((NOT - i3_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_no4_x4_VITAL of no4_x4 is - for VITAL - end for; -end CFG_no4_x4_VITAL; - - ------ CELL noa2a2a2a24_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a2a2a24_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.649 ns, 0.606 ns); - tpd_i1_nq : VitalDelayType01 := (0.775 ns, 0.562 ns); - tpd_i2_nq : VitalDelayType01 := (0.550 ns, 0.662 ns); - tpd_i3_nq : VitalDelayType01 := (0.667 ns, 0.616 ns); - tpd_i4_nq : VitalDelayType01 := (0.419 ns, 0.613 ns); - tpd_i5_nq : VitalDelayType01 := (0.329 ns, 0.662 ns); - tpd_i6_nq : VitalDelayType01 := (0.270 ns, 0.535 ns); - tpd_i7_nq : VitalDelayType01 := (0.200 ns, 0.591 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a2a2a24_x1 : entity is TRUE; -end noa2a2a2a24_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a2a2a24_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - SIGNAL i7_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - VitalWireDelay (i7_ipd, i7, tipd_i7); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd, i7_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))) AND (((NOT i5_ipd)) OR ((NOT i4_ipd))) AND (((NOT i7_ipd)) - OR ((NOT i6_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_nq, TRUE), - 7 => (i7_ipd'last_event, tpd_i7_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a2a2a24_x1_VITAL of noa2a2a2a24_x1 is - for VITAL - end for; -end CFG_noa2a2a2a24_x1_VITAL; - - ------ CELL noa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a2a2a24_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.966 ns, 1.049 ns); - tpd_i1_nq : VitalDelayType01 := (1.097 ns, 1.005 ns); - tpd_i2_nq : VitalDelayType01 := (0.867 ns, 1.106 ns); - tpd_i3_nq : VitalDelayType01 := (0.990 ns, 1.061 ns); - tpd_i4_nq : VitalDelayType01 := (0.748 ns, 1.061 ns); - tpd_i5_nq : VitalDelayType01 := (0.649 ns, 1.109 ns); - tpd_i6_nq : VitalDelayType01 := (0.606 ns, 0.999 ns); - tpd_i7_nq : VitalDelayType01 := (0.525 ns, 1.052 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a2a2a24_x4 : entity is TRUE; -end noa2a2a2a24_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a2a2a24_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - SIGNAL i7_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - VitalWireDelay (i7_ipd, i7, tipd_i7); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd, i7_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))) AND (((NOT i5_ipd)) OR ((NOT i4_ipd))) AND (((NOT i7_ipd)) - OR ((NOT i6_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_nq, TRUE), - 7 => (i7_ipd'last_event, tpd_i7_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a2a2a24_x4_VITAL of noa2a2a2a24_x4 is - for VITAL - end for; -end CFG_noa2a2a2a24_x4_VITAL; - - ------ CELL noa2a2a23_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a2a23_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.525 ns, 0.425 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.388 ns); - tpd_i2_nq : VitalDelayType01 := (0.307 ns, 0.479 ns); - tpd_i3_nq : VitalDelayType01 := (0.398 ns, 0.438 ns); - tpd_i4_nq : VitalDelayType01 := (0.250 ns, 0.416 ns); - tpd_i5_nq : VitalDelayType01 := (0.178 ns, 0.464 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a2a23_x1 : entity is TRUE; -end noa2a2a23_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a2a23_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))) AND (((NOT i5_ipd)) OR ((NOT i4_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a2a23_x1_VITAL of noa2a2a23_x1 is - for VITAL - end for; -end CFG_noa2a2a23_x1_VITAL; - - ------ CELL noa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a2a23_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.834 ns, 0.814 ns); - tpd_i1_nq : VitalDelayType01 := (0.955 ns, 0.778 ns); - tpd_i2_nq : VitalDelayType01 := (0.620 ns, 0.873 ns); - tpd_i3_nq : VitalDelayType01 := (0.716 ns, 0.833 ns); - tpd_i4_nq : VitalDelayType01 := (0.574 ns, 0.819 ns); - tpd_i5_nq : VitalDelayType01 := (0.496 ns, 0.865 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a2a23_x4 : entity is TRUE; -end noa2a2a23_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a2a23_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))) AND (((NOT i5_ipd)) OR ((NOT i4_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a2a23_x4_VITAL of noa2a2a23_x4 is - for VITAL - end for; -end CFG_noa2a2a23_x4_VITAL; - - ------ CELL noa2a22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a22_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.151 ns, 0.327 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.284 ns, 0.289 ns); - tpd_i3_nq : VitalDelayType01 := (0.372 ns, 0.256 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a22_x1 : entity is TRUE; -end noa2a22_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a22_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a22_x1_VITAL of noa2a22_x1 is - for VITAL - end for; -end CFG_noa2a22_x1_VITAL; - - ------ CELL noa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2a22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.562 ns, 0.745 ns); - tpd_i1_nq : VitalDelayType01 := (0.646 ns, 0.714 ns); - tpd_i2_nq : VitalDelayType01 := (0.701 ns, 0.703 ns); - tpd_i3_nq : VitalDelayType01 := (0.805 ns, 0.677 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2a22_x4 : entity is TRUE; -end noa2a22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2a22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i3_ipd)) OR ((NOT i2_ipd))) AND (((NOT i1_ipd)) OR ((NOT - i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2a22_x4_VITAL of noa2a22_x4 is - for VITAL - end for; -end CFG_noa2a22_x4_VITAL; - - ------ CELL noa2ao222_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2ao222_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.348 ns, 0.422 ns); - tpd_i1_nq : VitalDelayType01 := (0.440 ns, 0.378 ns); - tpd_i2_nq : VitalDelayType01 := (0.186 ns, 0.473 ns); - tpd_i3_nq : VitalDelayType01 := (0.256 ns, 0.459 ns); - tpd_i4_nq : VitalDelayType01 := (0.240 ns, 0.309 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2ao222_x1 : entity is TRUE; -end noa2ao222_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2ao222_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i4_ipd)) OR (((NOT i3_ipd)) AND ((NOT i2_ipd)))) AND (((NOT - i1_ipd)) OR ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2ao222_x1_VITAL of noa2ao222_x1 is - for VITAL - end for; -end CFG_noa2ao222_x1_VITAL; - - ------ CELL noa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa2ao222_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.684 ns, 0.801 ns); - tpd_i1_nq : VitalDelayType01 := (0.780 ns, 0.758 ns); - tpd_i2_nq : VitalDelayType01 := (0.638 ns, 0.809 ns); - tpd_i3_nq : VitalDelayType01 := (0.732 ns, 0.795 ns); - tpd_i4_nq : VitalDelayType01 := (0.718 ns, 0.664 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa2ao222_x4 : entity is TRUE; -end noa2ao222_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa2ao222_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i4_ipd)) OR (((NOT i3_ipd)) AND ((NOT i2_ipd)))) AND (((NOT - i1_ipd)) OR ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa2ao222_x4_VITAL of noa2ao222_x4 is - for VITAL - end for; -end CFG_noa2ao222_x4_VITAL; - - ------ CELL noa3ao322_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa3ao322_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.396 ns, 0.616 ns); - tpd_i1_nq : VitalDelayType01 := (0.486 ns, 0.552 ns); - tpd_i2_nq : VitalDelayType01 := (0.546 ns, 0.488 ns); - tpd_i3_nq : VitalDelayType01 := (0.196 ns, 0.599 ns); - tpd_i4_nq : VitalDelayType01 := (0.264 ns, 0.608 ns); - tpd_i5_nq : VitalDelayType01 := (0.328 ns, 0.581 ns); - tpd_i6_nq : VitalDelayType01 := (0.246 ns, 0.311 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa3ao322_x1 : entity is TRUE; -end noa3ao322_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa3ao322_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i6_ipd)) OR (((NOT i4_ipd)) AND ((NOT i3_ipd)) AND ((NOT - i5_ipd)))) AND (((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa3ao322_x1_VITAL of noa3ao322_x1 is - for VITAL - end for; -end CFG_noa3ao322_x1_VITAL; - - ------ CELL noa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa3ao322_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.819 ns, 0.987 ns); - tpd_i1_nq : VitalDelayType01 := (0.914 ns, 0.931 ns); - tpd_i2_nq : VitalDelayType01 := (0.990 ns, 0.874 ns); - tpd_i3_nq : VitalDelayType01 := (0.729 ns, 0.926 ns); - tpd_i4_nq : VitalDelayType01 := (0.821 ns, 0.924 ns); - tpd_i5_nq : VitalDelayType01 := (0.907 ns, 0.900 ns); - tpd_i6_nq : VitalDelayType01 := (0.738 ns, 0.718 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa3ao322_x4 : entity is TRUE; -end noa3ao322_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa3ao322_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := - (((NOT i6_ipd)) OR (((NOT i4_ipd)) AND ((NOT i3_ipd)) AND ((NOT - i5_ipd)))) AND (((NOT i1_ipd)) OR ((NOT i0_ipd)) OR ((NOT i2_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_nq, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_nq, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_nq, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa3ao322_x4_VITAL of noa3ao322_x4 is - for VITAL - end for; -end CFG_noa3ao322_x4_VITAL; - - ------ CELL noa22_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa22_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.151 ns, 0.327 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.218 ns, 0.241 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa22_x1 : entity is TRUE; -end noa22_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa22_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i2_ipd)) AND (((NOT i1_ipd)) OR ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa22_x1_VITAL of noa22_x1 is - for VITAL - end for; -end CFG_noa22_x1_VITAL; - - ------ CELL noa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity noa22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.550 ns, 0.740 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.709 ns); - tpd_i2_nq : VitalDelayType01 := (0.610 ns, 0.646 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of noa22_x4 : entity is TRUE; -end noa22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of noa22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := ((NOT i2_ipd)) AND (((NOT i1_ipd)) OR ((NOT i0_ipd))); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_noa22_x4_VITAL of noa22_x4 is - for VITAL - end for; -end CFG_noa22_x4_VITAL; - - ------ CELL nts_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nts_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_nq : VitalDelayType01z := - (0.249 ns, 0.041 ns, 0.249 ns, 0.249 ns, 0.041 ns, 0.041 ns); - tpd_i_nq : VitalDelayType01 := (0.169 ns, 0.201 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nts_x1 : entity is TRUE; -end nts_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nts_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd, cmd_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalBUFIF0 (data => (NOT i_ipd), - enable => (NOT cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01Z ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd_ipd'last_event, VitalExtendToFillDelay(tpd_cmd_nq), TRUE), - 1 => (i_ipd'last_event, VitalExtendToFillDelay(tpd_i_nq), TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING, - OutputMap => "UX01ZWLH-"); - -end process; - -end VITAL; - -configuration CFG_nts_x1_VITAL of nts_x1 is - for VITAL - end for; -end CFG_nts_x1_VITAL; - - ------ CELL nts_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nts_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_nq : VitalDelayType01z := - (0.330 ns, 0.033 ns, 0.330 ns, 0.330 ns, 0.033 ns, 0.033 ns); - tpd_i_nq : VitalDelayType01 := (0.167 ns, 0.201 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nts_x2 : entity is TRUE; -end nts_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nts_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd, cmd_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := VitalBUFIF0 (data => (NOT i_ipd), - enable => (NOT cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01Z ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (cmd_ipd'last_event, VitalExtendToFillDelay(tpd_cmd_nq), TRUE), - 1 => (i_ipd'last_event, VitalExtendToFillDelay(tpd_i_nq), TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING, - OutputMap => "UX01ZWLH-"); - -end process; - -end VITAL; - -configuration CFG_nts_x2_VITAL of nts_x2 is - for VITAL - end for; -end CFG_nts_x2_VITAL; - - ------ CELL nxr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nxr2_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.288 ns, 0.293 ns); - tpd_i1_nq : VitalDelayType01 := (0.156 ns, 0.327 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nxr2_x1 : entity is TRUE; -end nxr2_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nxr2_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (i1_ipd) XOR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nxr2_x1_VITAL of nxr2_x1 is - for VITAL - end for; -end CFG_nxr2_x1_VITAL; - - ------ CELL nxr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity nxr2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_nq : VitalDelayType01 := (0.522 ns, 0.553 ns); - tpd_i1_nq : VitalDelayType01 := (0.553 ns, 0.542 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -attribute VITAL_LEVEL0 of nxr2_x4 : entity is TRUE; -end nxr2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of nxr2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS nq_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE nq_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - nq_zd := (i1_ipd) XOR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => nq, - GlitchData => nq_GlitchData, - OutSignalName => "nq", - OutTemp => nq_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_nq, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_nq, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_nxr2_x4_VITAL of nxr2_x4 is - for VITAL - end for; -end CFG_nxr2_x4_VITAL; - - ------ CELL o2_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o2_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.406 ns, 0.310 ns); - tpd_i1_q : VitalDelayType01 := (0.335 ns, 0.364 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o2_x2 : entity is TRUE; -end o2_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o2_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o2_x2_VITAL of o2_x2 is - for VITAL - end for; -end CFG_o2_x2_VITAL; - - ------ CELL o2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.491 ns, 0.394 ns); - tpd_i1_q : VitalDelayType01 := (0.427 ns, 0.464 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o2_x4 : entity is TRUE; -end o2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o2_x4_VITAL of o2_x4 is - for VITAL - end for; -end CFG_o2_x4_VITAL; - - ------ CELL o3_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o3_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.494 ns, 0.407 ns); - tpd_i1_q : VitalDelayType01 := (0.430 ns, 0.482 ns); - tpd_i2_q : VitalDelayType01 := (0.360 ns, 0.506 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o3_x2 : entity is TRUE; -end o3_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o3_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd) OR (i2_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o3_x2_VITAL of o3_x2 is - for VITAL - end for; -end CFG_o3_x2_VITAL; - - ------ CELL o3_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o3_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.569 ns, 0.501 ns); - tpd_i1_q : VitalDelayType01 := (0.510 ns, 0.585 ns); - tpd_i2_q : VitalDelayType01 := (0.447 ns, 0.622 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o3_x4 : entity is TRUE; -end o3_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o3_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd) OR (i2_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o3_x4_VITAL of o3_x4 is - for VITAL - end for; -end CFG_o3_x4_VITAL; - - ------ CELL o4_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o4_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.508 ns, 0.601 ns); - tpd_i1_q : VitalDelayType01 := (0.446 ns, 0.631 ns); - tpd_i2_q : VitalDelayType01 := (0.567 ns, 0.531 ns); - tpd_i3_q : VitalDelayType01 := (0.378 ns, 0.626 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o4_x2 : entity is TRUE; -end o4_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o4_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd) OR (i2_ipd) OR (i3_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o4_x2_VITAL of o4_x2 is - for VITAL - end for; -end CFG_o4_x2_VITAL; - - ------ CELL o4_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity o4_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.574 ns, 0.638 ns); - tpd_i1_q : VitalDelayType01 := (0.492 ns, 0.650 ns); - tpd_i2_q : VitalDelayType01 := (0.649 ns, 0.611 ns); - tpd_i3_q : VitalDelayType01 := (0.721 ns, 0.536 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of o4_x4 : entity is TRUE; -end o4_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of o4_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR (i0_ipd) OR (i2_ipd) OR (i3_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_o4_x4_VITAL of o4_x4 is - for VITAL - end for; -end CFG_o4_x4_VITAL; - - ------ CELL oa2a2a2a24_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a2a2a24_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.780 ns, 0.797 ns); - tpd_i1_q : VitalDelayType01 := (0.909 ns, 0.753 ns); - tpd_i2_q : VitalDelayType01 := (0.682 ns, 0.856 ns); - tpd_i3_q : VitalDelayType01 := (0.803 ns, 0.810 ns); - tpd_i4_q : VitalDelayType01 := (0.565 ns, 0.813 ns); - tpd_i5_q : VitalDelayType01 := (0.467 ns, 0.861 ns); - tpd_i6_q : VitalDelayType01 := (0.426 ns, 0.748 ns); - tpd_i7_q : VitalDelayType01 := (0.346 ns, 0.800 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a2a2a24_x2 : entity is TRUE; -end oa2a2a2a24_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a2a2a24_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - SIGNAL i7_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - VitalWireDelay (i7_ipd, i7, tipd_i7); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd, i7_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)) OR ((i5_ipd) AND - (i4_ipd)) OR ((i7_ipd) AND (i6_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_q, TRUE), - 7 => (i7_ipd'last_event, tpd_i7_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a2a2a24_x2_VITAL of oa2a2a2a24_x2 is - for VITAL - end for; -end CFG_oa2a2a2a24_x2_VITAL; - - ------ CELL oa2a2a2a24_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a2a2a24_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.823 ns, 0.879 ns); - tpd_i1_q : VitalDelayType01 := (0.955 ns, 0.835 ns); - tpd_i2_q : VitalDelayType01 := (0.726 ns, 0.940 ns); - tpd_i3_q : VitalDelayType01 := (0.851 ns, 0.895 ns); - tpd_i4_q : VitalDelayType01 := (0.619 ns, 0.902 ns); - tpd_i5_q : VitalDelayType01 := (0.515 ns, 0.949 ns); - tpd_i6_q : VitalDelayType01 := (0.487 ns, 0.845 ns); - tpd_i7_q : VitalDelayType01 := (0.399 ns, 0.895 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a2a2a24_x4 : entity is TRUE; -end oa2a2a2a24_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a2a2a24_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - SIGNAL i7_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - VitalWireDelay (i7_ipd, i7, tipd_i7); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd, i7_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)) OR ((i5_ipd) AND - (i4_ipd)) OR ((i7_ipd) AND (i6_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_q, TRUE), - 7 => (i7_ipd'last_event, tpd_i7_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a2a2a24_x4_VITAL of oa2a2a2a24_x4 is - for VITAL - end for; -end CFG_oa2a2a2a24_x4_VITAL; - - ------ CELL oa2a2a23_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a2a23_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.653 ns, 0.578 ns); - tpd_i1_q : VitalDelayType01 := (0.775 ns, 0.542 ns); - tpd_i2_q : VitalDelayType01 := (0.441 ns, 0.639 ns); - tpd_i3_q : VitalDelayType01 := (0.540 ns, 0.600 ns); - tpd_i4_q : VitalDelayType01 := (0.402 ns, 0.591 ns); - tpd_i5_q : VitalDelayType01 := (0.321 ns, 0.636 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a2a23_x2 : entity is TRUE; -end oa2a2a23_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a2a23_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)) OR ((i5_ipd) AND - (i4_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a2a23_x2_VITAL of oa2a2a23_x2 is - for VITAL - end for; -end CFG_oa2a2a23_x2_VITAL; - - ------ CELL oa2a2a23_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a2a23_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.699 ns, 0.648 ns); - tpd_i1_q : VitalDelayType01 := (0.822 ns, 0.613 ns); - tpd_i2_q : VitalDelayType01 := (0.493 ns, 0.715 ns); - tpd_i3_q : VitalDelayType01 := (0.594 ns, 0.677 ns); - tpd_i4_q : VitalDelayType01 := (0.464 ns, 0.673 ns); - tpd_i5_q : VitalDelayType01 := (0.379 ns, 0.714 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a2a23_x4 : entity is TRUE; -end oa2a2a23_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a2a23_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)) OR ((i5_ipd) AND - (i4_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a2a23_x4_VITAL of oa2a2a23_x4 is - for VITAL - end for; -end CFG_oa2a2a23_x4_VITAL; - - ------ CELL oa2a22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a22_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.403 ns, 0.564 ns); - tpd_i1_q : VitalDelayType01 := (0.495 ns, 0.534 ns); - tpd_i2_q : VitalDelayType01 := (0.646 ns, 0.487 ns); - tpd_i3_q : VitalDelayType01 := (0.537 ns, 0.512 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a22_x2 : entity is TRUE; -end oa2a22_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a22_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a22_x2_VITAL of oa2a22_x2 is - for VITAL - end for; -end CFG_oa2a22_x2_VITAL; - - ------ CELL oa2a22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2a22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.519 ns, 0.696 ns); - tpd_i1_q : VitalDelayType01 := (0.624 ns, 0.669 ns); - tpd_i2_q : VitalDelayType01 := (0.763 ns, 0.596 ns); - tpd_i3_q : VitalDelayType01 := (0.644 ns, 0.619 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2a22_x4 : entity is TRUE; -end oa2a22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2a22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := ((i3_ipd) AND (i2_ipd)) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2a22_x4_VITAL of oa2a22_x4 is - for VITAL - end for; -end CFG_oa2a22_x4_VITAL; - - ------ CELL oa2ao222_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2ao222_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.495 ns, 0.581 ns); - tpd_i1_q : VitalDelayType01 := (0.598 ns, 0.539 ns); - tpd_i2_q : VitalDelayType01 := (0.464 ns, 0.604 ns); - tpd_i3_q : VitalDelayType01 := (0.556 ns, 0.578 ns); - tpd_i4_q : VitalDelayType01 := (0.558 ns, 0.453 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2ao222_x2 : entity is TRUE; -end oa2ao222_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2ao222_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - (((i3_ipd) OR (i2_ipd)) AND (i4_ipd)) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2ao222_x2_VITAL of oa2ao222_x2 is - for VITAL - end for; -end CFG_oa2ao222_x2_VITAL; - - ------ CELL oa2ao222_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa2ao222_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.553 ns, 0.657 ns); - tpd_i1_q : VitalDelayType01 := (0.662 ns, 0.616 ns); - tpd_i2_q : VitalDelayType01 := (0.552 ns, 0.693 ns); - tpd_i3_q : VitalDelayType01 := (0.640 ns, 0.660 ns); - tpd_i4_q : VitalDelayType01 := (0.656 ns, 0.529 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa2ao222_x4 : entity is TRUE; -end oa2ao222_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa2ao222_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - (((i3_ipd) OR (i2_ipd)) AND (i4_ipd)) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa2ao222_x4_VITAL of oa2ao222_x4 is - for VITAL - end for; -end CFG_oa2ao222_x4_VITAL; - - ------ CELL oa3ao322_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa3ao322_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.638 ns, 0.820 ns); - tpd_i1_q : VitalDelayType01 := (0.735 ns, 0.764 ns); - tpd_i2_q : VitalDelayType01 := (0.806 ns, 0.707 ns); - tpd_i3_q : VitalDelayType01 := (0.560 ns, 0.765 ns); - tpd_i4_q : VitalDelayType01 := (0.649 ns, 0.760 ns); - tpd_i5_q : VitalDelayType01 := (0.734 ns, 0.734 ns); - tpd_i6_q : VitalDelayType01 := (0.563 ns, 0.540 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa3ao322_x2 : entity is TRUE; -end oa3ao322_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa3ao322_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - (((i4_ipd) OR (i3_ipd) OR (i5_ipd)) AND (i6_ipd)) OR ((i1_ipd) AND - (i0_ipd) AND (i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa3ao322_x2_VITAL of oa3ao322_x2 is - for VITAL - end for; -end CFG_oa3ao322_x2_VITAL; - - ------ CELL oa3ao322_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa3ao322_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.717 ns, 0.946 ns); - tpd_i1_q : VitalDelayType01 := (0.818 ns, 0.890 ns); - tpd_i2_q : VitalDelayType01 := (0.894 ns, 0.834 ns); - tpd_i3_q : VitalDelayType01 := (0.673 ns, 0.898 ns); - tpd_i4_q : VitalDelayType01 := (0.758 ns, 0.896 ns); - tpd_i5_q : VitalDelayType01 := (0.839 ns, 0.865 ns); - tpd_i6_q : VitalDelayType01 := (0.684 ns, 0.651 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa3ao322_x4 : entity is TRUE; -end oa3ao322_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa3ao322_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - SIGNAL i3_ipd : STD_ULOGIC := 'X'; - SIGNAL i4_ipd : STD_ULOGIC := 'X'; - SIGNAL i5_ipd : STD_ULOGIC := 'X'; - SIGNAL i6_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - VitalWireDelay (i3_ipd, i3, tipd_i3); - VitalWireDelay (i4_ipd, i4, tipd_i4); - VitalWireDelay (i5_ipd, i5, tipd_i5); - VitalWireDelay (i6_ipd, i6, tipd_i6); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd, i3_ipd, i4_ipd, i5_ipd, i6_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := - (((i4_ipd) OR (i3_ipd) OR (i5_ipd)) AND (i6_ipd)) OR ((i1_ipd) AND - (i0_ipd) AND (i2_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE), - 3 => (i3_ipd'last_event, tpd_i3_q, TRUE), - 4 => (i4_ipd'last_event, tpd_i4_q, TRUE), - 5 => (i5_ipd'last_event, tpd_i5_q, TRUE), - 6 => (i6_ipd'last_event, tpd_i6_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa3ao322_x4_VITAL of oa3ao322_x4 is - for VITAL - end for; -end CFG_oa3ao322_x4_VITAL; - - ------ CELL oa22_x2 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa22_x2 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.390 ns, 0.555 ns); - tpd_i1_q : VitalDelayType01 := (0.488 ns, 0.525 ns); - tpd_i2_q : VitalDelayType01 := (0.438 ns, 0.454 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa22_x2 : entity is TRUE; -end oa22_x2; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa22_x2 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i2_ipd) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa22_x2_VITAL of oa22_x2 is - for VITAL - end for; -end CFG_oa22_x2_VITAL; - - ------ CELL oa22_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity oa22_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.511 ns, 0.677 ns); - tpd_i1_q : VitalDelayType01 := (0.615 ns, 0.650 ns); - tpd_i2_q : VitalDelayType01 := (0.523 ns, 0.571 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of oa22_x4 : entity is TRUE; -end oa22_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of oa22_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL i2_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (i2_ipd, i2, tipd_i2); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, i2_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i2_ipd) OR ((i1_ipd) AND (i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE), - 2 => (i2_ipd'last_event, tpd_i2_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_oa22_x4_VITAL of oa22_x4 is - for VITAL - end for; -end CFG_oa22_x4_VITAL; - - ------ CELL on12_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity on12_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.111 ns, 0.234 ns); - tpd_i1_q : VitalDelayType01 := (0.314 ns, 0.291 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of on12_x1 : entity is TRUE; -end on12_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of on12_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_on12_x1_VITAL of on12_x1 is - for VITAL - end for; -end CFG_on12_x1_VITAL; - - ------ CELL on12_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity on12_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.474 ns, 0.499 ns); - tpd_i1_q : VitalDelayType01 := (0.491 ns, 0.394 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of on12_x4 : entity is TRUE; -end on12_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of on12_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) OR ((NOT i0_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_on12_x4_VITAL of on12_x4 is - for VITAL - end for; -end CFG_on12_x4_VITAL; - - ------ CELL one_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity one_x0 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True); - - port( - q : out STD_ULOGIC := '1'); -attribute VITAL_LEVEL0 of one_x0 : entity is TRUE; -end one_x0; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of one_x0 is - attribute VITAL_LEVEL0 of VITAL : architecture is TRUE; - - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - -- empty - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - q <= '1'; - - -end VITAL; - -configuration CFG_one_x0_VITAL of one_x0 is - for VITAL - end for; -end CFG_one_x0_VITAL; - - ------ CELL sff1_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity sff1_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_ck_q : VitalDelayType01 := (0.500 ns, 0.500 ns); - tsetup_i_ck : VitalDelayType := 0.585 ns; - thold_i_ck : VitalDelayType := 0.000 ns; - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_ck : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - ck : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of sff1_x4 : entity is TRUE; -end sff1_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of sff1_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - SIGNAL ck_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - VitalWireDelay (ck_ipd, ck, tipd_ck); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd, ck_ipd) - - -- timing check results - VARIABLE Tviol_i_ck_posedge : STD_ULOGIC := '0'; - VARIABLE Tmkr_i_ck_posedge : VitalTimingDataType := VitalTimingDataInit; - - -- functionality results - VARIABLE Violation : STD_ULOGIC := '0'; - VARIABLE PrevData_q : STD_LOGIC_VECTOR(0 to 2); - VARIABLE i_delayed : STD_ULOGIC := 'X'; - VARIABLE ck_delayed : STD_ULOGIC := 'X'; - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------ - -- Timing Check Section - ------------------------ - if (TimingChecksOn) then - VitalSetupHoldCheck ( - Violation => Tviol_i_ck_posedge, - TimingData => Tmkr_i_ck_posedge, - TestSignal => i_ipd, - TestSignalName => "i", - TestDelay => 0 ns, - RefSignal => ck_ipd, - RefSignalName => "ck", - RefDelay => 0 ns, - SetupHigh => tsetup_i_ck, - SetupLow => tsetup_i_ck, - HoldHigh => thold_i_ck, - HoldLow => thold_i_ck, - CheckEnabled => - TRUE, - RefTransition => 'R', - HeaderMsg => InstancePath & "/sff1_x4", - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - end if; - - ------------------------- - -- Functionality Section - ------------------------- - Violation := Tviol_i_ck_posedge; - VitalStateTable( - Result => q_zd, - PreviousDataIn => PrevData_q, - StateTable => sff1_x4_q_tab, - DataIn => ( - ck_delayed, i_delayed, ck_ipd)); - q_zd := Violation XOR q_zd; - i_delayed := i_ipd; - ck_delayed := ck_ipd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (ck_ipd'last_event, tpd_ck_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_sff1_x4_VITAL of sff1_x4 is - for VITAL - end for; -end CFG_sff1_x4_VITAL; - - ------ CELL sff2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity sff2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_ck_q : VitalDelayType01 := (0.500 ns, 0.500 ns); - tsetup_i0_ck : VitalDelayType := 0.764 ns; - thold_i0_ck : VitalDelayType := 0.000 ns; - tsetup_i1_ck : VitalDelayType := 0.764 ns; - thold_i1_ck : VitalDelayType := 0.000 ns; - tsetup_cmd_ck : VitalDelayType := 0.833 ns; - thold_cmd_ck : VitalDelayType := 0.000 ns; - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_ck : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - cmd : in STD_ULOGIC; - ck : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of sff2_x4 : entity is TRUE; -end sff2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of sff2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - SIGNAL ck_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - VitalWireDelay (ck_ipd, ck, tipd_ck); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd, cmd_ipd, ck_ipd) - - -- timing check results - VARIABLE Tviol_i0_ck_posedge : STD_ULOGIC := '0'; - VARIABLE Tmkr_i0_ck_posedge : VitalTimingDataType := VitalTimingDataInit; - VARIABLE Tviol_i1_ck_posedge : STD_ULOGIC := '0'; - VARIABLE Tmkr_i1_ck_posedge : VitalTimingDataType := VitalTimingDataInit; - VARIABLE Tviol_cmd_ck_posedge : STD_ULOGIC := '0'; - VARIABLE Tmkr_cmd_ck_posedge : VitalTimingDataType := VitalTimingDataInit; - - -- functionality results - VARIABLE Violation : STD_ULOGIC := '0'; - VARIABLE PrevData_q : STD_LOGIC_VECTOR(0 to 4); - VARIABLE i0_delayed : STD_ULOGIC := 'X'; - VARIABLE i1_delayed : STD_ULOGIC := 'X'; - VARIABLE cmd_delayed : STD_ULOGIC := 'X'; - VARIABLE ck_delayed : STD_ULOGIC := 'X'; - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------ - -- Timing Check Section - ------------------------ - if (TimingChecksOn) then - VitalSetupHoldCheck ( - Violation => Tviol_i0_ck_posedge, - TimingData => Tmkr_i0_ck_posedge, - TestSignal => i0_ipd, - TestSignalName => "i0", - TestDelay => 0 ns, - RefSignal => ck_ipd, - RefSignalName => "ck", - RefDelay => 0 ns, - SetupHigh => tsetup_i0_ck, - SetupLow => tsetup_i0_ck, - HoldHigh => thold_i0_ck, - HoldLow => thold_i0_ck, - CheckEnabled => - TRUE, - RefTransition => 'R', - HeaderMsg => InstancePath & "/sff2_x4", - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - VitalSetupHoldCheck ( - Violation => Tviol_i1_ck_posedge, - TimingData => Tmkr_i1_ck_posedge, - TestSignal => i1_ipd, - TestSignalName => "i1", - TestDelay => 0 ns, - RefSignal => ck_ipd, - RefSignalName => "ck", - RefDelay => 0 ns, - SetupHigh => tsetup_i1_ck, - SetupLow => tsetup_i1_ck, - HoldHigh => thold_i1_ck, - HoldLow => thold_i1_ck, - CheckEnabled => - TRUE, - RefTransition => 'R', - HeaderMsg => InstancePath & "/sff2_x4", - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - VitalSetupHoldCheck ( - Violation => Tviol_cmd_ck_posedge, - TimingData => Tmkr_cmd_ck_posedge, - TestSignal => cmd_ipd, - TestSignalName => "cmd", - TestDelay => 0 ns, - RefSignal => ck_ipd, - RefSignalName => "ck", - RefDelay => 0 ns, - SetupHigh => tsetup_cmd_ck, - SetupLow => tsetup_cmd_ck, - HoldHigh => thold_cmd_ck, - HoldLow => thold_cmd_ck, - CheckEnabled => - TRUE, - RefTransition => 'R', - HeaderMsg => InstancePath & "/sff2_x4", - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - end if; - - ------------------------- - -- Functionality Section - ------------------------- - Violation := Tviol_i0_ck_posedge or Tviol_i1_ck_posedge or Tviol_cmd_ck_posedge; - VitalStateTable( - Result => q_zd, - PreviousDataIn => PrevData_q, - StateTable => sff2_x4_q_tab, - DataIn => ( - ck_delayed, i1_delayed, i0_delayed, cmd_delayed, ck_ipd)); - q_zd := Violation XOR q_zd; - i0_delayed := i0_ipd; - i1_delayed := i1_ipd; - cmd_delayed := cmd_ipd; - ck_delayed := ck_ipd; - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (ck_ipd'last_event, tpd_ck_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_sff2_x4_VITAL of sff2_x4 is - for VITAL - end for; -end CFG_sff2_x4_VITAL; - - ------ CELL ts_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ts_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_q : VitalDelayType01z := - (0.492 ns, 0.409 ns, 0.492 ns, 0.492 ns, 0.409 ns, 0.409 ns); - tpd_i_q : VitalDelayType01 := (0.475 ns, 0.444 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ts_x4 : entity is TRUE; -end ts_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ts_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd, cmd_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalBUFIF0 (data => i_ipd, - enable => (NOT cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01Z ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd_ipd'last_event, VitalExtendToFillDelay(tpd_cmd_q), TRUE), - 1 => (i_ipd'last_event, VitalExtendToFillDelay(tpd_i_q), TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING, - OutputMap => "UX01ZWLH-"); - -end process; - -end VITAL; - -configuration CFG_ts_x4_VITAL of ts_x4 is - for VITAL - end for; -end CFG_ts_x4_VITAL; - - ------ CELL ts_x8 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity ts_x8 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_cmd_q : VitalDelayType01z := - (0.626 ns, 0.466 ns, 0.626 ns, 0.626 ns, 0.466 ns, 0.466 ns); - tpd_i_q : VitalDelayType01 := (0.613 ns, 0.569 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of ts_x8 : entity is TRUE; -end ts_x8; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of ts_x8 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i_ipd : STD_ULOGIC := 'X'; - SIGNAL cmd_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i_ipd, i, tipd_i); - VitalWireDelay (cmd_ipd, cmd, tipd_cmd); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i_ipd, cmd_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := VitalBUFIF0 (data => i_ipd, - enable => (NOT cmd_ipd)); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01Z ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (cmd_ipd'last_event, VitalExtendToFillDelay(tpd_cmd_q), TRUE), - 1 => (i_ipd'last_event, VitalExtendToFillDelay(tpd_i_q), TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING, - OutputMap => "UX01ZWLH-"); - -end process; - -end VITAL; - -configuration CFG_ts_x8_VITAL of ts_x8 is - for VITAL - end for; -end CFG_ts_x8_VITAL; - - ------ CELL xr2_x1 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity xr2_x1 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.292 ns, 0.293 ns); - tpd_i1_q : VitalDelayType01 := (0.377 ns, 0.261 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of xr2_x1 : entity is TRUE; -end xr2_x1; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of xr2_x1 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) XOR (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_xr2_x1_VITAL of xr2_x1 is - for VITAL - end for; -end CFG_xr2_x1_VITAL; - - ------ CELL xr2_x4 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity xr2_x4 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True; - tpd_i0_q : VitalDelayType01 := (0.521 ns, 0.560 ns); - tpd_i1_q : VitalDelayType01 := (0.541 ns, 0.657 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -attribute VITAL_LEVEL0 of xr2_x4 : entity is TRUE; -end xr2_x4; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of xr2_x4 is - attribute VITAL_LEVEL1 of VITAL : architecture is TRUE; - - SIGNAL i0_ipd : STD_ULOGIC := 'X'; - SIGNAL i1_ipd : STD_ULOGIC := 'X'; - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - VitalWireDelay (i0_ipd, i0, tipd_i0); - VitalWireDelay (i1_ipd, i1, tipd_i1); - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - VITALBehavior : process (i0_ipd, i1_ipd) - - - -- functionality results - VARIABLE Results : STD_LOGIC_VECTOR(1 to 1) := (others => 'X'); - ALIAS q_zd : STD_LOGIC is Results(1); - - -- output glitch detection variables - VARIABLE q_GlitchData : VitalGlitchDataType; - - begin - - ------------------------- - -- Functionality Section - ------------------------- - q_zd := (i1_ipd) XOR (i0_ipd); - - ---------------------- - -- Path Delay Section - ---------------------- - VitalPathDelay01 ( - OutSignal => q, - GlitchData => q_GlitchData, - OutSignalName => "q", - OutTemp => q_zd, - Paths => (0 => (i0_ipd'last_event, tpd_i0_q, TRUE), - 1 => (i1_ipd'last_event, tpd_i1_q, TRUE)), - Mode => OnDetect, - Xon => Xon, - MsgOn => MsgOn, - MsgSeverity => WARNING); - -end process; - -end VITAL; - -configuration CFG_xr2_x4_VITAL of xr2_x4 is - for VITAL - end for; -end CFG_xr2_x4_VITAL; - - ------ CELL zero_x0 ----- -library IEEE; -use IEEE.STD_LOGIC_1164.all; -library IEEE; -use IEEE.VITAL_Timing.all; - - --- entity declaration -- -entity zero_x0 is - generic( - TimingChecksOn: Boolean := True; - InstancePath: STRING := "*"; - Xon: Boolean := False; - MsgOn: Boolean := True); - - port( - nq : out STD_ULOGIC := '0'); -attribute VITAL_LEVEL0 of zero_x0 : entity is TRUE; -end zero_x0; - --- architecture body -- -library IEEE; -use IEEE.VITAL_Primitives.all; -library sxlib; -use sxlib.VTABLES.all; -architecture VITAL of zero_x0 is - attribute VITAL_LEVEL0 of VITAL : architecture is TRUE; - - -begin - - --------------------- - -- INPUT PATH DELAYs - --------------------- - WireDelay : block - begin - -- empty - end block; - -------------------- - -- BEHAVIOR SECTION - -------------------- - nq <= '0'; - - -end VITAL; - -configuration CFG_zero_x0_VITAL of zero_x0 is - for VITAL - end for; -end CFG_zero_x0_VITAL; - - ----- end of library ---- diff --git a/alliance/share/cells/sxlib/sxlib_Vcomponents.vhd b/alliance/share/cells/sxlib/sxlib_Vcomponents.vhd deleted file mode 100644 index 5844b9e3..00000000 --- a/alliance/share/cells/sxlib/sxlib_Vcomponents.vhd +++ /dev/null @@ -1,2252 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_Vcomponents.vhd --- FILE CONTENTS: VITAL Component Package --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : --- HISTORY : --- ----------------------------------------------------------------- - -library IEEE; -use IEEE.STD_LOGIC_1164.all; --- synopsys translate_off - -library IEEE; -use IEEE.VITAL_Timing.all; --- synopsys translate_on - -package VCOMPONENTS is - -constant DefaultTimingChecksOn : Boolean := True; -constant DefaultXon : Boolean := False; -constant DefaultMsgOn : Boolean := True; - ------ Component a2_x2 ----- -component a2_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.261 ns, 0.388 ns); - tpd_i1_q : VitalDelayType01 := (0.203 ns, 0.434 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component a2_x4 ----- -component a2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.338 ns, 0.476 ns); - tpd_i1_q : VitalDelayType01 := (0.269 ns, 0.518 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component a3_x2 ----- -component a3_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.395 ns, 0.435 ns); - tpd_i1_q : VitalDelayType01 := (0.353 ns, 0.479 ns); - tpd_i2_q : VitalDelayType01 := (0.290 ns, 0.521 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component a3_x4 ----- -component a3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.478 ns, 0.514 ns); - tpd_i1_q : VitalDelayType01 := (0.428 ns, 0.554 ns); - tpd_i2_q : VitalDelayType01 := (0.356 ns, 0.592 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component a4_x2 ----- -component a4_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.374 ns, 0.578 ns); - tpd_i1_q : VitalDelayType01 := (0.441 ns, 0.539 ns); - tpd_i2_q : VitalDelayType01 := (0.482 ns, 0.498 ns); - tpd_i3_q : VitalDelayType01 := (0.506 ns, 0.455 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component a4_x4 ----- -component a4_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.505 ns, 0.650 ns); - tpd_i1_q : VitalDelayType01 := (0.578 ns, 0.614 ns); - tpd_i2_q : VitalDelayType01 := (0.627 ns, 0.576 ns); - tpd_i3_q : VitalDelayType01 := (0.661 ns, 0.538 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component an12_x1 ----- -component an12_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.200 ns, 0.168 ns); - tpd_i1_q : VitalDelayType01 := (0.285 ns, 0.405 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component an12_x4 ----- -component an12_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.461 ns, 0.471 ns); - tpd_i1_q : VitalDelayType01 := (0.269 ns, 0.518 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ao2o22_x2 ----- -component ao2o22_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.572 ns, 0.451 ns); - tpd_i1_q : VitalDelayType01 := (0.508 ns, 0.542 ns); - tpd_i2_q : VitalDelayType01 := (0.432 ns, 0.627 ns); - tpd_i3_q : VitalDelayType01 := (0.488 ns, 0.526 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ao2o22_x4 ----- -component ao2o22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.696 ns, 0.569 ns); - tpd_i1_q : VitalDelayType01 := (0.637 ns, 0.666 ns); - tpd_i2_q : VitalDelayType01 := (0.554 ns, 0.744 ns); - tpd_i3_q : VitalDelayType01 := (0.606 ns, 0.639 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ao22_x2 ----- -component ao22_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.558 ns, 0.447 ns); - tpd_i1_q : VitalDelayType01 := (0.493 ns, 0.526 ns); - tpd_i2_q : VitalDelayType01 := (0.420 ns, 0.425 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ao22_x4 ----- -component ao22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.674 ns, 0.552 ns); - tpd_i1_q : VitalDelayType01 := (0.615 ns, 0.647 ns); - tpd_i2_q : VitalDelayType01 := (0.526 ns, 0.505 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component buf_x2 ----- -component buf_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_q : VitalDelayType01 := (0.409 ns, 0.391 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component buf_x4 ----- -component buf_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_q : VitalDelayType01 := (0.379 ns, 0.409 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component buf_x8 ----- -component buf_x8 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_q : VitalDelayType01 := (0.343 ns, 0.396 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component inv_x1 ----- -component inv_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_nq : VitalDelayType01 := (0.101 ns, 0.139 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component inv_x2 ----- -component inv_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_nq : VitalDelayType01 := (0.069 ns, 0.163 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component inv_x4 ----- -component inv_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_nq : VitalDelayType01 := (0.071 ns, 0.143 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component inv_x8 ----- -component inv_x8 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i_nq : VitalDelayType01 := (0.086 ns, 0.133 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component mx2_x2 ----- -component mx2_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_q : VitalDelayType01 := (0.484 ns, 0.522 ns); - tpd_i0_q : VitalDelayType01 := (0.451 ns, 0.469 ns); - tpd_i1_q : VitalDelayType01 := (0.451 ns, 0.469 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component mx2_x4 ----- -component mx2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_q : VitalDelayType01 := (0.615 ns, 0.647 ns); - tpd_i0_q : VitalDelayType01 := (0.564 ns, 0.576 ns); - tpd_i1_q : VitalDelayType01 := (0.564 ns, 0.576 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component mx3_x2 ----- -component mx3_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd0_q : VitalDelayType01 := (0.573 ns, 0.680 ns); - tpd_cmd1_q : VitalDelayType01 := (0.664 ns, 0.817 ns); - tpd_i0_q : VitalDelayType01 := (0.538 ns, 0.658 ns); - tpd_i1_q : VitalDelayType01 := (0.654 ns, 0.808 ns); - tpd_i2_q : VitalDelayType01 := (0.654 ns, 0.808 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component mx3_x4 ----- -component mx3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd0_q : VitalDelayType01 := (0.683 ns, 0.779 ns); - tpd_cmd1_q : VitalDelayType01 := (0.792 ns, 0.967 ns); - tpd_i0_q : VitalDelayType01 := (0.640 ns, 0.774 ns); - tpd_i1_q : VitalDelayType01 := (0.770 ns, 0.948 ns); - tpd_i2_q : VitalDelayType01 := (0.770 ns, 0.948 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component na2_x1 ----- -component na2_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.059 ns, 0.288 ns); - tpd_i1_nq : VitalDelayType01 := (0.111 ns, 0.234 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component na2_x4 ----- -component na2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.412 ns, 0.552 ns); - tpd_i1_nq : VitalDelayType01 := (0.353 ns, 0.601 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component na3_x1 ----- -component na3_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.119 ns, 0.363 ns); - tpd_i1_nq : VitalDelayType01 := (0.171 ns, 0.316 ns); - tpd_i2_nq : VitalDelayType01 := (0.193 ns, 0.265 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component na3_x4 ----- -component na3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.556 ns, 0.601 ns); - tpd_i1_nq : VitalDelayType01 := (0.460 ns, 0.691 ns); - tpd_i2_nq : VitalDelayType01 := (0.519 ns, 0.647 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component na4_x1 ----- -component na4_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.179 ns, 0.438 ns); - tpd_i1_nq : VitalDelayType01 := (0.237 ns, 0.395 ns); - tpd_i2_nq : VitalDelayType01 := (0.269 ns, 0.350 ns); - tpd_i3_nq : VitalDelayType01 := (0.282 ns, 0.302 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component na4_x4 ----- -component na4_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.578 ns, 0.771 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.731 ns); - tpd_i2_nq : VitalDelayType01 := (0.681 ns, 0.689 ns); - tpd_i3_nq : VitalDelayType01 := (0.703 ns, 0.644 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nao2o22_x1 ----- -component nao2o22_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.294 ns, 0.226 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.237 ns, 0.307 ns); - tpd_i3_nq : VitalDelayType01 := (0.174 ns, 0.382 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nao2o22_x4 ----- -component nao2o22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.734 ns, 0.644 ns); - tpd_i1_nq : VitalDelayType01 := (0.666 ns, 0.717 ns); - tpd_i2_nq : VitalDelayType01 := (0.664 ns, 0.721 ns); - tpd_i3_nq : VitalDelayType01 := (0.607 ns, 0.807 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nao22_x1 ----- -component nao22_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.294 ns, 0.226 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.165 ns, 0.238 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nao22_x4 ----- -component nao22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.732 ns, 0.650 ns); - tpd_i1_nq : VitalDelayType01 := (0.664 ns, 0.723 ns); - tpd_i2_nq : VitalDelayType01 := (0.596 ns, 0.636 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nmx2_x1 ----- -component nmx2_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i0_nq : VitalDelayType01 := (0.217 ns, 0.256 ns); - tpd_i1_nq : VitalDelayType01 := (0.217 ns, 0.256 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nmx2_x4 ----- -component nmx2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_nq : VitalDelayType01 := (0.632 ns, 0.708 ns); - tpd_i0_nq : VitalDelayType01 := (0.610 ns, 0.653 ns); - tpd_i1_nq : VitalDelayType01 := (0.610 ns, 0.653 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nmx3_x1 ----- -component nmx3_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd0_nq : VitalDelayType01 := (0.356 ns, 0.495 ns); - tpd_cmd1_nq : VitalDelayType01 := (0.414 ns, 0.566 ns); - tpd_i0_nq : VitalDelayType01 := (0.315 ns, 0.441 ns); - tpd_i1_nq : VitalDelayType01 := (0.429 ns, 0.582 ns); - tpd_i2_nq : VitalDelayType01 := (0.429 ns, 0.582 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nmx3_x4 ----- -component nmx3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd0_nq : VitalDelayType01 := (0.790 ns, 0.936 ns); - tpd_cmd1_nq : VitalDelayType01 := (0.866 ns, 1.048 ns); - tpd_i0_nq : VitalDelayType01 := (0.748 ns, 0.900 ns); - tpd_i1_nq : VitalDelayType01 := (0.869 ns, 1.053 ns); - tpd_i2_nq : VitalDelayType01 := (0.869 ns, 1.053 ns); - tipd_cmd0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - cmd0 : in STD_ULOGIC; - cmd1 : in STD_ULOGIC; - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no2_x1 ----- -component no2_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.298 ns, 0.121 ns); - tpd_i1_nq : VitalDelayType01 := (0.193 ns, 0.161 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no2_x4 ----- -component no2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.618 ns, 0.447 ns); - tpd_i1_nq : VitalDelayType01 := (0.522 ns, 0.504 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no3_x1 ----- -component no3_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.318 ns, 0.246 ns); - tpd_i1_nq : VitalDelayType01 := (0.215 ns, 0.243 ns); - tpd_i2_nq : VitalDelayType01 := (0.407 ns, 0.192 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no3_x4 ----- -component no3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.722 ns, 0.561 ns); - tpd_i1_nq : VitalDelayType01 := (0.638 ns, 0.623 ns); - tpd_i2_nq : VitalDelayType01 := (0.545 ns, 0.640 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no4_x1 ----- -component no4_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.330 ns, 0.340 ns); - tpd_i1_nq : VitalDelayType01 := (0.230 ns, 0.320 ns); - tpd_i2_nq : VitalDelayType01 := (0.419 ns, 0.333 ns); - tpd_i3_nq : VitalDelayType01 := (0.499 ns, 0.271 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component no4_x4 ----- -component no4_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.656 ns, 0.777 ns); - tpd_i1_nq : VitalDelayType01 := (0.564 ns, 0.768 ns); - tpd_i2_nq : VitalDelayType01 := (0.739 ns, 0.761 ns); - tpd_i3_nq : VitalDelayType01 := (0.816 ns, 0.693 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a2a2a24_x1 ----- -component noa2a2a2a24_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.649 ns, 0.606 ns); - tpd_i1_nq : VitalDelayType01 := (0.775 ns, 0.562 ns); - tpd_i2_nq : VitalDelayType01 := (0.550 ns, 0.662 ns); - tpd_i3_nq : VitalDelayType01 := (0.667 ns, 0.616 ns); - tpd_i4_nq : VitalDelayType01 := (0.419 ns, 0.613 ns); - tpd_i5_nq : VitalDelayType01 := (0.329 ns, 0.662 ns); - tpd_i6_nq : VitalDelayType01 := (0.270 ns, 0.535 ns); - tpd_i7_nq : VitalDelayType01 := (0.200 ns, 0.591 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a2a2a24_x4 ----- -component noa2a2a2a24_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.966 ns, 1.049 ns); - tpd_i1_nq : VitalDelayType01 := (1.097 ns, 1.005 ns); - tpd_i2_nq : VitalDelayType01 := (0.867 ns, 1.106 ns); - tpd_i3_nq : VitalDelayType01 := (0.990 ns, 1.061 ns); - tpd_i4_nq : VitalDelayType01 := (0.748 ns, 1.061 ns); - tpd_i5_nq : VitalDelayType01 := (0.649 ns, 1.109 ns); - tpd_i6_nq : VitalDelayType01 := (0.606 ns, 0.999 ns); - tpd_i7_nq : VitalDelayType01 := (0.525 ns, 1.052 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a2a23_x1 ----- -component noa2a2a23_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.525 ns, 0.425 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.388 ns); - tpd_i2_nq : VitalDelayType01 := (0.307 ns, 0.479 ns); - tpd_i3_nq : VitalDelayType01 := (0.398 ns, 0.438 ns); - tpd_i4_nq : VitalDelayType01 := (0.250 ns, 0.416 ns); - tpd_i5_nq : VitalDelayType01 := (0.178 ns, 0.464 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a2a23_x4 ----- -component noa2a2a23_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.834 ns, 0.814 ns); - tpd_i1_nq : VitalDelayType01 := (0.955 ns, 0.778 ns); - tpd_i2_nq : VitalDelayType01 := (0.620 ns, 0.873 ns); - tpd_i3_nq : VitalDelayType01 := (0.716 ns, 0.833 ns); - tpd_i4_nq : VitalDelayType01 := (0.574 ns, 0.819 ns); - tpd_i5_nq : VitalDelayType01 := (0.496 ns, 0.865 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a22_x1 ----- -component noa2a22_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.151 ns, 0.327 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.284 ns, 0.289 ns); - tpd_i3_nq : VitalDelayType01 := (0.372 ns, 0.256 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2a22_x4 ----- -component noa2a22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.562 ns, 0.745 ns); - tpd_i1_nq : VitalDelayType01 := (0.646 ns, 0.714 ns); - tpd_i2_nq : VitalDelayType01 := (0.701 ns, 0.703 ns); - tpd_i3_nq : VitalDelayType01 := (0.805 ns, 0.677 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2ao222_x1 ----- -component noa2ao222_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.348 ns, 0.422 ns); - tpd_i1_nq : VitalDelayType01 := (0.440 ns, 0.378 ns); - tpd_i2_nq : VitalDelayType01 := (0.186 ns, 0.473 ns); - tpd_i3_nq : VitalDelayType01 := (0.256 ns, 0.459 ns); - tpd_i4_nq : VitalDelayType01 := (0.240 ns, 0.309 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa2ao222_x4 ----- -component noa2ao222_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.684 ns, 0.801 ns); - tpd_i1_nq : VitalDelayType01 := (0.780 ns, 0.758 ns); - tpd_i2_nq : VitalDelayType01 := (0.638 ns, 0.809 ns); - tpd_i3_nq : VitalDelayType01 := (0.732 ns, 0.795 ns); - tpd_i4_nq : VitalDelayType01 := (0.718 ns, 0.664 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa3ao322_x1 ----- -component noa3ao322_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.396 ns, 0.616 ns); - tpd_i1_nq : VitalDelayType01 := (0.486 ns, 0.552 ns); - tpd_i2_nq : VitalDelayType01 := (0.546 ns, 0.488 ns); - tpd_i3_nq : VitalDelayType01 := (0.196 ns, 0.599 ns); - tpd_i4_nq : VitalDelayType01 := (0.264 ns, 0.608 ns); - tpd_i5_nq : VitalDelayType01 := (0.328 ns, 0.581 ns); - tpd_i6_nq : VitalDelayType01 := (0.246 ns, 0.311 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa3ao322_x4 ----- -component noa3ao322_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.819 ns, 0.987 ns); - tpd_i1_nq : VitalDelayType01 := (0.914 ns, 0.931 ns); - tpd_i2_nq : VitalDelayType01 := (0.990 ns, 0.874 ns); - tpd_i3_nq : VitalDelayType01 := (0.729 ns, 0.926 ns); - tpd_i4_nq : VitalDelayType01 := (0.821 ns, 0.924 ns); - tpd_i5_nq : VitalDelayType01 := (0.907 ns, 0.900 ns); - tpd_i6_nq : VitalDelayType01 := (0.738 ns, 0.718 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa22_x1 ----- -component noa22_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.151 ns, 0.327 ns); - tpd_i1_nq : VitalDelayType01 := (0.218 ns, 0.287 ns); - tpd_i2_nq : VitalDelayType01 := (0.218 ns, 0.241 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component noa22_x4 ----- -component noa22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.550 ns, 0.740 ns); - tpd_i1_nq : VitalDelayType01 := (0.643 ns, 0.709 ns); - tpd_i2_nq : VitalDelayType01 := (0.610 ns, 0.646 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nts_x1 ----- -component nts_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_nq : VitalDelayType01z := - (0.249 ns, 0.041 ns, 0.249 ns, 0.249 ns, 0.041 ns, 0.041 ns); - tpd_i_nq : VitalDelayType01 := (0.169 ns, 0.201 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nts_x2 ----- -component nts_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_nq : VitalDelayType01z := - (0.330 ns, 0.033 ns, 0.330 ns, 0.330 ns, 0.033 ns, 0.033 ns); - tpd_i_nq : VitalDelayType01 := (0.167 ns, 0.201 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nxr2_x1 ----- -component nxr2_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.288 ns, 0.293 ns); - tpd_i1_nq : VitalDelayType01 := (0.156 ns, 0.327 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component nxr2_x4 ----- -component nxr2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_nq : VitalDelayType01 := (0.522 ns, 0.553 ns); - tpd_i1_nq : VitalDelayType01 := (0.553 ns, 0.542 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - nq : out STD_ULOGIC); -end component; - - ------ Component o2_x2 ----- -component o2_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.406 ns, 0.310 ns); - tpd_i1_q : VitalDelayType01 := (0.335 ns, 0.364 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component o2_x4 ----- -component o2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.491 ns, 0.394 ns); - tpd_i1_q : VitalDelayType01 := (0.427 ns, 0.464 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component o3_x2 ----- -component o3_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.494 ns, 0.407 ns); - tpd_i1_q : VitalDelayType01 := (0.430 ns, 0.482 ns); - tpd_i2_q : VitalDelayType01 := (0.360 ns, 0.506 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component o3_x4 ----- -component o3_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.569 ns, 0.501 ns); - tpd_i1_q : VitalDelayType01 := (0.510 ns, 0.585 ns); - tpd_i2_q : VitalDelayType01 := (0.447 ns, 0.622 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component o4_x2 ----- -component o4_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.508 ns, 0.601 ns); - tpd_i1_q : VitalDelayType01 := (0.446 ns, 0.631 ns); - tpd_i2_q : VitalDelayType01 := (0.567 ns, 0.531 ns); - tpd_i3_q : VitalDelayType01 := (0.378 ns, 0.626 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component o4_x4 ----- -component o4_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.574 ns, 0.638 ns); - tpd_i1_q : VitalDelayType01 := (0.492 ns, 0.650 ns); - tpd_i2_q : VitalDelayType01 := (0.649 ns, 0.611 ns); - tpd_i3_q : VitalDelayType01 := (0.721 ns, 0.536 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a2a2a24_x2 ----- -component oa2a2a2a24_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.780 ns, 0.797 ns); - tpd_i1_q : VitalDelayType01 := (0.909 ns, 0.753 ns); - tpd_i2_q : VitalDelayType01 := (0.682 ns, 0.856 ns); - tpd_i3_q : VitalDelayType01 := (0.803 ns, 0.810 ns); - tpd_i4_q : VitalDelayType01 := (0.565 ns, 0.813 ns); - tpd_i5_q : VitalDelayType01 := (0.467 ns, 0.861 ns); - tpd_i6_q : VitalDelayType01 := (0.426 ns, 0.748 ns); - tpd_i7_q : VitalDelayType01 := (0.346 ns, 0.800 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a2a2a24_x4 ----- -component oa2a2a2a24_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.823 ns, 0.879 ns); - tpd_i1_q : VitalDelayType01 := (0.955 ns, 0.835 ns); - tpd_i2_q : VitalDelayType01 := (0.726 ns, 0.940 ns); - tpd_i3_q : VitalDelayType01 := (0.851 ns, 0.895 ns); - tpd_i4_q : VitalDelayType01 := (0.619 ns, 0.902 ns); - tpd_i5_q : VitalDelayType01 := (0.515 ns, 0.949 ns); - tpd_i6_q : VitalDelayType01 := (0.487 ns, 0.845 ns); - tpd_i7_q : VitalDelayType01 := (0.399 ns, 0.895 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i7 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - i7 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a2a23_x2 ----- -component oa2a2a23_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.653 ns, 0.578 ns); - tpd_i1_q : VitalDelayType01 := (0.775 ns, 0.542 ns); - tpd_i2_q : VitalDelayType01 := (0.441 ns, 0.639 ns); - tpd_i3_q : VitalDelayType01 := (0.540 ns, 0.600 ns); - tpd_i4_q : VitalDelayType01 := (0.402 ns, 0.591 ns); - tpd_i5_q : VitalDelayType01 := (0.321 ns, 0.636 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a2a23_x4 ----- -component oa2a2a23_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.699 ns, 0.648 ns); - tpd_i1_q : VitalDelayType01 := (0.822 ns, 0.613 ns); - tpd_i2_q : VitalDelayType01 := (0.493 ns, 0.715 ns); - tpd_i3_q : VitalDelayType01 := (0.594 ns, 0.677 ns); - tpd_i4_q : VitalDelayType01 := (0.464 ns, 0.673 ns); - tpd_i5_q : VitalDelayType01 := (0.379 ns, 0.714 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a22_x2 ----- -component oa2a22_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.403 ns, 0.564 ns); - tpd_i1_q : VitalDelayType01 := (0.495 ns, 0.534 ns); - tpd_i2_q : VitalDelayType01 := (0.646 ns, 0.487 ns); - tpd_i3_q : VitalDelayType01 := (0.537 ns, 0.512 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2a22_x4 ----- -component oa2a22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.519 ns, 0.696 ns); - tpd_i1_q : VitalDelayType01 := (0.624 ns, 0.669 ns); - tpd_i2_q : VitalDelayType01 := (0.763 ns, 0.596 ns); - tpd_i3_q : VitalDelayType01 := (0.644 ns, 0.619 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2ao222_x2 ----- -component oa2ao222_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.495 ns, 0.581 ns); - tpd_i1_q : VitalDelayType01 := (0.598 ns, 0.539 ns); - tpd_i2_q : VitalDelayType01 := (0.464 ns, 0.604 ns); - tpd_i3_q : VitalDelayType01 := (0.556 ns, 0.578 ns); - tpd_i4_q : VitalDelayType01 := (0.558 ns, 0.453 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa2ao222_x4 ----- -component oa2ao222_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.553 ns, 0.657 ns); - tpd_i1_q : VitalDelayType01 := (0.662 ns, 0.616 ns); - tpd_i2_q : VitalDelayType01 := (0.552 ns, 0.693 ns); - tpd_i3_q : VitalDelayType01 := (0.640 ns, 0.660 ns); - tpd_i4_q : VitalDelayType01 := (0.656 ns, 0.529 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa3ao322_x2 ----- -component oa3ao322_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.638 ns, 0.820 ns); - tpd_i1_q : VitalDelayType01 := (0.735 ns, 0.764 ns); - tpd_i2_q : VitalDelayType01 := (0.806 ns, 0.707 ns); - tpd_i3_q : VitalDelayType01 := (0.560 ns, 0.765 ns); - tpd_i4_q : VitalDelayType01 := (0.649 ns, 0.760 ns); - tpd_i5_q : VitalDelayType01 := (0.734 ns, 0.734 ns); - tpd_i6_q : VitalDelayType01 := (0.563 ns, 0.540 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa3ao322_x4 ----- -component oa3ao322_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.717 ns, 0.946 ns); - tpd_i1_q : VitalDelayType01 := (0.818 ns, 0.890 ns); - tpd_i2_q : VitalDelayType01 := (0.894 ns, 0.834 ns); - tpd_i3_q : VitalDelayType01 := (0.673 ns, 0.898 ns); - tpd_i4_q : VitalDelayType01 := (0.758 ns, 0.896 ns); - tpd_i5_q : VitalDelayType01 := (0.839 ns, 0.865 ns); - tpd_i6_q : VitalDelayType01 := (0.684 ns, 0.651 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i3 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i4 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i5 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i6 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - i3 : in STD_ULOGIC; - i4 : in STD_ULOGIC; - i5 : in STD_ULOGIC; - i6 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa22_x2 ----- -component oa22_x2 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.390 ns, 0.555 ns); - tpd_i1_q : VitalDelayType01 := (0.488 ns, 0.525 ns); - tpd_i2_q : VitalDelayType01 := (0.438 ns, 0.454 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component oa22_x4 ----- -component oa22_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.511 ns, 0.677 ns); - tpd_i1_q : VitalDelayType01 := (0.615 ns, 0.650 ns); - tpd_i2_q : VitalDelayType01 := (0.523 ns, 0.571 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i2 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - i2 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component on12_x1 ----- -component on12_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.111 ns, 0.234 ns); - tpd_i1_q : VitalDelayType01 := (0.314 ns, 0.291 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component on12_x4 ----- -component on12_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.474 ns, 0.499 ns); - tpd_i1_q : VitalDelayType01 := (0.491 ns, 0.394 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component one_x0 ----- -component one_x0 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn); - --- synopsys translate_on - port( - q : out STD_ULOGIC := '1'); -end component; - - ------ Component sff1_x4 ----- -component sff1_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_ck_q : VitalDelayType01 := (0.500 ns, 0.500 ns); - tsetup_i_ck : VitalDelayType := 0.585 ns; - thold_i_ck : VitalDelayType := 0.000 ns; - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_ck : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - ck : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component sff2_x4 ----- -component sff2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_ck_q : VitalDelayType01 := (0.500 ns, 0.500 ns); - tsetup_i0_ck : VitalDelayType := 0.764 ns; - thold_i0_ck : VitalDelayType := 0.000 ns; - tsetup_i1_ck : VitalDelayType := 0.764 ns; - thold_i1_ck : VitalDelayType := 0.000 ns; - tsetup_cmd_ck : VitalDelayType := 0.833 ns; - thold_cmd_ck : VitalDelayType := 0.000 ns; - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_ck : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - cmd : in STD_ULOGIC; - ck : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ts_x4 ----- -component ts_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_q : VitalDelayType01z := - (0.492 ns, 0.409 ns, 0.492 ns, 0.492 ns, 0.409 ns, 0.409 ns); - tpd_i_q : VitalDelayType01 := (0.475 ns, 0.444 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component ts_x8 ----- -component ts_x8 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_cmd_q : VitalDelayType01z := - (0.626 ns, 0.466 ns, 0.626 ns, 0.626 ns, 0.466 ns, 0.466 ns); - tpd_i_q : VitalDelayType01 := (0.613 ns, 0.569 ns); - tipd_i : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_cmd : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i : in STD_ULOGIC; - cmd : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component xr2_x1 ----- -component xr2_x1 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.292 ns, 0.293 ns); - tpd_i1_q : VitalDelayType01 := (0.377 ns, 0.261 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component xr2_x4 ----- -component xr2_x4 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn; - tpd_i0_q : VitalDelayType01 := (0.521 ns, 0.560 ns); - tpd_i1_q : VitalDelayType01 := (0.541 ns, 0.657 ns); - tipd_i0 : VitalDelayType01 := (0.000 ns, 0.000 ns); - tipd_i1 : VitalDelayType01 := (0.000 ns, 0.000 ns)); - --- synopsys translate_on - port( - i0 : in STD_ULOGIC; - i1 : in STD_ULOGIC; - q : out STD_ULOGIC); -end component; - - ------ Component zero_x0 ----- -component zero_x0 --- synopsys translate_off - generic( - TimingChecksOn: Boolean := DefaultTimingChecksOn; - InstancePath: STRING := "*"; - Xon: Boolean := DefaultXon; - MsgOn: Boolean := DefaultMsgOn); - --- synopsys translate_on - port( - nq : out STD_ULOGIC := '0'); -end component; - - -end VCOMPONENTS; - ----- end of VITAL components library ---- diff --git a/alliance/share/cells/sxlib/sxlib_Vtables.vhd b/alliance/share/cells/sxlib/sxlib_Vtables.vhd deleted file mode 100644 index 85db0e88..00000000 --- a/alliance/share/cells/sxlib/sxlib_Vtables.vhd +++ /dev/null @@ -1,58 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_Vtables.vhd --- FILE CONTENTS: VITAL Table Package --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : --- HISTORY : --- ----------------------------------------------------------------- - -library IEEE; -use IEEE.STD_LOGIC_1164.all; --- synopsys translate_off - -library IEEE; -use IEEE.VITAL_Timing.all; -use IEEE.VITAL_Primitives.all; --- synopsys translate_on - -package VTABLES is - - CONSTANT L : VitalTableSymbolType := '0'; - CONSTANT H : VitalTableSymbolType := '1'; - CONSTANT x : VitalTableSymbolType := '-'; - CONSTANT S : VitalTableSymbolType := 'S'; - CONSTANT R : VitalTableSymbolType := '/'; - CONSTANT U : VitalTableSymbolType := 'X'; - CONSTANT V : VitalTableSymbolType := 'B'; -- valid clock signal (non-rising) - - CONSTANT sff1_x4_q_tab : VitalStateTableType := ( - ( L, L, H, x, L ), - ( L, H, H, x, H ), - ( H, x, x, x, S ), - ( x, x, L, x, S )); - - CONSTANT sff2_x4_q_tab : VitalStateTableType := ( - ( L, L, L, x, H, x, L ), - ( L, L, x, H, H, x, L ), - ( L, H, H, x, H, x, H ), - ( L, H, x, H, H, x, H ), - ( L, x, L, L, H, x, L ), - ( L, x, H, L, H, x, H ), - ( H, x, x, x, x, x, S ), - ( x, x, x, x, L, x, S )); - - -end VTABLES; - ----- end of VITAL tables library ---- diff --git a/alliance/share/cells/sxlib/sxlib_components.vhd b/alliance/share/cells/sxlib/sxlib_components.vhd deleted file mode 100644 index 0978efc2..00000000 --- a/alliance/share/cells/sxlib/sxlib_components.vhd +++ /dev/null @@ -1,2677 +0,0 @@ - ----------------------------------------------------------------- --- --- Created by the Synopsys Library Compiler 1999.10 --- FILENAME : sxlib_components.vhd --- FILE CONTENTS: Component Package --- DATE CREATED : Mon May 7 10:19:50 2001 --- --- LIBRARY : sxlib --- DATE ENTERED : Thu Dec 21 11:24:55 MET 2000 --- REVISION : 1.200000 --- TECHNOLOGY : cmos --- TIME SCALE : 1 ns --- LOGIC SYSTEM : IEEE-1164 --- NOTES : --- HISTORY : --- ----------------------------------------------------------------- - -library IEEE; -use IEEE.STD_LOGIC_1164.all; --- synopsys translate_off -use IEEE.GS_TYPES.sdt_values_t; --- synopsys translate_on - -package COMPONENTS is - -constant Default_Timing_mesg : Boolean := True; -constant Default_Timing_xgen : Boolean := False; - ------ Component a2_x2 ----- -component a2_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.261 ns; - tpdi0_q_F : Time := 0.388 ns; - tpdi1_q_R : Time := 0.203 ns; - tpdi1_q_F : Time := 0.434 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component a2_x4 ----- -component a2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.338 ns; - tpdi0_q_F : Time := 0.476 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component a3_x2 ----- -component a3_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.395 ns; - tpdi0_q_F : Time := 0.435 ns; - tpdi1_q_R : Time := 0.353 ns; - tpdi1_q_F : Time := 0.479 ns; - tpdi2_q_R : Time := 0.290 ns; - tpdi2_q_F : Time := 0.521 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component a3_x4 ----- -component a3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.478 ns; - tpdi0_q_F : Time := 0.514 ns; - tpdi1_q_R : Time := 0.428 ns; - tpdi1_q_F : Time := 0.554 ns; - tpdi2_q_R : Time := 0.356 ns; - tpdi2_q_F : Time := 0.592 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component a4_x2 ----- -component a4_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.374 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.441 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.482 ns; - tpdi2_q_F : Time := 0.498 ns; - tpdi3_q_R : Time := 0.506 ns; - tpdi3_q_F : Time := 0.455 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component a4_x4 ----- -component a4_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.505 ns; - tpdi0_q_F : Time := 0.650 ns; - tpdi1_q_R : Time := 0.578 ns; - tpdi1_q_F : Time := 0.614 ns; - tpdi2_q_R : Time := 0.627 ns; - tpdi2_q_F : Time := 0.576 ns; - tpdi3_q_R : Time := 0.661 ns; - tpdi3_q_F : Time := 0.538 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component an12_x1 ----- -component an12_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.200 ns; - tpdi0_q_F : Time := 0.168 ns; - tpdi1_q_R : Time := 0.285 ns; - tpdi1_q_F : Time := 0.405 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component an12_x4 ----- -component an12_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.461 ns; - tpdi0_q_F : Time := 0.471 ns; - tpdi1_q_R : Time := 0.269 ns; - tpdi1_q_F : Time := 0.518 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ao2o22_x2 ----- -component ao2o22_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.572 ns; - tpdi0_q_F : Time := 0.451 ns; - tpdi1_q_R : Time := 0.508 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.432 ns; - tpdi2_q_F : Time := 0.627 ns; - tpdi3_q_R : Time := 0.488 ns; - tpdi3_q_F : Time := 0.526 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ao2o22_x4 ----- -component ao2o22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.696 ns; - tpdi0_q_F : Time := 0.569 ns; - tpdi1_q_R : Time := 0.637 ns; - tpdi1_q_F : Time := 0.666 ns; - tpdi2_q_R : Time := 0.554 ns; - tpdi2_q_F : Time := 0.744 ns; - tpdi3_q_R : Time := 0.606 ns; - tpdi3_q_F : Time := 0.639 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ao22_x2 ----- -component ao22_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.558 ns; - tpdi0_q_F : Time := 0.447 ns; - tpdi1_q_R : Time := 0.493 ns; - tpdi1_q_F : Time := 0.526 ns; - tpdi2_q_R : Time := 0.420 ns; - tpdi2_q_F : Time := 0.425 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ao22_x4 ----- -component ao22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.674 ns; - tpdi0_q_F : Time := 0.552 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.647 ns; - tpdi2_q_R : Time := 0.526 ns; - tpdi2_q_F : Time := 0.505 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component buf_x2 ----- -component buf_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_q_R : Time := 0.409 ns; - tpdi_q_F : Time := 0.391 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component buf_x4 ----- -component buf_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_q_R : Time := 0.379 ns; - tpdi_q_F : Time := 0.409 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component buf_x8 ----- -component buf_x8 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_q_R : Time := 0.343 ns; - tpdi_q_F : Time := 0.396 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component inv_x1 ----- -component inv_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_nq_R : Time := 0.101 ns; - tpdi_nq_F : Time := 0.139 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component inv_x2 ----- -component inv_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_nq_R : Time := 0.069 ns; - tpdi_nq_F : Time := 0.163 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component inv_x4 ----- -component inv_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_nq_R : Time := 0.071 ns; - tpdi_nq_F : Time := 0.143 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component inv_x8 ----- -component inv_x8 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi_nq_R : Time := 0.086 ns; - tpdi_nq_F : Time := 0.133 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component mx2_x2 ----- -component mx2_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_q_R : Time := 0.484 ns; - tpdcmd_q_F : Time := 0.522 ns; - tpdi0_q_R : Time := 0.451 ns; - tpdi0_q_F : Time := 0.469 ns; - tpdi1_q_R : Time := 0.451 ns; - tpdi1_q_F : Time := 0.469 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component mx2_x4 ----- -component mx2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_q_R : Time := 0.615 ns; - tpdcmd_q_F : Time := 0.647 ns; - tpdi0_q_R : Time := 0.564 ns; - tpdi0_q_F : Time := 0.576 ns; - tpdi1_q_R : Time := 0.564 ns; - tpdi1_q_F : Time := 0.576 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component mx3_x2 ----- -component mx3_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd0_q_R : Time := 0.573 ns; - tpdcmd0_q_F : Time := 0.680 ns; - tpdcmd1_q_R : Time := 0.664 ns; - tpdcmd1_q_F : Time := 0.817 ns; - tpdi0_q_R : Time := 0.538 ns; - tpdi0_q_F : Time := 0.658 ns; - tpdi1_q_R : Time := 0.654 ns; - tpdi1_q_F : Time := 0.808 ns; - tpdi2_q_R : Time := 0.654 ns; - tpdi2_q_F : Time := 0.808 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component mx3_x4 ----- -component mx3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd0_q_R : Time := 0.683 ns; - tpdcmd0_q_F : Time := 0.779 ns; - tpdcmd1_q_R : Time := 0.792 ns; - tpdcmd1_q_F : Time := 0.967 ns; - tpdi0_q_R : Time := 0.640 ns; - tpdi0_q_F : Time := 0.774 ns; - tpdi1_q_R : Time := 0.770 ns; - tpdi1_q_F : Time := 0.948 ns; - tpdi2_q_R : Time := 0.770 ns; - tpdi2_q_F : Time := 0.948 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component na2_x1 ----- -component na2_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.059 ns; - tpdi0_nq_F : Time := 0.288 ns; - tpdi1_nq_R : Time := 0.111 ns; - tpdi1_nq_F : Time := 0.234 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component na2_x4 ----- -component na2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.412 ns; - tpdi0_nq_F : Time := 0.552 ns; - tpdi1_nq_R : Time := 0.353 ns; - tpdi1_nq_F : Time := 0.601 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component na3_x1 ----- -component na3_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.119 ns; - tpdi0_nq_F : Time := 0.363 ns; - tpdi1_nq_R : Time := 0.171 ns; - tpdi1_nq_F : Time := 0.316 ns; - tpdi2_nq_R : Time := 0.193 ns; - tpdi2_nq_F : Time := 0.265 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component na3_x4 ----- -component na3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.556 ns; - tpdi0_nq_F : Time := 0.601 ns; - tpdi1_nq_R : Time := 0.460 ns; - tpdi1_nq_F : Time := 0.691 ns; - tpdi2_nq_R : Time := 0.519 ns; - tpdi2_nq_F : Time := 0.647 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component na4_x1 ----- -component na4_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.179 ns; - tpdi0_nq_F : Time := 0.438 ns; - tpdi1_nq_R : Time := 0.237 ns; - tpdi1_nq_F : Time := 0.395 ns; - tpdi2_nq_R : Time := 0.269 ns; - tpdi2_nq_F : Time := 0.350 ns; - tpdi3_nq_R : Time := 0.282 ns; - tpdi3_nq_F : Time := 0.302 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component na4_x4 ----- -component na4_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.578 ns; - tpdi0_nq_F : Time := 0.771 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.731 ns; - tpdi2_nq_R : Time := 0.681 ns; - tpdi2_nq_F : Time := 0.689 ns; - tpdi3_nq_R : Time := 0.703 ns; - tpdi3_nq_F : Time := 0.644 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nao2o22_x1 ----- -component nao2o22_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.237 ns; - tpdi2_nq_F : Time := 0.307 ns; - tpdi3_nq_R : Time := 0.174 ns; - tpdi3_nq_F : Time := 0.382 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nao2o22_x4 ----- -component nao2o22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.734 ns; - tpdi0_nq_F : Time := 0.644 ns; - tpdi1_nq_R : Time := 0.666 ns; - tpdi1_nq_F : Time := 0.717 ns; - tpdi2_nq_R : Time := 0.664 ns; - tpdi2_nq_F : Time := 0.721 ns; - tpdi3_nq_R : Time := 0.607 ns; - tpdi3_nq_F : Time := 0.807 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nao22_x1 ----- -component nao22_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.294 ns; - tpdi0_nq_F : Time := 0.226 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.165 ns; - tpdi2_nq_F : Time := 0.238 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nao22_x4 ----- -component nao22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.732 ns; - tpdi0_nq_F : Time := 0.650 ns; - tpdi1_nq_R : Time := 0.664 ns; - tpdi1_nq_F : Time := 0.723 ns; - tpdi2_nq_R : Time := 0.596 ns; - tpdi2_nq_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nmx2_x1 ----- -component nmx2_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_nq_R : Time := 0.218 ns; - tpdcmd_nq_F : Time := 0.287 ns; - tpdi0_nq_R : Time := 0.217 ns; - tpdi0_nq_F : Time := 0.256 ns; - tpdi1_nq_R : Time := 0.217 ns; - tpdi1_nq_F : Time := 0.256 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nmx2_x4 ----- -component nmx2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_nq_R : Time := 0.632 ns; - tpdcmd_nq_F : Time := 0.708 ns; - tpdi0_nq_R : Time := 0.610 ns; - tpdi0_nq_F : Time := 0.653 ns; - tpdi1_nq_R : Time := 0.610 ns; - tpdi1_nq_F : Time := 0.653 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nmx3_x1 ----- -component nmx3_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd0_nq_R : Time := 0.356 ns; - tpdcmd0_nq_F : Time := 0.495 ns; - tpdcmd1_nq_R : Time := 0.414 ns; - tpdcmd1_nq_F : Time := 0.566 ns; - tpdi0_nq_R : Time := 0.315 ns; - tpdi0_nq_F : Time := 0.441 ns; - tpdi1_nq_R : Time := 0.429 ns; - tpdi1_nq_F : Time := 0.582 ns; - tpdi2_nq_R : Time := 0.429 ns; - tpdi2_nq_F : Time := 0.582 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nmx3_x4 ----- -component nmx3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd0_nq_R : Time := 0.790 ns; - tpdcmd0_nq_F : Time := 0.936 ns; - tpdcmd1_nq_R : Time := 0.866 ns; - tpdcmd1_nq_F : Time := 1.048 ns; - tpdi0_nq_R : Time := 0.748 ns; - tpdi0_nq_F : Time := 0.900 ns; - tpdi1_nq_R : Time := 0.869 ns; - tpdi1_nq_F : Time := 1.053 ns; - tpdi2_nq_R : Time := 0.869 ns; - tpdi2_nq_F : Time := 1.053 ns; - twdcmd0_R : Time := 0.000 ns; - twdcmd0_F : Time := 0.000 ns; - twdcmd1_R : Time := 0.000 ns; - twdcmd1_F : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - cmd0 : in STD_LOGIC; - cmd1 : in STD_LOGIC; - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no2_x1 ----- -component no2_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.298 ns; - tpdi0_nq_F : Time := 0.121 ns; - tpdi1_nq_R : Time := 0.193 ns; - tpdi1_nq_F : Time := 0.161 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no2_x4 ----- -component no2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.618 ns; - tpdi0_nq_F : Time := 0.447 ns; - tpdi1_nq_R : Time := 0.522 ns; - tpdi1_nq_F : Time := 0.504 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no3_x1 ----- -component no3_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.318 ns; - tpdi0_nq_F : Time := 0.246 ns; - tpdi1_nq_R : Time := 0.215 ns; - tpdi1_nq_F : Time := 0.243 ns; - tpdi2_nq_R : Time := 0.407 ns; - tpdi2_nq_F : Time := 0.192 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no3_x4 ----- -component no3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.722 ns; - tpdi0_nq_F : Time := 0.561 ns; - tpdi1_nq_R : Time := 0.638 ns; - tpdi1_nq_F : Time := 0.623 ns; - tpdi2_nq_R : Time := 0.545 ns; - tpdi2_nq_F : Time := 0.640 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no4_x1 ----- -component no4_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.330 ns; - tpdi0_nq_F : Time := 0.340 ns; - tpdi1_nq_R : Time := 0.230 ns; - tpdi1_nq_F : Time := 0.320 ns; - tpdi2_nq_R : Time := 0.419 ns; - tpdi2_nq_F : Time := 0.333 ns; - tpdi3_nq_R : Time := 0.499 ns; - tpdi3_nq_F : Time := 0.271 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component no4_x4 ----- -component no4_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.656 ns; - tpdi0_nq_F : Time := 0.777 ns; - tpdi1_nq_R : Time := 0.564 ns; - tpdi1_nq_F : Time := 0.768 ns; - tpdi2_nq_R : Time := 0.739 ns; - tpdi2_nq_F : Time := 0.761 ns; - tpdi3_nq_R : Time := 0.816 ns; - tpdi3_nq_F : Time := 0.693 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a2a2a24_x1 ----- -component noa2a2a2a24_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.649 ns; - tpdi0_nq_F : Time := 0.606 ns; - tpdi1_nq_R : Time := 0.775 ns; - tpdi1_nq_F : Time := 0.562 ns; - tpdi2_nq_R : Time := 0.550 ns; - tpdi2_nq_F : Time := 0.662 ns; - tpdi3_nq_R : Time := 0.667 ns; - tpdi3_nq_F : Time := 0.616 ns; - tpdi4_nq_R : Time := 0.419 ns; - tpdi4_nq_F : Time := 0.613 ns; - tpdi5_nq_R : Time := 0.329 ns; - tpdi5_nq_F : Time := 0.662 ns; - tpdi6_nq_R : Time := 0.270 ns; - tpdi6_nq_F : Time := 0.535 ns; - tpdi7_nq_R : Time := 0.200 ns; - tpdi7_nq_F : Time := 0.591 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a2a2a24_x4 ----- -component noa2a2a2a24_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.966 ns; - tpdi0_nq_F : Time := 1.049 ns; - tpdi1_nq_R : Time := 1.097 ns; - tpdi1_nq_F : Time := 1.005 ns; - tpdi2_nq_R : Time := 0.867 ns; - tpdi2_nq_F : Time := 1.106 ns; - tpdi3_nq_R : Time := 0.990 ns; - tpdi3_nq_F : Time := 1.061 ns; - tpdi4_nq_R : Time := 0.748 ns; - tpdi4_nq_F : Time := 1.061 ns; - tpdi5_nq_R : Time := 0.649 ns; - tpdi5_nq_F : Time := 1.109 ns; - tpdi6_nq_R : Time := 0.606 ns; - tpdi6_nq_F : Time := 0.999 ns; - tpdi7_nq_R : Time := 0.525 ns; - tpdi7_nq_F : Time := 1.052 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a2a23_x1 ----- -component noa2a2a23_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.525 ns; - tpdi0_nq_F : Time := 0.425 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.388 ns; - tpdi2_nq_R : Time := 0.307 ns; - tpdi2_nq_F : Time := 0.479 ns; - tpdi3_nq_R : Time := 0.398 ns; - tpdi3_nq_F : Time := 0.438 ns; - tpdi4_nq_R : Time := 0.250 ns; - tpdi4_nq_F : Time := 0.416 ns; - tpdi5_nq_R : Time := 0.178 ns; - tpdi5_nq_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a2a23_x4 ----- -component noa2a2a23_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.834 ns; - tpdi0_nq_F : Time := 0.814 ns; - tpdi1_nq_R : Time := 0.955 ns; - tpdi1_nq_F : Time := 0.778 ns; - tpdi2_nq_R : Time := 0.620 ns; - tpdi2_nq_F : Time := 0.873 ns; - tpdi3_nq_R : Time := 0.716 ns; - tpdi3_nq_F : Time := 0.833 ns; - tpdi4_nq_R : Time := 0.574 ns; - tpdi4_nq_F : Time := 0.819 ns; - tpdi5_nq_R : Time := 0.496 ns; - tpdi5_nq_F : Time := 0.865 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a22_x1 ----- -component noa2a22_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.284 ns; - tpdi2_nq_F : Time := 0.289 ns; - tpdi3_nq_R : Time := 0.372 ns; - tpdi3_nq_F : Time := 0.256 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2a22_x4 ----- -component noa2a22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.562 ns; - tpdi0_nq_F : Time := 0.745 ns; - tpdi1_nq_R : Time := 0.646 ns; - tpdi1_nq_F : Time := 0.714 ns; - tpdi2_nq_R : Time := 0.701 ns; - tpdi2_nq_F : Time := 0.703 ns; - tpdi3_nq_R : Time := 0.805 ns; - tpdi3_nq_F : Time := 0.677 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2ao222_x1 ----- -component noa2ao222_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.348 ns; - tpdi0_nq_F : Time := 0.422 ns; - tpdi1_nq_R : Time := 0.440 ns; - tpdi1_nq_F : Time := 0.378 ns; - tpdi2_nq_R : Time := 0.186 ns; - tpdi2_nq_F : Time := 0.473 ns; - tpdi3_nq_R : Time := 0.256 ns; - tpdi3_nq_F : Time := 0.459 ns; - tpdi4_nq_R : Time := 0.240 ns; - tpdi4_nq_F : Time := 0.309 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa2ao222_x4 ----- -component noa2ao222_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.684 ns; - tpdi0_nq_F : Time := 0.801 ns; - tpdi1_nq_R : Time := 0.780 ns; - tpdi1_nq_F : Time := 0.758 ns; - tpdi2_nq_R : Time := 0.638 ns; - tpdi2_nq_F : Time := 0.809 ns; - tpdi3_nq_R : Time := 0.732 ns; - tpdi3_nq_F : Time := 0.795 ns; - tpdi4_nq_R : Time := 0.718 ns; - tpdi4_nq_F : Time := 0.664 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa3ao322_x1 ----- -component noa3ao322_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.396 ns; - tpdi0_nq_F : Time := 0.616 ns; - tpdi1_nq_R : Time := 0.486 ns; - tpdi1_nq_F : Time := 0.552 ns; - tpdi2_nq_R : Time := 0.546 ns; - tpdi2_nq_F : Time := 0.488 ns; - tpdi3_nq_R : Time := 0.196 ns; - tpdi3_nq_F : Time := 0.599 ns; - tpdi4_nq_R : Time := 0.264 ns; - tpdi4_nq_F : Time := 0.608 ns; - tpdi5_nq_R : Time := 0.328 ns; - tpdi5_nq_F : Time := 0.581 ns; - tpdi6_nq_R : Time := 0.246 ns; - tpdi6_nq_F : Time := 0.311 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa3ao322_x4 ----- -component noa3ao322_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.819 ns; - tpdi0_nq_F : Time := 0.987 ns; - tpdi1_nq_R : Time := 0.914 ns; - tpdi1_nq_F : Time := 0.931 ns; - tpdi2_nq_R : Time := 0.990 ns; - tpdi2_nq_F : Time := 0.874 ns; - tpdi3_nq_R : Time := 0.729 ns; - tpdi3_nq_F : Time := 0.926 ns; - tpdi4_nq_R : Time := 0.821 ns; - tpdi4_nq_F : Time := 0.924 ns; - tpdi5_nq_R : Time := 0.907 ns; - tpdi5_nq_F : Time := 0.900 ns; - tpdi6_nq_R : Time := 0.738 ns; - tpdi6_nq_F : Time := 0.718 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa22_x1 ----- -component noa22_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.151 ns; - tpdi0_nq_F : Time := 0.327 ns; - tpdi1_nq_R : Time := 0.218 ns; - tpdi1_nq_F : Time := 0.287 ns; - tpdi2_nq_R : Time := 0.218 ns; - tpdi2_nq_F : Time := 0.241 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component noa22_x4 ----- -component noa22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.550 ns; - tpdi0_nq_F : Time := 0.740 ns; - tpdi1_nq_R : Time := 0.643 ns; - tpdi1_nq_F : Time := 0.709 ns; - tpdi2_nq_R : Time := 0.610 ns; - tpdi2_nq_F : Time := 0.646 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nts_x1 ----- -component nts_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_nq_R : Time := 0.249 ns; - tpdcmd_nq_F : Time := 0.041 ns; - tpdcmd_nq_LZ : Time := 0.249 ns; - tpdcmd_nq_HZ : Time := 0.041 ns; - tpdi_nq_R : Time := 0.169 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nts_x2 ----- -component nts_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_nq_R : Time := 0.330 ns; - tpdcmd_nq_F : Time := 0.033 ns; - tpdcmd_nq_LZ : Time := 0.330 ns; - tpdcmd_nq_HZ : Time := 0.033 ns; - tpdi_nq_R : Time := 0.167 ns; - tpdi_nq_F : Time := 0.201 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nxr2_x1 ----- -component nxr2_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.288 ns; - tpdi0_nq_F : Time := 0.293 ns; - tpdi1_nq_R : Time := 0.156 ns; - tpdi1_nq_F : Time := 0.327 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component nxr2_x4 ----- -component nxr2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_nq_R : Time := 0.522 ns; - tpdi0_nq_F : Time := 0.553 ns; - tpdi1_nq_R : Time := 0.553 ns; - tpdi1_nq_F : Time := 0.542 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - nq : out STD_LOGIC); -end component; - - ------ Component o2_x2 ----- -component o2_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.406 ns; - tpdi0_q_F : Time := 0.310 ns; - tpdi1_q_R : Time := 0.335 ns; - tpdi1_q_F : Time := 0.364 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component o2_x4 ----- -component o2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.491 ns; - tpdi0_q_F : Time := 0.394 ns; - tpdi1_q_R : Time := 0.427 ns; - tpdi1_q_F : Time := 0.464 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component o3_x2 ----- -component o3_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.494 ns; - tpdi0_q_F : Time := 0.407 ns; - tpdi1_q_R : Time := 0.430 ns; - tpdi1_q_F : Time := 0.482 ns; - tpdi2_q_R : Time := 0.360 ns; - tpdi2_q_F : Time := 0.506 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component o3_x4 ----- -component o3_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.569 ns; - tpdi0_q_F : Time := 0.501 ns; - tpdi1_q_R : Time := 0.510 ns; - tpdi1_q_F : Time := 0.585 ns; - tpdi2_q_R : Time := 0.447 ns; - tpdi2_q_F : Time := 0.622 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component o4_x2 ----- -component o4_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.508 ns; - tpdi0_q_F : Time := 0.601 ns; - tpdi1_q_R : Time := 0.446 ns; - tpdi1_q_F : Time := 0.631 ns; - tpdi2_q_R : Time := 0.567 ns; - tpdi2_q_F : Time := 0.531 ns; - tpdi3_q_R : Time := 0.378 ns; - tpdi3_q_F : Time := 0.626 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component o4_x4 ----- -component o4_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.574 ns; - tpdi0_q_F : Time := 0.638 ns; - tpdi1_q_R : Time := 0.492 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.649 ns; - tpdi2_q_F : Time := 0.611 ns; - tpdi3_q_R : Time := 0.721 ns; - tpdi3_q_F : Time := 0.536 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a2a2a24_x2 ----- -component oa2a2a2a24_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.780 ns; - tpdi0_q_F : Time := 0.797 ns; - tpdi1_q_R : Time := 0.909 ns; - tpdi1_q_F : Time := 0.753 ns; - tpdi2_q_R : Time := 0.682 ns; - tpdi2_q_F : Time := 0.856 ns; - tpdi3_q_R : Time := 0.803 ns; - tpdi3_q_F : Time := 0.810 ns; - tpdi4_q_R : Time := 0.565 ns; - tpdi4_q_F : Time := 0.813 ns; - tpdi5_q_R : Time := 0.467 ns; - tpdi5_q_F : Time := 0.861 ns; - tpdi6_q_R : Time := 0.426 ns; - tpdi6_q_F : Time := 0.748 ns; - tpdi7_q_R : Time := 0.346 ns; - tpdi7_q_F : Time := 0.800 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a2a2a24_x4 ----- -component oa2a2a2a24_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.823 ns; - tpdi0_q_F : Time := 0.879 ns; - tpdi1_q_R : Time := 0.955 ns; - tpdi1_q_F : Time := 0.835 ns; - tpdi2_q_R : Time := 0.726 ns; - tpdi2_q_F : Time := 0.940 ns; - tpdi3_q_R : Time := 0.851 ns; - tpdi3_q_F : Time := 0.895 ns; - tpdi4_q_R : Time := 0.619 ns; - tpdi4_q_F : Time := 0.902 ns; - tpdi5_q_R : Time := 0.515 ns; - tpdi5_q_F : Time := 0.949 ns; - tpdi6_q_R : Time := 0.487 ns; - tpdi6_q_F : Time := 0.845 ns; - tpdi7_q_R : Time := 0.399 ns; - tpdi7_q_F : Time := 0.895 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns; - twdi7_R : Time := 0.000 ns; - twdi7_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - i7 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a2a23_x2 ----- -component oa2a2a23_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.653 ns; - tpdi0_q_F : Time := 0.578 ns; - tpdi1_q_R : Time := 0.775 ns; - tpdi1_q_F : Time := 0.542 ns; - tpdi2_q_R : Time := 0.441 ns; - tpdi2_q_F : Time := 0.639 ns; - tpdi3_q_R : Time := 0.540 ns; - tpdi3_q_F : Time := 0.600 ns; - tpdi4_q_R : Time := 0.402 ns; - tpdi4_q_F : Time := 0.591 ns; - tpdi5_q_R : Time := 0.321 ns; - tpdi5_q_F : Time := 0.636 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a2a23_x4 ----- -component oa2a2a23_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.699 ns; - tpdi0_q_F : Time := 0.648 ns; - tpdi1_q_R : Time := 0.822 ns; - tpdi1_q_F : Time := 0.613 ns; - tpdi2_q_R : Time := 0.493 ns; - tpdi2_q_F : Time := 0.715 ns; - tpdi3_q_R : Time := 0.594 ns; - tpdi3_q_F : Time := 0.677 ns; - tpdi4_q_R : Time := 0.464 ns; - tpdi4_q_F : Time := 0.673 ns; - tpdi5_q_R : Time := 0.379 ns; - tpdi5_q_F : Time := 0.714 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a22_x2 ----- -component oa2a22_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.403 ns; - tpdi0_q_F : Time := 0.564 ns; - tpdi1_q_R : Time := 0.495 ns; - tpdi1_q_F : Time := 0.534 ns; - tpdi2_q_R : Time := 0.646 ns; - tpdi2_q_F : Time := 0.487 ns; - tpdi3_q_R : Time := 0.537 ns; - tpdi3_q_F : Time := 0.512 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2a22_x4 ----- -component oa2a22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.519 ns; - tpdi0_q_F : Time := 0.696 ns; - tpdi1_q_R : Time := 0.624 ns; - tpdi1_q_F : Time := 0.669 ns; - tpdi2_q_R : Time := 0.763 ns; - tpdi2_q_F : Time := 0.596 ns; - tpdi3_q_R : Time := 0.644 ns; - tpdi3_q_F : Time := 0.619 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2ao222_x2 ----- -component oa2ao222_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.495 ns; - tpdi0_q_F : Time := 0.581 ns; - tpdi1_q_R : Time := 0.598 ns; - tpdi1_q_F : Time := 0.539 ns; - tpdi2_q_R : Time := 0.464 ns; - tpdi2_q_F : Time := 0.604 ns; - tpdi3_q_R : Time := 0.556 ns; - tpdi3_q_F : Time := 0.578 ns; - tpdi4_q_R : Time := 0.558 ns; - tpdi4_q_F : Time := 0.453 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa2ao222_x4 ----- -component oa2ao222_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.553 ns; - tpdi0_q_F : Time := 0.657 ns; - tpdi1_q_R : Time := 0.662 ns; - tpdi1_q_F : Time := 0.616 ns; - tpdi2_q_R : Time := 0.552 ns; - tpdi2_q_F : Time := 0.693 ns; - tpdi3_q_R : Time := 0.640 ns; - tpdi3_q_F : Time := 0.660 ns; - tpdi4_q_R : Time := 0.656 ns; - tpdi4_q_F : Time := 0.529 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa3ao322_x2 ----- -component oa3ao322_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.638 ns; - tpdi0_q_F : Time := 0.820 ns; - tpdi1_q_R : Time := 0.735 ns; - tpdi1_q_F : Time := 0.764 ns; - tpdi2_q_R : Time := 0.806 ns; - tpdi2_q_F : Time := 0.707 ns; - tpdi3_q_R : Time := 0.560 ns; - tpdi3_q_F : Time := 0.765 ns; - tpdi4_q_R : Time := 0.649 ns; - tpdi4_q_F : Time := 0.760 ns; - tpdi5_q_R : Time := 0.734 ns; - tpdi5_q_F : Time := 0.734 ns; - tpdi6_q_R : Time := 0.563 ns; - tpdi6_q_F : Time := 0.540 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa3ao322_x4 ----- -component oa3ao322_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.717 ns; - tpdi0_q_F : Time := 0.946 ns; - tpdi1_q_R : Time := 0.818 ns; - tpdi1_q_F : Time := 0.890 ns; - tpdi2_q_R : Time := 0.894 ns; - tpdi2_q_F : Time := 0.834 ns; - tpdi3_q_R : Time := 0.673 ns; - tpdi3_q_F : Time := 0.898 ns; - tpdi4_q_R : Time := 0.758 ns; - tpdi4_q_F : Time := 0.896 ns; - tpdi5_q_R : Time := 0.839 ns; - tpdi5_q_F : Time := 0.865 ns; - tpdi6_q_R : Time := 0.684 ns; - tpdi6_q_F : Time := 0.651 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns; - twdi3_R : Time := 0.000 ns; - twdi3_F : Time := 0.000 ns; - twdi4_R : Time := 0.000 ns; - twdi4_F : Time := 0.000 ns; - twdi5_R : Time := 0.000 ns; - twdi5_F : Time := 0.000 ns; - twdi6_R : Time := 0.000 ns; - twdi6_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - i3 : in STD_LOGIC; - i4 : in STD_LOGIC; - i5 : in STD_LOGIC; - i6 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa22_x2 ----- -component oa22_x2 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.390 ns; - tpdi0_q_F : Time := 0.555 ns; - tpdi1_q_R : Time := 0.488 ns; - tpdi1_q_F : Time := 0.525 ns; - tpdi2_q_R : Time := 0.438 ns; - tpdi2_q_F : Time := 0.454 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component oa22_x4 ----- -component oa22_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.511 ns; - tpdi0_q_F : Time := 0.677 ns; - tpdi1_q_R : Time := 0.615 ns; - tpdi1_q_F : Time := 0.650 ns; - tpdi2_q_R : Time := 0.523 ns; - tpdi2_q_F : Time := 0.571 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdi2_R : Time := 0.000 ns; - twdi2_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - i2 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component on12_x1 ----- -component on12_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.111 ns; - tpdi0_q_F : Time := 0.234 ns; - tpdi1_q_R : Time := 0.314 ns; - tpdi1_q_F : Time := 0.291 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component on12_x4 ----- -component on12_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.474 ns; - tpdi0_q_F : Time := 0.499 ns; - tpdi1_q_R : Time := 0.491 ns; - tpdi1_q_F : Time := 0.394 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component one_x0 ----- -component one_x0 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen); - --- synopsys translate_on - port( - q : out STD_LOGIC := '1'); -end component; - - ------ Component sff1_x4 ----- -component sff1_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui_ck : Time := 0.585 ns; - thck_i : Time := 0.000 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component sff2_x4 ----- -component sff2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdck_q_R : Time := 0.500 ns; - tpdck_q_F : Time := 0.500 ns; - tsui0_ck : Time := 0.764 ns; - thck_i0 : Time := 0.000 ns; - tsui1_ck : Time := 0.764 ns; - thck_i1 : Time := 0.000 ns; - tsucmd_ck : Time := 0.833 ns; - thck_cmd : Time := 0.000 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns; - twdck_R : Time := 0.000 ns; - twdck_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - cmd : in STD_LOGIC; - ck : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ts_x4 ----- -component ts_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_q_R : Time := 0.492 ns; - tpdcmd_q_F : Time := 0.409 ns; - tpdcmd_q_LZ : Time := 0.492 ns; - tpdcmd_q_HZ : Time := 0.409 ns; - tpdi_q_R : Time := 0.475 ns; - tpdi_q_F : Time := 0.444 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component ts_x8 ----- -component ts_x8 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdcmd_q_R : Time := 0.626 ns; - tpdcmd_q_F : Time := 0.466 ns; - tpdcmd_q_LZ : Time := 0.626 ns; - tpdcmd_q_HZ : Time := 0.466 ns; - tpdi_q_R : Time := 0.613 ns; - tpdi_q_F : Time := 0.569 ns; - twdi_R : Time := 0.000 ns; - twdi_F : Time := 0.000 ns; - twdcmd_R : Time := 0.000 ns; - twdcmd_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i : in STD_LOGIC; - cmd : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component xr2_x1 ----- -component xr2_x1 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.292 ns; - tpdi0_q_F : Time := 0.293 ns; - tpdi1_q_R : Time := 0.377 ns; - tpdi1_q_F : Time := 0.261 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component xr2_x4 ----- -component xr2_x4 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen; - tpdi0_q_R : Time := 0.521 ns; - tpdi0_q_F : Time := 0.560 ns; - tpdi1_q_R : Time := 0.541 ns; - tpdi1_q_F : Time := 0.657 ns; - twdi0_R : Time := 0.000 ns; - twdi0_F : Time := 0.000 ns; - twdi1_R : Time := 0.000 ns; - twdi1_F : Time := 0.000 ns); - --- synopsys translate_on - port( - i0 : in STD_LOGIC; - i1 : in STD_LOGIC; - q : out STD_LOGIC); -end component; - - ------ Component zero_x0 ----- -component zero_x0 --- synopsys translate_off - generic( - Timing_mesg: Boolean := Default_Timing_mesg; - Timing_xgen: Boolean := Default_Timing_xgen); - --- synopsys translate_on - port( - nq : out STD_LOGIC := '0'); -end component; - - -end COMPONENTS; - ----- end of components library ---- diff --git a/alliance/share/cells/sxlib/tie_x0.al b/alliance/share/cells/sxlib/tie_x0.al deleted file mode 100644 index 49929218..00000000 --- a/alliance/share/cells/sxlib/tie_x0.al +++ /dev/null @@ -1,19 +0,0 @@ -V ALLIANCE : 6 -H tie_x0,L,30/10/99 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,2 -S 7,INTERNAL -Q 0.000176265 -S 6,INTERNAL -Q 0.000176265 -S 5,EXTERNAL,vdd -Q 0.00178498 -S 4,INTERNAL -Q 0.000176265 -S 3,INTERNAL -Q 0.000176265 -S 2,EXTERNAL,vss -Q 0.00178498 -S 1,INTERNAL -Q 0.000176265 -EOF diff --git a/alliance/share/cells/sxlib/tie_x0.ap b/alliance/share/cells/sxlib/tie_x0.ap deleted file mode 100644 index 725bab2b..00000000 --- a/alliance/share/cells/sxlib/tie_x0.ap +++ /dev/null @@ -1,16 +0,0 @@ -V ALLIANCE : 6 -H tie_x0,P,30/ 8/2000,100 -A 0,0,1000,5000 -S 500,3000,500,4500,300,*,UP,NTIE -S 500,500,500,1500,300,*,DOWN,PTIE -S 0,4700,1000,4700,600,vdd,RIGHT,CALU1 -S 0,3900,1000,3900,2400,*,RIGHT,NWELL -S 0,300,1000,300,600,vss,RIGHT,CALU1 -V 500,1500,CONT_BODY_P,* -V 500,1000,CONT_BODY_P,* -V 500,500,CONT_BODY_P,* -V 500,3000,CONT_BODY_N,* -V 500,3500,CONT_BODY_N,* -V 500,4000,CONT_BODY_N,* -V 500,4500,CONT_BODY_N,* -EOF diff --git a/alliance/share/cells/sxlib/tie_x0.vbe b/alliance/share/cells/sxlib/tie_x0.vbe deleted file mode 100644 index 133f4326..00000000 --- a/alliance/share/cells/sxlib/tie_x0.vbe +++ /dev/null @@ -1,14 +0,0 @@ -ENTITY tie_x0 IS -PORT ( - vdd : in BIT; - vss : in BIT -); -END tie_x0; - -ARCHITECTURE behaviour_data_flow OF tie_x0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on tie_x0" - SEVERITY WARNING; -END; diff --git a/alliance/share/cells/sxlib/tie_x0.vhd b/alliance/share/cells/sxlib/tie_x0.vhd deleted file mode 100644 index 0049a9c6..00000000 --- a/alliance/share/cells/sxlib/tie_x0.vhd +++ /dev/null @@ -1,16 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY tie_x0 IS -PORT( -); -END tie_x0; - -ARCHITECTURE RTL OF tie_x0 IS -BEGIN -END RTL; diff --git a/alliance/share/cells/sxlib/ts_x4.al b/alliance/share/cells/sxlib/ts_x4.al deleted file mode 100644 index a0d92c79..00000000 --- a/alliance/share/cells/sxlib/ts_x4.al +++ /dev/null @@ -1,36 +0,0 @@ -V ALLIANCE : 6 -H ts_x4,L,30/10/99 -C cmd,IN,EXTERNAL,7 -C i,IN,EXTERNAL,8 -C q,TRISTATE,EXTERNAL,1 -C vdd,IN,EXTERNAL,5 -C vss,IN,EXTERNAL,3 -T P,0.35,2.9,2,7,5,0,0.75,0.75,7.3,7.3,5.4,12.75,tr_00012 -T P,0.35,5.9,1,6,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00011 -T P,0.35,2.9,6,8,5,0,0.75,0.75,7.3,7.3,13.2,11.25,tr_00010 -T P,0.35,2.9,6,2,4,0,0.75,0.75,7.3,7.3,9.6,11.25,tr_00009 -T P,0.35,2.9,5,7,6,0,0.75,0.75,7.3,7.3,11.4,11.25,tr_00008 -T P,0.35,5.9,5,6,1,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00007 -T N,0.35,2.9,1,4,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00006 -T N,0.35,2.9,3,4,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 -T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 -T N,0.35,1.4,6,7,4,0,0.75,0.75,4.3,4.3,13.2,3,tr_00003 -T N,0.35,1.4,3,2,4,0,0.75,0.75,4.3,4.3,9.6,3,tr_00002 -T N,0.35,1.4,4,8,3,0,0.75,0.75,4.3,4.3,11.4,3,tr_00001 -S 8,EXTERNAL,i -Q 0.0029371 -S 7,EXTERNAL,cmd -Q 0.00891222 -S 6,INTERNAL -Q 0.00768869 -S 5,EXTERNAL,vdd -Q 0.00692574 -S 4,INTERNAL -Q 0.00628498 -S 3,EXTERNAL,vss -Q 0.00616192 -S 2,INTERNAL -Q 0.00506239 -S 1,EXTERNAL,q -Q 0.00264397 -EOF diff --git a/alliance/share/cells/sxlib/ts_x4.ap b/alliance/share/cells/sxlib/ts_x4.ap deleted file mode 100644 index 7420d780..00000000 --- a/alliance/share/cells/sxlib/ts_x4.ap +++ /dev/null @@ -1,136 +0,0 @@ -V ALLIANCE : 6 -H ts_x4,P, 6/ 9/2000,100 -A 0,0,5000,5000 -R 1000,1000,ref_ref,q_10 -R 1000,1500,ref_ref,q_15 -R 1000,2000,ref_ref,q_20 -R 1000,2500,ref_ref,q_25 -R 1000,3000,ref_ref,q_30 -R 1000,3500,ref_ref,q_35 -R 1000,4000,ref_ref,q_40 -R 4000,2000,ref_ref,i_20 -R 4000,2500,ref_ref,i_25 -R 4000,3000,ref_ref,i_30 -R 4000,3500,ref_ref,i_35 -R 4000,1500,ref_ref,i_15 -R 1500,1000,ref_ref,cmd_10 -R 1500,3000,ref_ref,cmd_30 -R 1500,3500,ref_ref,cmd_35 -R 1500,4000,ref_ref,cmd_40 -R 1500,1500,ref_ref,cmd_15 -R 1500,2000,ref_ref,cmd_20 -R 1500,2500,ref_ref,cmd_25 -S 600,2300,4700,2300,100,*,RIGHT,POLY -S 2300,3100,3200,3100,100,*,RIGHT,POLY -S 3500,3500,3500,4000,100,*,UP,ALU1 -S 1000,950,1000,4050,200,*,UP,ALU1 -S 2100,4000,2400,4000,200,*,RIGHT,ALU1 -S 300,500,300,1000,200,*,DOWN,ALU1 -S 300,3000,300,4500,200,*,DOWN,ALU1 -S 900,2800,900,4700,300,*,UP,PDIF -S 1500,2800,1500,4700,300,*,UP,PDIF -S 1200,2300,1200,2600,100,*,DOWN,POLY -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 1900,2800,1900,3000,300,*,UP,POLY -S 1500,3000,1900,3000,200,*,RIGHT,ALU1 -S 600,2300,600,2600,100,*,UP,POLY -S 1800,2800,3800,2800,100,*,RIGHT,POLY -S 3800,2800,3800,3100,100,*,DOWN,POLY -S 1800,2800,1800,3600,100,*,DOWN,POLY -S 3400,1800,3400,2700,100,*,DOWN,ALU1 -S 4200,3000,4400,3000,300,*,RIGHT,POLY -S 4000,3000,4200,3000,200,*,LEFT,ALU1 -S 2700,4700,3500,4700,300,*,RIGHT,NTIE -S 0,3900,5000,3900,2400,*,LEFT,NWELL -S 3500,3300,3500,4200,300,*,UP,PDIF -S 3800,3100,3800,4400,100,*,UP,PTRANS -S 2900,3300,2900,4200,300,*,UP,PDIF -S 3200,3100,3200,4400,100,*,UP,PTRANS -S 4400,1400,4400,1900,100,*,DOWN,POLY -S 3400,1900,4400,1900,100,*,RIGHT,POLY -S 600,1900,2900,1900,100,*,RIGHT,POLY -S 1200,1400,1200,1900,100,*,DOWN,POLY -S 600,1400,600,1900,100,*,DOWN,POLY -S 4100,3300,4100,4700,300,*,UP,PDIF -S 4700,3300,4700,4200,300,*,UP,PDIF -S 4400,3100,4400,4400,100,*,UP,PTRANS -S 4100,300,4700,300,300,*,RIGHT,PTIE -S 2100,300,2900,300,300,*,RIGHT,PTIE -S 4000,1500,4000,3500,100,*,DOWN,ALU1 -S 300,2800,300,4700,300,*,UP,PDIF -S 600,2600,600,4900,100,*,UP,PTRANS -S 3500,400,3500,1200,300,*,UP,NDIF -S 2900,1000,2900,4000,100,*,DOWN,ALU1 -S 2900,1000,4100,1000,100,*,RIGHT,ALU1 -S 3800,600,3800,1400,100,*,UP,NTRANS -S 3200,600,3200,1400,100,*,UP,NTRANS -S 4700,800,4700,1200,300,*,UP,NDIF -S 4400,600,4400,1400,100,*,UP,NTRANS -S 2900,800,2900,1200,300,*,UP,NDIF -S 4100,800,4100,1200,300,*,UP,NDIF -S 4700,1000,4700,4000,100,*,DOWN,ALU1 -S 3800,1500,4000,1500,300,*,RIGHT,POLY -S 3500,4000,4700,4000,100,*,RIGHT,ALU1 -S 2100,3800,2100,4700,300,*,UP,PDIF -S 1800,3600,1800,4900,100,*,UP,PTRANS -S 1500,1000,1500,4000,100,*,UP,ALU1 -S 0,4700,5000,4700,600,vdd,RIGHT,CALU1 -S 2100,800,2100,1200,300,*,UP,NDIF -S 1800,600,1800,1400,100,*,UP,NTRANS -S 300,300,300,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,UP,NTRANS -S 600,100,600,1400,100,*,UP,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 0,300,5000,300,600,vss,RIGHT,CALU1 -S 1600,1500,1800,1500,300,*,RIGHT,POLY -S 1500,1500,1600,1500,100,*,RIGHT,ALU1 -S 2400,1000,2400,4000,100,*,DOWN,ALU1 -S 2300,1400,3200,1400,100,*,RIGHT,POLY -S 2100,1000,2400,1000,200,*,RIGHT,ALU1 -S 1000,1000,1000,4000,200,q,DOWN,CALU1 -S 4000,1500,4000,3500,200,i,DOWN,CALU1 -S 1500,1000,1500,4000,200,cmd,DOWN,CALU1 -V 2400,3200,CONT_POLY,* -V 2900,3500,CONT_DIF_P,* -V 4700,3500,CONT_DIF_P,* -V 3500,3500,CONT_DIF_P,* -V 1900,3000,CONT_POLY,* -V 4200,3000,CONT_POLY,* -V 3500,4700,CONT_BODY_N,* -V 2700,4700,CONT_BODY_N,* -V 4700,2300,CONT_POLY,* -V 3400,2700,CONT_POLY,* -V 900,3000,CONT_DIF_P,* -V 3400,1800,CONT_POLY,* -V 4700,4700,CONT_BODY_N,* -V 2100,300,CONT_BODY_P,* -V 4100,300,CONT_BODY_P,* -V 4700,300,CONT_BODY_P,* -V 2900,300,CONT_BODY_P,* -V 300,1000,CONT_DIF_N,* -V 900,1000,CONT_DIF_N,* -V 900,3500,CONT_DIF_P,* -V 900,4000,CONT_DIF_P,* -V 300,3000,CONT_DIF_P,* -V 1500,4500,CONT_DIF_P,* -V 3500,4000,CONT_DIF_P,* -V 4100,1000,CONT_DIF_N,* -V 3500,500,CONT_DIF_N,* -V 4700,1000,CONT_DIF_N,* -V 2900,1000,CONT_DIF_N,* -V 4000,1500,CONT_POLY,* -V 4100,4500,CONT_DIF_P,* -V 2900,4000,CONT_DIF_P,* -V 4700,4000,CONT_DIF_P,* -V 2100,4000,CONT_DIF_P,* -V 2100,1000,CONT_DIF_N,* -V 300,500,CONT_DIF_N,* -V 1500,500,CONT_DIF_N,* -V 300,4500,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 1600,1500,CONT_POLY,* -V 2900,1800,CONT_POLY,* -V 2400,1500,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/ts_x4.sym b/alliance/share/cells/sxlib/ts_x4.sym deleted file mode 100644 index a013224e..00000000 Binary files a/alliance/share/cells/sxlib/ts_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ts_x4.vbe b/alliance/share/cells/sxlib/ts_x4.vbe deleted file mode 100644 index 25d28a49..00000000 --- a/alliance/share/cells/sxlib/ts_x4.vbe +++ /dev/null @@ -1,37 +0,0 @@ -ENTITY ts_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 2500; - CONSTANT cin_cmd : NATURAL := 19; - CONSTANT cin_i : NATURAL := 8; - CONSTANT rdown_cmd_q : NATURAL := 810; - CONSTANT rdown_i_q : NATURAL := 810; - CONSTANT rup_cmd_q : NATURAL := 890; - CONSTANT rup_i_q : NATURAL := 890; - CONSTANT tphl_cmd_q : NATURAL := 409; - CONSTANT tpll_i_q : NATURAL := 444; - CONSTANT tphh_i_q : NATURAL := 475; - CONSTANT tphh_cmd_q : NATURAL := 492; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - cmd : in BIT; - i : in BIT; - q : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END ts_x4; - -ARCHITECTURE behaviour_data_flow OF ts_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ts_x4" - SEVERITY WARNING; - - label0 : BLOCK (cmd = '1') - BEGIN - q <= GUARDED i after 1100 ps; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/sxlib/ts_x4.vhd b/alliance/share/cells/sxlib/ts_x4.vhd deleted file mode 100644 index c5c71db9..00000000 --- a/alliance/share/cells/sxlib/ts_x4.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ts_x4 IS -PORT( - cmd : IN STD_LOGIC; - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ts_x4; - -ARCHITECTURE RTL OF ts_x4 IS -BEGIN - PROCESS ( i, cmd ) - BEGIN - IF (cmd = '1') - THEN q <= i; - ELSE q <= 'Z'; - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/ts_x8.al b/alliance/share/cells/sxlib/ts_x8.al deleted file mode 100644 index 6dbe0365..00000000 --- a/alliance/share/cells/sxlib/ts_x8.al +++ /dev/null @@ -1,40 +0,0 @@ -V ALLIANCE : 6 -H ts_x8,L,30/10/99 -C cmd,IN,EXTERNAL,7 -C i,IN,EXTERNAL,8 -C q,TRISTATE,EXTERNAL,2 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,1 -T P,0.35,5.9,3,5,2,0,0.75,0.75,13.3,13.3,4.5,11.25,tr_00016 -T P,0.35,5.9,2,5,3,0,0.75,0.75,13.3,13.3,2.7,11.25,tr_00015 -T P,0.35,5.9,3,5,2,0,0.75,0.75,13.3,13.3,8.1,11.25,tr_00014 -T P,0.35,2.9,5,6,4,0,0.75,0.75,7.3,7.3,14.1,11.25,tr_00013 -T P,0.35,2.9,3,7,5,0,0.75,0.75,7.3,7.3,15.9,11.25,tr_00012 -T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,9.9,12.75,tr_00011 -T P,0.35,5.9,2,5,3,0,0.75,0.75,13.3,13.3,6.3,11.25,tr_00010 -T P,0.35,2.9,5,8,3,0,0.75,0.75,7.3,7.3,17.7,11.25,tr_00009 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,4.5,2.25,tr_00008 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.7,2.25,tr_00007 -T N,0.35,1.4,1,6,4,0,0.75,0.75,4.3,4.3,14.1,3,tr_00006 -T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,15.9,3,tr_00005 -T N,0.35,1.4,6,7,1,0,0.75,0.75,4.3,4.3,9.9,3,tr_00004 -T N,0.35,1.4,5,7,4,0,0.75,0.75,4.3,4.3,17.7,3,tr_00003 -T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,6.3,2.25,tr_00002 -T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,8.1,2.25,tr_00001 -S 8,EXTERNAL,i -Q 0.0029371 -S 7,EXTERNAL,cmd -Q 0.00891222 -S 6,INTERNAL -Q 0.00502769 -S 5,INTERNAL -Q 0.00909993 -S 4,INTERNAL -Q 0.00797383 -S 3,EXTERNAL,vdd -Q 0.00965406 -S 2,EXTERNAL,q -Q 0.00611052 -S 1,EXTERNAL,vss -Q 0.00795016 -EOF diff --git a/alliance/share/cells/sxlib/ts_x8.ap b/alliance/share/cells/sxlib/ts_x8.ap deleted file mode 100644 index ea489a48..00000000 --- a/alliance/share/cells/sxlib/ts_x8.ap +++ /dev/null @@ -1,162 +0,0 @@ -V ALLIANCE : 6 -H ts_x8,P, 6/ 9/2000,100 -A 0,0,6500,5000 -R 5500,1500,ref_ref,i_15 -R 3000,1000,ref_ref,cmd_10 -R 3000,3000,ref_ref,cmd_30 -R 3000,3500,ref_ref,cmd_35 -R 3000,4000,ref_ref,cmd_40 -R 3000,1500,ref_ref,cmd_15 -R 3000,2000,ref_ref,cmd_20 -R 3000,2500,ref_ref,cmd_25 -R 2500,2500,ref_ref,q_25 -R 2500,3000,ref_ref,q_30 -R 2500,3500,ref_ref,q_35 -R 2500,4000,ref_ref,q_40 -R 5500,2000,ref_ref,i_20 -R 5500,2500,ref_ref,i_25 -R 5500,3000,ref_ref,i_30 -R 5500,3500,ref_ref,i_35 -R 2500,1000,ref_ref,q_10 -R 2500,1500,ref_ref,q_15 -R 2500,2000,ref_ref,q_20 -S 900,2300,6200,2300,100,*,RIGHT,POLY -S 1200,2100,2500,2100,200,*,RIGHT,ALU1 -S 1200,1000,1200,4000,200,*,DOWN,ALU1 -S 4400,1000,5600,1000,100,*,RIGHT,ALU1 -S 6200,1000,6200,4000,100,*,DOWN,ALU1 -S 5000,4000,6200,4000,100,*,RIGHT,ALU1 -S 3000,1000,3000,4000,100,*,UP,ALU1 -S 3000,1500,3100,1500,100,*,RIGHT,ALU1 -S 3000,3000,3400,3000,200,*,RIGHT,ALU1 -S 3900,1000,3900,4000,100,*,DOWN,ALU1 -S 4900,1800,4900,2700,100,*,DOWN,ALU1 -S 5500,3000,5700,3000,200,*,LEFT,ALU1 -S 5500,1500,5500,3500,100,*,DOWN,ALU1 -S 4400,1000,4400,4000,100,*,DOWN,ALU1 -S 3600,4000,3900,4000,200,*,RIGHT,ALU1 -S 1800,500,1800,1000,200,*,DOWN,ALU1 -S 1800,3000,1800,4500,200,*,DOWN,ALU1 -S 3600,1000,3900,1000,200,*,RIGHT,ALU1 -S 600,3000,600,4500,200,*,DOWN,ALU1 -S 600,500,600,1000,200,*,DOWN,ALU1 -S 0,300,6500,300,600,vss,RIGHT,CALU1 -S 0,4700,6500,4700,600,vdd,RIGHT,CALU1 -S 5900,1400,5900,1900,100,*,DOWN,POLY -S 4900,1900,5900,1900,100,*,RIGHT,POLY -S 2700,1400,2700,1900,100,*,DOWN,POLY -S 2100,1400,2100,1900,100,*,DOWN,POLY -S 5300,1500,5500,1500,300,*,RIGHT,POLY -S 3100,1500,3300,1500,300,*,RIGHT,POLY -S 3400,2800,3400,3000,300,*,UP,POLY -S 2100,2300,2100,2600,100,*,UP,POLY -S 3300,2800,5300,2800,100,*,RIGHT,POLY -S 5300,2800,5300,3100,100,*,DOWN,POLY -S 3300,2800,3300,3600,100,*,DOWN,POLY -S 5700,3000,5900,3000,300,*,RIGHT,POLY -S 2700,2300,2700,2600,100,*,DOWN,POLY -S 3800,1400,4700,1400,100,*,RIGHT,POLY -S 900,1900,4400,1900,100,*,RIGHT,POLY -S 900,2300,900,2600,100,*,DOWN,POLY -S 1500,2300,1500,2600,100,*,UP,POLY -S 900,1400,900,1900,100,*,DOWN,POLY -S 1500,1400,1500,1900,100,*,DOWN,POLY -S 5600,300,6200,300,300,*,RIGHT,PTIE -S 3600,300,4400,300,300,*,RIGHT,PTIE -S 4200,4700,5000,4700,300,*,RIGHT,NTIE -S 5900,3100,5900,4400,100,*,UP,PTRANS -S 1800,2800,1800,4700,300,*,UP,PDIF -S 2100,2600,2100,4900,100,*,UP,PTRANS -S 3600,3800,3600,4700,300,*,UP,PDIF -S 3300,3600,3300,4900,100,*,UP,PTRANS -S 5000,3300,5000,4200,300,*,UP,PDIF -S 5300,3100,5300,4400,100,*,UP,PTRANS -S 4400,3300,4400,4200,300,*,UP,PDIF -S 4700,3100,4700,4400,100,*,UP,PTRANS -S 6200,3300,6200,4200,300,*,UP,PDIF -S 2400,2800,2400,4700,300,*,UP,PDIF -S 3000,2800,3000,4700,300,*,UP,PDIF -S 2700,2600,2700,4900,100,*,UP,PTRANS -S 1200,2800,1200,4700,300,*,UP,PDIF -S 900,2600,900,4900,100,*,UP,PTRANS -S 1500,2600,1500,4900,100,*,UP,PTRANS -S 600,2800,600,4700,300,*,UP,PDIF -S 1800,300,1800,1200,300,*,UP,NDIF -S 2700,100,2700,1400,100,*,UP,NTRANS -S 2100,100,2100,1400,100,*,UP,NTRANS -S 3000,300,3000,1200,300,*,UP,NDIF -S 2400,300,2400,1200,300,*,UP,NDIF -S 6200,800,6200,1200,300,*,UP,NDIF -S 5900,600,5900,1400,100,*,UP,NTRANS -S 4400,800,4400,1200,300,*,UP,NDIF -S 5600,800,5600,1200,300,*,UP,NDIF -S 3600,800,3600,1200,300,*,UP,NDIF -S 3300,600,3300,1400,100,*,UP,NTRANS -S 5000,400,5000,1200,300,*,UP,NDIF -S 5300,600,5300,1400,100,*,UP,NTRANS -S 4700,600,4700,1400,100,*,UP,NTRANS -S 600,300,600,1200,300,*,UP,NDIF -S 1200,300,1200,1200,300,*,UP,NDIF -S 900,100,900,1400,100,*,UP,NTRANS -S 1500,100,1500,1400,100,*,UP,NTRANS -S 0,3900,6500,3900,2400,*,LEFT,NWELL -S 2500,950,2500,4050,200,*,UP,ALU1 -S 5000,3500,5000,4000,100,*,UP,ALU1 -S 3850,3100,4700,3100,100,*,RIGHT,POLY -S 5600,3300,5600,4550,300,*,UP,PDIF -S 5500,1500,5500,3500,200,i,DOWN,CALU1 -S 3000,1000,3000,4000,200,cmd,DOWN,CALU1 -S 2500,1000,2500,4000,200,q,DOWN,CALU1 -V 3400,3000,CONT_POLY,* -V 6200,2300,CONT_POLY,* -V 4900,2700,CONT_POLY,* -V 4900,1800,CONT_POLY,* -V 5700,3000,CONT_POLY,* -V 5500,1500,CONT_POLY,* -V 3100,1500,CONT_POLY,* -V 3900,1500,CONT_POLY,* -V 4400,1800,CONT_POLY,* -V 3600,300,CONT_BODY_P,* -V 5600,300,CONT_BODY_P,* -V 6200,300,CONT_BODY_P,* -V 4400,300,CONT_BODY_P,* -V 5000,4700,CONT_BODY_N,* -V 4200,4700,CONT_BODY_N,* -V 6200,4700,CONT_BODY_N,* -V 3600,4000,CONT_DIF_P,* -V 1800,4500,CONT_DIF_P,* -V 1800,3500,CONT_DIF_P,* -V 1800,4000,CONT_DIF_P,* -V 2400,3500,CONT_DIF_P,* -V 2400,4000,CONT_DIF_P,* -V 1800,3000,CONT_DIF_P,* -V 3000,4500,CONT_DIF_P,* -V 5000,4000,CONT_DIF_P,* -V 5600,4500,CONT_DIF_P,* -V 4400,4000,CONT_DIF_P,* -V 6200,4000,CONT_DIF_P,* -V 2400,3000,CONT_DIF_P,* -V 600,4000,CONT_DIF_P,* -V 600,3500,CONT_DIF_P,* -V 600,3000,CONT_DIF_P,* -V 600,4500,CONT_DIF_P,* -V 1200,3000,CONT_DIF_P,* -V 1200,3500,CONT_DIF_P,* -V 1200,4000,CONT_DIF_P,* -V 4400,1000,CONT_DIF_N,* -V 3600,1000,CONT_DIF_N,* -V 1800,500,CONT_DIF_N,* -V 3000,500,CONT_DIF_N,* -V 1800,1000,CONT_DIF_N,* -V 2400,1000,CONT_DIF_N,* -V 5600,1000,CONT_DIF_N,* -V 5000,500,CONT_DIF_N,* -V 6200,1000,CONT_DIF_N,* -V 1200,1000,CONT_DIF_N,* -V 600,1000,CONT_DIF_N,* -V 600,500,CONT_DIF_N,* -V 5000,3500,CONT_DIF_P,* -V 6200,3500,CONT_DIF_P,* -V 3900,3200,CONT_POLY,* -V 4400,3500,CONT_DIF_P,* -EOF diff --git a/alliance/share/cells/sxlib/ts_x8.sym b/alliance/share/cells/sxlib/ts_x8.sym deleted file mode 100644 index 4f9e57eb..00000000 Binary files a/alliance/share/cells/sxlib/ts_x8.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/ts_x8.vbe b/alliance/share/cells/sxlib/ts_x8.vbe deleted file mode 100644 index c92f94f5..00000000 --- a/alliance/share/cells/sxlib/ts_x8.vbe +++ /dev/null @@ -1,37 +0,0 @@ -ENTITY ts_x8 IS -GENERIC ( - CONSTANT area : NATURAL := 3250; - CONSTANT cin_cmd : NATURAL := 19; - CONSTANT cin_i : NATURAL := 8; - CONSTANT rdown_cmd_q : NATURAL := 400; - CONSTANT rdown_i_q : NATURAL := 400; - CONSTANT rup_cmd_q : NATURAL := 450; - CONSTANT rup_i_q : NATURAL := 450; - CONSTANT tphl_cmd_q : NATURAL := 466; - CONSTANT tpll_i_q : NATURAL := 569; - CONSTANT tphh_i_q : NATURAL := 613; - CONSTANT tphh_cmd_q : NATURAL := 626; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - cmd : in BIT; - i : in BIT; - q : out MUX_BIT BUS; - vdd : in BIT; - vss : in BIT -); -END ts_x8; - -ARCHITECTURE behaviour_data_flow OF ts_x8 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on ts_x8" - SEVERITY WARNING; - - label0 : BLOCK (cmd = '1') - BEGIN - q <= GUARDED i after 1200 ps; - END BLOCK label0; - -END; diff --git a/alliance/share/cells/sxlib/ts_x8.vhd b/alliance/share/cells/sxlib/ts_x8.vhd deleted file mode 100644 index 464e2931..00000000 --- a/alliance/share/cells/sxlib/ts_x8.vhd +++ /dev/null @@ -1,26 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY ts_x8 IS -PORT( - cmd : IN STD_LOGIC; - i : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END ts_x8; - -ARCHITECTURE RTL OF ts_x8 IS -BEGIN - PROCESS ( i, cmd ) - BEGIN - IF (cmd = '1') - THEN q <= i; - ELSE q <= 'Z'; - END IF; - END PROCESS; -END RTL; diff --git a/alliance/share/cells/sxlib/xr2_x1.al b/alliance/share/cells/sxlib/xr2_x1.al deleted file mode 100644 index dbd8a28b..00000000 --- a/alliance/share/cells/sxlib/xr2_x1.al +++ /dev/null @@ -1,40 +0,0 @@ -V ALLIANCE : 6 -H xr2_x1,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,10 -C q,OUT,EXTERNAL,2 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,4 -T P,0.35,5.9,7,10,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00012 -T P,0.35,5.9,6,5,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 -T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 -T P,0.35,5.9,2,9,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 -T P,0.35,2.9,7,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 -T P,0.35,2.9,9,10,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00007 -T N,0.35,2.9,4,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 -T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00005 -T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 -T N,0.35,2.9,3,9,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00003 -T N,0.35,1.4,4,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00002 -T N,0.35,1.4,5,8,4,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 -S 10,EXTERNAL,i1 -Q 0.00533757 -S 9,INTERNAL -Q 0.00655161 -S 8,EXTERNAL,i0 -Q 0.00413388 -S 7,EXTERNAL,vdd -Q 0.0047041 -S 6,INTERNAL -Q 0.00274153 -S 5,INTERNAL -Q 0.0053513 -S 4,EXTERNAL,vss -Q 0.0047041 -S 3,INTERNAL -Q 0 -S 2,EXTERNAL,q -Q 0.0029965 -S 1,INTERNAL -Q 0 -EOF diff --git a/alliance/share/cells/sxlib/xr2_x1.ap b/alliance/share/cells/sxlib/xr2_x1.ap deleted file mode 100644 index 80714b10..00000000 --- a/alliance/share/cells/sxlib/xr2_x1.ap +++ /dev/null @@ -1,116 +0,0 @@ -V ALLIANCE : 6 -H xr2_x1,P,30/ 8/2000,100 -A 0,0,4500,5000 -R 2000,3000,ref_ref,q_30 -R 2000,3500,ref_ref,q_35 -R 3500,4000,ref_ref,i1_40 -R 3500,3500,ref_ref,i1_35 -R 3500,3000,ref_ref,i1_30 -R 3500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,i1_20 -R 3500,1500,ref_ref,i1_15 -R 3500,1000,ref_ref,i1_10 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,1500,ref_ref,i0_15 -R 1000,1000,ref_ref,i0_10 -R 1500,1000,ref_ref,q_10 -R 1500,1500,ref_ref,q_15 -R 1500,2000,ref_ref,q_20 -R 1500,2500,ref_ref,q_25 -S 1500,3500,1500,4000,100,*,UP,ALU1 -S 4000,3500,4000,4000,100,*,DOWN,ALU1 -S 1500,950,1500,3050,200,*,UP,ALU1 -S 1500,3000,2000,3000,200,*,LEFT,ALU1 -S 2000,3000,2000,3500,200,*,DOWN,ALU1 -S 2700,3000,2700,4000,100,*,UP,ALU1 -S 300,3500,300,4000,100,*,DOWN,ALU1 -S 4000,800,4000,1200,300,*,UP,NDIF -S 4000,3300,4000,4200,300,*,DOWN,PDIF -S 4000,1000,4000,3500,100,*,DOWN,ALU1 -S 2000,2500,2500,2500,100,*,RIGHT,ALU1 -S 2500,2000,3000,2000,100,*,RIGHT,ALU1 -S 2500,2000,2500,2500,100,*,DOWN,ALU1 -S 3000,2000,4000,2000,100,*,RIGHT,POLY -S 3000,1400,3000,2000,100,*,DOWN,POLY -S 3000,2600,3600,2600,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1800,2600,2100,2600,100,*,RIGHT,POLY -S 2000,1500,3500,1500,100,*,RIGHT,ALU1 -S 3500,1000,3500,4000,100,*,DOWN,ALU1 -S 3600,2600,3600,3100,100,*,DOWN,POLY -S 600,600,600,1400,100,*,DOWN,NTRANS -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 3300,300,3300,1200,300,*,UP,NDIF -S 3600,3100,3600,4400,100,*,UP,PTRANS -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 300,3300,300,4200,300,*,UP,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 600,2600,600,3100,100,*,DOWN,POLY -S 600,2600,1200,2600,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,1400,1200,1400,100,*,RIGHT,POLY -S 300,2000,2400,2000,100,*,RIGHT,POLY -S 0,300,4500,300,600,vss,RIGHT,CALU1 -S 0,4700,4500,4700,600,vdd,RIGHT,CALU1 -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 300,1000,300,3500,100,*,DOWN,ALU1 -S 1500,4000,2700,4000,100,*,RIGHT,ALU1 -S 0,3900,4500,3900,2400,*,RIGHT,NWELL -S 1500,1000,2100,1000,200,*,RIGHT,ALU1 -S 3500,1000,3500,4000,200,i1,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -S 2000,3000,2000,3500,200,q,DOWN,CALU1 -S 1500,1000,1500,3000,200,q,DOWN,CALU1 -S 2000,1000,2000,1000,200,q,LEFT,CALU1 -V 1500,3500,CONT_DIF_P,* -V 4000,4000,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 300,4000,CONT_DIF_P,* -V 4000,1000,CONT_DIF_N,* -V 4000,3500,CONT_DIF_P,* -V 4000,2000,CONT_POLY,* -V 3000,2000,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2100,3500,CONT_DIF_P,* -V 2100,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 3300,500,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 3900,4700,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 3900,300,CONT_BODY_P,* -V 1000,2500,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 300,2000,CONT_POLY,* -EOF diff --git a/alliance/share/cells/sxlib/xr2_x1.sym b/alliance/share/cells/sxlib/xr2_x1.sym deleted file mode 100644 index 2e21e7d4..00000000 Binary files a/alliance/share/cells/sxlib/xr2_x1.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/xr2_x1.vbe b/alliance/share/cells/sxlib/xr2_x1.vbe deleted file mode 100644 index aef426b0..00000000 --- a/alliance/share/cells/sxlib/xr2_x1.vbe +++ /dev/null @@ -1,40 +0,0 @@ -ENTITY xr2_x1 IS -GENERIC ( - CONSTANT area : NATURAL := 2250; - CONSTANT cin_i0 : NATURAL := 21; - CONSTANT cin_i1 : NATURAL := 22; - CONSTANT rdown_i0_q : NATURAL := 2850; - CONSTANT rdown_i0_q : NATURAL := 2850; - CONSTANT rdown_i1_q : NATURAL := 2850; - CONSTANT rdown_i1_q : NATURAL := 2850; - CONSTANT rup_i0_q : NATURAL := 3210; - CONSTANT rup_i0_q : NATURAL := 3210; - CONSTANT rup_i1_q : NATURAL := 3210; - CONSTANT rup_i1_q : NATURAL := 3210; - CONSTANT tplh_i1_q : NATURAL := 261; - CONSTANT tphl_i0_q : NATURAL := 292; - CONSTANT tplh_i0_q : NATURAL := 293; - CONSTANT tphh_i0_q : NATURAL := 366; - CONSTANT tphl_i1_q : NATURAL := 377; - CONSTANT tpll_i1_q : NATURAL := 388; - CONSTANT tpll_i0_q : NATURAL := 389; - CONSTANT tphh_i1_q : NATURAL := 405; - CONSTANT transistors : NATURAL := 12 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END xr2_x1; - -ARCHITECTURE behaviour_data_flow OF xr2_x1 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on xr2_x1" - SEVERITY WARNING; - q <= (i0 xor i1) after 1000 ps; -END; diff --git a/alliance/share/cells/sxlib/xr2_x1.vhd b/alliance/share/cells/sxlib/xr2_x1.vhd deleted file mode 100644 index dca01149..00000000 --- a/alliance/share/cells/sxlib/xr2_x1.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY xr2_x1 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END xr2_x1; - -ARCHITECTURE RTL OF xr2_x1 IS -BEGIN - q <= (i0 XOR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/xr2_x4.al b/alliance/share/cells/sxlib/xr2_x4.al deleted file mode 100644 index c2255927..00000000 --- a/alliance/share/cells/sxlib/xr2_x4.al +++ /dev/null @@ -1,46 +0,0 @@ -V ALLIANCE : 6 -H xr2_x4,L,30/10/99 -C i0,IN,EXTERNAL,8 -C i1,IN,EXTERNAL,9 -C q,OUT,EXTERNAL,11 -C vdd,IN,EXTERNAL,7 -C vss,IN,EXTERNAL,1 -T P,0.35,2.9,10,9,7,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00016 -T P,0.35,2.9,7,8,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00015 -T P,0.35,5.9,11,2,7,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00014 -T P,0.35,5.9,7,2,11,0,0.75,0.75,13.3,13.3,16.2,11.25,tr_00013 -T P,0.35,5.9,2,9,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00012 -T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00011 -T P,0.35,5.9,6,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 -T P,0.35,5.9,7,10,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00009 -T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,16.2,2.25,tr_00008 -T N,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00007 -T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 -T N,0.35,1.4,1,9,10,0,0.75,0.75,4.3,4.3,10.8,3,tr_00005 -T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 -T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 -T N,0.35,2.9,5,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 -T N,0.35,2.9,1,8,5,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 -S 11,EXTERNAL,q -Q 0.00258522 -S 10,INTERNAL -Q 0.00536068 -S 9,EXTERNAL,i1 -Q 0.00462772 -S 8,EXTERNAL,i0 -Q 0.00370588 -S 7,EXTERNAL,vdd -Q 0.00866628 -S 6,INTERNAL -Q 0.00274153 -S 5,INTERNAL -Q 0 -S 4,INTERNAL -Q 0.00506945 -S 3,INTERNAL -Q 0 -S 2,INTERNAL -Q 0.00791506 -S 1,EXTERNAL,vss -Q 0.00737367 -EOF diff --git a/alliance/share/cells/sxlib/xr2_x4.ap b/alliance/share/cells/sxlib/xr2_x4.ap deleted file mode 100644 index 25fa815e..00000000 --- a/alliance/share/cells/sxlib/xr2_x4.ap +++ /dev/null @@ -1,145 +0,0 @@ -V ALLIANCE : 6 -H xr2_x4,P, 6/ 9/2000,100 -A 0,0,6000,5000 -R 5000,4000,ref_ref,q_40 -R 5000,1000,ref_ref,q_10 -R 5000,3000,ref_ref,q_30 -R 5000,3500,ref_ref,q_35 -R 5000,2500,ref_ref,q_25 -R 5000,2000,ref_ref,q_20 -R 5000,1500,ref_ref,q_15 -R 3500,4000,ref_ref,i1_40 -R 3500,3500,ref_ref,i1_35 -R 3500,3000,ref_ref,i1_30 -R 3500,2500,ref_ref,i1_25 -R 3500,2000,ref_ref,i1_20 -R 3500,1500,ref_ref,i1_15 -R 1000,4000,ref_ref,i0_40 -R 1000,3500,ref_ref,i0_35 -R 1000,3000,ref_ref,i0_30 -R 1000,2000,ref_ref,i0_20 -R 1000,2500,ref_ref,i0_25 -R 1000,1500,ref_ref,i0_15 -R 1000,1000,ref_ref,i0_10 -S 4500,2000,5400,2000,300,*,RIGHT,POLY -S 5000,1000,5000,4000,200,q,DOWN,CALU1 -S 3500,1500,3500,4000,200,i1,DOWN,CALU1 -S 1000,1000,1000,4000,200,i0,DOWN,CALU1 -S 0,3900,6000,3900,2400,*,LEFT,NWELL -S 4500,300,4500,1000,300,*,UP,NDIF -S 3900,800,3900,1600,300,*,UP,NDIF -S 1500,1000,4500,1000,100,*,RIGHT,ALU1 -S 4500,1000,4500,2000,100,*,DOWN,ALU1 -S 4800,1400,4800,2600,100,*,DOWN,POLY -S 5400,1400,5400,2600,100,*,DOWN,POLY -S 5700,500,5700,1000,200,*,DOWN,ALU1 -S 5700,3000,5700,4500,200,*,DOWN,ALU1 -S 4500,3500,4500,4500,200,*,DOWN,ALU1 -S 3500,1500,3500,4000,100,*,DOWN,ALU1 -S 4000,1500,4000,2900,100,*,DOWN,ALU1 -S 0,300,6000,300,600,vss,RIGHT,CALU1 -S 0,4700,6000,4700,600,vdd,RIGHT,CALU1 -S 5700,300,5700,1200,300,*,UP,NDIF -S 5100,300,5100,1200,300,*,UP,NDIF -S 5400,100,5400,1400,100,*,DOWN,NTRANS -S 4800,100,4800,1400,100,*,DOWN,NTRANS -S 3900,2800,3900,3700,300,*,DOWN,PDIF -S 4500,3400,4500,4700,300,*,DOWN,PDIF -S 5100,2800,5100,4700,300,*,DOWN,PDIF -S 3600,2600,3600,3900,100,*,UP,PTRANS -S 600,2600,600,3900,100,*,UP,PTRANS -S 300,2800,300,3700,300,*,UP,PDIF -S 4800,2600,4800,4900,100,*,UP,PTRANS -S 5400,2600,5400,4900,100,*,UP,PTRANS -S 5700,2800,5700,4700,300,*,DOWN,PDIF -S 2500,2000,3000,2000,100,*,RIGHT,ALU1 -S 2500,1500,2500,2000,100,*,DOWN,ALU1 -S 2000,1500,2500,1500,100,*,RIGHT,ALU1 -S 3000,1400,3600,1400,100,*,RIGHT,POLY -S 2000,2500,3500,2500,100,*,RIGHT,ALU1 -S 3000,2000,3000,2600,100,*,DOWN,POLY -S 3000,2000,4000,2000,100,*,RIGHT,POLY -S 1800,1400,2100,1400,100,*,RIGHT,POLY -S 1800,2600,2100,2600,100,*,RIGHT,POLY -S 600,600,600,1400,100,*,DOWN,NTRANS -S 3600,600,3600,1400,100,*,DOWN,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 3000,100,3000,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 1500,300,1500,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 3300,300,3300,1200,300,*,UP,NDIF -S 3300,2800,3300,4700,300,*,DOWN,PDIF -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 1200,2600,1200,4900,100,*,UP,PTRANS -S 900,2800,900,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 3000,2600,3000,4900,100,*,UP,PTRANS -S 600,2600,1200,2600,100,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 600,1400,1200,1400,100,*,RIGHT,POLY -S 300,2000,2400,2000,100,*,RIGHT,POLY -S 1000,1000,1000,4000,100,*,UP,ALU1 -S 1500,4000,2700,4000,100,*,RIGHT,ALU1 -S 300,1000,300,3000,100,*,DOWN,ALU1 -S 2100,3000,2100,3500,100,*,DOWN,ALU1 -S 1500,3000,2100,3000,100,*,LEFT,ALU1 -S 1500,1000,1500,3000,100,*,UP,ALU1 -S 1500,3500,1500,4000,100,*,UP,ALU1 -S 2700,3000,2700,4000,100,*,DOWN,ALU1 -S 300,3000,300,3500,100,*,UP,ALU1 -S 5700,1000,5700,1700,200,*,UP,ALU1 -S 5000,1000,5000,4000,200,*,DOWN,ALU1 -V 4500,2000,CONT_POLY,* -V 4000,2900,CONT_DIF_P,* -V 4000,1500,CONT_DIF_N,* -V 5100,1000,CONT_DIF_N,* -V 5100,3000,CONT_DIF_P,* -V 5100,3500,CONT_DIF_P,* -V 5100,4000,CONT_DIF_P,* -V 4500,4500,CONT_DIF_P,* -V 4500,4000,CONT_DIF_P,* -V 4500,3500,CONT_DIF_P,* -V 5700,3000,CONT_DIF_P,* -V 5700,3500,CONT_DIF_P,* -V 5700,4000,CONT_DIF_P,* -V 5700,4500,CONT_DIF_P,* -V 5700,1000,CONT_DIF_N,* -V 5700,500,CONT_DIF_N,* -V 4500,500,CONT_DIF_N,* -V 300,3000,CONT_DIF_P,* -V 3000,2000,CONT_POLY,* -V 4000,2000,CONT_POLY,* -V 3500,2500,CONT_POLY,* -V 3500,1500,CONT_POLY,* -V 2000,2500,CONT_POLY,* -V 2000,1500,CONT_POLY,* -V 2100,3500,CONT_DIF_P,* -V 2100,1000,CONT_DIF_N,* -V 300,1000,CONT_DIF_N,* -V 900,500,CONT_DIF_N,* -V 3300,500,CONT_DIF_N,* -V 900,4500,CONT_DIF_P,* -V 1500,4000,CONT_DIF_P,* -V 2700,4000,CONT_DIF_P,* -V 3300,4500,CONT_DIF_P,* -V 300,4700,CONT_BODY_N,* -V 3900,4700,CONT_BODY_N,* -V 300,300,CONT_BODY_P,* -V 3900,300,CONT_BODY_P,* -V 1000,2500,CONT_POLY,* -V 1000,1500,CONT_POLY,* -V 300,2000,CONT_POLY,* -V 1500,3500,CONT_DIF_P,* -V 2700,3500,CONT_DIF_P,* -V 2700,3000,CONT_DIF_P,* -V 300,3500,CONT_DIF_P,* -V 5700,1700,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/xr2_x4.sym b/alliance/share/cells/sxlib/xr2_x4.sym deleted file mode 100644 index 8198a29b..00000000 Binary files a/alliance/share/cells/sxlib/xr2_x4.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/xr2_x4.vbe b/alliance/share/cells/sxlib/xr2_x4.vbe deleted file mode 100644 index 047882b4..00000000 --- a/alliance/share/cells/sxlib/xr2_x4.vbe +++ /dev/null @@ -1,40 +0,0 @@ -ENTITY xr2_x4 IS -GENERIC ( - CONSTANT area : NATURAL := 3000; - CONSTANT cin_i0 : NATURAL := 20; - CONSTANT cin_i1 : NATURAL := 21; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i0_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rdown_i1_q : NATURAL := 810; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tphh_i1_q : NATURAL := 357; - CONSTANT tphh_i0_q : NATURAL := 476; - CONSTANT tpll_i0_q : NATURAL := 480; - CONSTANT tphl_i0_q : NATURAL := 521; - CONSTANT tpll_i1_q : NATURAL := 539; - CONSTANT tphl_i1_q : NATURAL := 541; - CONSTANT tplh_i0_q : NATURAL := 560; - CONSTANT tplh_i1_q : NATURAL := 657; - CONSTANT transistors : NATURAL := 16 -); -PORT ( - i0 : in BIT; - i1 : in BIT; - q : out BIT; - vdd : in BIT; - vss : in BIT -); -END xr2_x4; - -ARCHITECTURE behaviour_data_flow OF xr2_x4 IS - -BEGIN - ASSERT ((vdd and not (vss)) = '1') - REPORT "power supply is missing on xr2_x4" - SEVERITY WARNING; - q <= (i0 xor i1) after 1300 ps; -END; diff --git a/alliance/share/cells/sxlib/xr2_x4.vhd b/alliance/share/cells/sxlib/xr2_x4.vhd deleted file mode 100644 index 404a3949..00000000 --- a/alliance/share/cells/sxlib/xr2_x4.vhd +++ /dev/null @@ -1,20 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY xr2_x4 IS -PORT( - i0 : IN STD_LOGIC; - i1 : IN STD_LOGIC; - q : OUT STD_LOGIC -); -END xr2_x4; - -ARCHITECTURE RTL OF xr2_x4 IS -BEGIN - q <= (i0 XOR i1); -END RTL; diff --git a/alliance/share/cells/sxlib/zero_x0.al b/alliance/share/cells/sxlib/zero_x0.al deleted file mode 100644 index aafb6a73..00000000 --- a/alliance/share/cells/sxlib/zero_x0.al +++ /dev/null @@ -1,13 +0,0 @@ -V ALLIANCE : 6 -H zero_x0,L,30/10/99 -C nq,OUT,EXTERNAL,1 -C vdd,IN,EXTERNAL,3 -C vss,IN,EXTERNAL,2 -T N,0.35,1.4,2,3,1,0,0.75,0.75,4.3,4.3,2.1,4.5,tr_00001 -S 3,EXTERNAL,vdd -Q 0.00535397 -S 2,EXTERNAL,vss -Q 0.00330156 -S 1,EXTERNAL,nq -Q 0.00205642 -EOF diff --git a/alliance/share/cells/sxlib/zero_x0.ap b/alliance/share/cells/sxlib/zero_x0.ap deleted file mode 100644 index 92c72144..00000000 --- a/alliance/share/cells/sxlib/zero_x0.ap +++ /dev/null @@ -1,35 +0,0 @@ -V ALLIANCE : 6 -H zero_x0,P,30/ 8/2000,100 -A 0,0,1500,5000 -R 1000,4000,ref_ref,nq_40 -R 1000,3500,ref_ref,nq_35 -R 1000,3000,ref_ref,nq_30 -R 1000,2500,ref_ref,nq_25 -R 1000,2000,ref_ref,nq_20 -R 1000,1500,ref_ref,nq_15 -R 1000,1000,ref_ref,nq_10 -S 1000,1000,1000,4000,200,nq,DOWN,CALU1 -S 500,3000,500,4600,300,*,UP,NTIE -S 1000,1000,1000,4000,200,*,DOWN,ALU1 -S 0,300,1500,300,600,vss,RIGHT,CALU1 -S 0,4700,1500,4700,600,vdd,RIGHT,CALU1 -S 0,3900,1500,3900,2400,*,RIGHT,NWELL -S 500,4500,1000,4500,300,*,LEFT,NTIE -S 400,2000,700,2000,300,*,RIGHT,POLY -S 350,1300,350,1700,400,*,UP,NDIF -S 1000,1300,1000,1700,300,*,UP,NDIF -S 700,1100,700,1900,100,*,DOWN,NTRANS -S 500,2000,500,4700,200,*,DOWN,ALU1 -S 400,300,400,1500,200,*,DOWN,ALU1 -S 400,500,1000,500,300,*,RIGHT,PTIE -V 500,4000,CONT_BODY_N,* -V 500,3500,CONT_BODY_N,* -V 500,3000,CONT_BODY_N,* -V 1000,4500,CONT_BODY_N,* -V 500,4500,CONT_BODY_N,* -V 500,2000,CONT_POLY,* -V 400,1500,CONT_DIF_N,* -V 1000,1500,CONT_DIF_N,* -V 1000,500,CONT_BODY_P,* -V 400,500,CONT_BODY_P,* -EOF diff --git a/alliance/share/cells/sxlib/zero_x0.sym b/alliance/share/cells/sxlib/zero_x0.sym deleted file mode 100644 index 5452045b..00000000 Binary files a/alliance/share/cells/sxlib/zero_x0.sym and /dev/null differ diff --git a/alliance/share/cells/sxlib/zero_x0.vbe b/alliance/share/cells/sxlib/zero_x0.vbe deleted file mode 100644 index 535efebc..00000000 --- a/alliance/share/cells/sxlib/zero_x0.vbe +++ /dev/null @@ -1,20 +0,0 @@ -ENTITY zero_x0 IS -GENERIC ( - CONSTANT area : NATURAL := 750; - CONSTANT transistors : NATURAL := 1 -); -PORT ( - nq : out BIT; - vdd : in BIT; - vss : in BIT -); -END zero_x0; - -ARCHITECTURE behaviour_data_flow OF zero_x0 IS - -BEGIN - ASSERT (vdd and not (vss)) - REPORT "power supply is missing on zero_x0" - SEVERITY WARNING; - nq <= '0'; -END; diff --git a/alliance/share/cells/sxlib/zero_x0.vhd b/alliance/share/cells/sxlib/zero_x0.vhd deleted file mode 100644 index c662155c..00000000 --- a/alliance/share/cells/sxlib/zero_x0.vhd +++ /dev/null @@ -1,18 +0,0 @@ - --- --- Generated by VASY --- -LIBRARY IEEE; -USE IEEE.std_logic_1164.ALL; -USE IEEE.numeric_std.ALL; - -ENTITY zero_x0 IS -PORT( - nq : OUT STD_LOGIC -); -END zero_x0; - -ARCHITECTURE RTL OF zero_x0 IS -BEGIN - nq <= '0'; -END RTL; diff --git a/alliance/share/doc/overview.pdf b/alliance/share/doc/overview.pdf deleted file mode 100644 index 021ee597..00000000 Binary files a/alliance/share/doc/overview.pdf and /dev/null differ diff --git a/alliance/share/doc/overview.ps b/alliance/share/doc/overview.ps deleted file mode 100644 index d8afa6cb..00000000 --- a/alliance/share/doc/overview.ps +++ /dev/null @@ -1,25107 +0,0 @@ -%!PS-Adobe-2.0 -%%Creator: dvips(k) 5.85 Copyright 1999 Radical Eye Software -%%Title: overview.dvi -%%Pages: 14 -%%PageOrder: Ascend -%%BoundingBox: 0 0 596 842 -%%DocumentFonts: Palatino-Bold Palatino-Roman Courier Palatino-Italic -%%+ Palatino-BoldItalic Courier-Oblique -%%EndComments -%DVIPSWebPage: (www.radicaleye.com) -%DVIPSCommandLine: dvips overview.dvi -o overview.ps -%DVIPSParameters: dpi=600, compressed -%DVIPSSource: TeX output 2000.04.17:1400 -%%BeginProcSet: texc.pro -%! -/TeXDict 300 dict def TeXDict begin/N{def}def/B{bind def}N/S{exch}N/X{S -N}B/A{dup}B/TR{translate}N/isls false N/vsize 11 72 mul N/hsize 8.5 72 -mul N/landplus90{false}def/@rigin{isls{[0 landplus90{1 -1}{-1 1}ifelse 0 -0 0]concat}if 72 Resolution div 72 VResolution div neg scale isls{ -landplus90{VResolution 72 div vsize mul 0 exch}{Resolution -72 div hsize -mul 0}ifelse TR}if Resolution VResolution vsize -72 div 1 add mul TR[ -matrix currentmatrix{A A round sub abs 0.00001 lt{round}if}forall round -exch round exch]setmatrix}N/@landscape{/isls true N}B/@manualfeed{ -statusdict/manualfeed true put}B/@copies{/#copies X}B/FMat[1 0 0 -1 0 0] -N/FBB[0 0 0 0]N/nn 0 N/IEn 0 N/ctr 0 N/df-tail{/nn 8 dict N nn begin -/FontType 3 N/FontMatrix fntrx N/FontBBox FBB N string/base X array -/BitMaps X/BuildChar{CharBuilder}N/Encoding IEn N end A{/foo setfont}2 -array copy cvx N load 0 nn put/ctr 0 N[}B/sf 0 N/df{/sf 1 N/fntrx FMat N -df-tail}B/dfs{div/sf X/fntrx[sf 0 0 sf neg 0 0]N df-tail}B/E{pop nn A -definefont setfont}B/Cw{Cd A length 5 sub get}B/Ch{Cd A length 4 sub get -}B/Cx{128 Cd A length 3 sub get sub}B/Cy{Cd A length 2 sub get 127 sub} -B/Cdx{Cd A length 1 sub get}B/Ci{Cd A type/stringtype ne{ctr get/ctr ctr -1 add N}if}B/id 0 N/rw 0 N/rc 0 N/gp 0 N/cp 0 N/G 0 N/CharBuilder{save 3 -1 roll S A/base get 2 index get S/BitMaps get S get/Cd X pop/ctr 0 N Cdx -0 Cx Cy Ch sub Cx Cw add Cy setcachedevice Cw Ch true[1 0 0 -1 -.1 Cx -sub Cy .1 sub]/id Ci N/rw Cw 7 add 8 idiv string N/rc 0 N/gp 0 N/cp 0 N{ -rc 0 ne{rc 1 sub/rc X rw}{G}ifelse}imagemask restore}B/G{{id gp get/gp -gp 1 add N A 18 mod S 18 idiv pl S get exec}loop}B/adv{cp add/cp X}B -/chg{rw cp id gp 4 index getinterval putinterval A gp add/gp X adv}B/nd{ -/cp 0 N rw exit}B/lsh{rw cp 2 copy get A 0 eq{pop 1}{A 255 eq{pop 254}{ -A A add 255 and S 1 and or}ifelse}ifelse put 1 adv}B/rsh{rw cp 2 copy -get A 0 eq{pop 128}{A 255 eq{pop 127}{A 2 idiv S 128 and or}ifelse} -ifelse put 1 adv}B/clr{rw cp 2 index string putinterval adv}B/set{rw cp -fillstr 0 4 index getinterval putinterval adv}B/fillstr 18 string 0 1 17 -{2 copy 255 put pop}for N/pl[{adv 1 chg}{adv 1 chg nd}{1 add chg}{1 add -chg nd}{adv lsh}{adv lsh nd}{adv rsh}{adv rsh nd}{1 add adv}{/rc X nd}{ -1 add set}{1 add clr}{adv 2 chg}{adv 2 chg nd}{pop nd}]A{bind pop} -forall N/D{/cc X A type/stringtype ne{]}if nn/base get cc ctr put nn -/BitMaps get S ctr S sf 1 ne{A A length 1 sub A 2 index S get sf div put -}if put/ctr ctr 1 add N}B/I{cc 1 add D}B/bop{userdict/bop-hook known{ -bop-hook}if/SI save N @rigin 0 0 moveto/V matrix currentmatrix A 1 get A -mul exch 0 get A mul add .99 lt{/QV}{/RV}ifelse load def pop pop}N/eop{ -SI restore userdict/eop-hook known{eop-hook}if showpage}N/@start{ -userdict/start-hook known{start-hook}if pop/VResolution X/Resolution X -1000 div/DVImag X/IEn 256 array N 2 string 0 1 255{IEn S A 360 add 36 4 -index cvrs cvn put}for pop 65781.76 div/vsize X 65781.76 div/hsize X}N -/p{show}N/RMat[1 0 0 -1 0 0]N/BDot 260 string N/Rx 0 N/Ry 0 N/V{}B/RV/v{ -/Ry X/Rx X V}B statusdict begin/product where{pop false[(Display)(NeXT) -(LaserWriter 16/600)]{A length product length le{A length product exch 0 -exch getinterval eq{pop true exit}if}{pop}ifelse}forall}{false}ifelse -end{{gsave TR -.1 .1 TR 1 1 scale Rx Ry false RMat{BDot}imagemask -grestore}}{{gsave TR -.1 .1 TR Rx Ry scale 1 1 false RMat{BDot} -imagemask grestore}}ifelse B/QV{gsave newpath transform round exch round -exch itransform moveto Rx 0 rlineto 0 Ry neg rlineto Rx neg 0 rlineto -fill grestore}B/a{moveto}B/delta 0 N/tail{A/delta X 0 rmoveto}B/M{S p -delta add tail}B/b{S p tail}B/c{-4 M}B/d{-3 M}B/e{-2 M}B/f{-1 M}B/g{0 M} -B/h{1 M}B/i{2 M}B/j{3 M}B/k{4 M}B/w{0 rmoveto}B/l{p -4 w}B/m{p -3 w}B/n{ -p -2 w}B/o{p -1 w}B/q{p 1 w}B/r{p 2 w}B/s{p 3 w}B/t{p 4 w}B/x{0 S -rmoveto}B/y{3 2 roll p a}B/bos{/SS save N}B/eos{SS restore}B end - -%%EndProcSet -%%BeginProcSet: 8r.enc -% @@psencodingfile@{ -% author = "S. Rahtz, P. MacKay, Alan Jeffrey, B. Horn, K. Berry", -% version = "0.6", -% date = "1 July 1998", -% filename = "8r.enc", -% email = "tex-fonts@@tug.org", -% docstring = "Encoding for TrueType or Type 1 fonts -% to be used with TeX." -% @} -% -% Idea is to have all the characters normally included in Type 1 fonts -% available for typesetting. This is effectively the characters in Adobe -% Standard Encoding + ISO Latin 1 + extra characters from Lucida. -% -% Character code assignments were made as follows: -% -% (1) the Windows ANSI characters are almost all in their Windows ANSI -% positions, because some Windows users cannot easily reencode the -% fonts, and it makes no difference on other systems. The only Windows -% ANSI characters not available are those that make no sense for -% typesetting -- rubout (127 decimal), nobreakspace (160), softhyphen -% (173). quotesingle and grave are moved just because it's such an -% irritation not having them in TeX positions. -% -% (2) Remaining characters are assigned arbitrarily to the lower part -% of the range, avoiding 0, 10 and 13 in case we meet dumb software. -% -% (3) Y&Y Lucida Bright includes some extra text characters; in the -% hopes that other PostScript fonts, perhaps created for public -% consumption, will include them, they are included starting at 0x12. -% -% (4) Remaining positions left undefined are for use in (hopefully) -% upward-compatible revisions, if someday more characters are generally -% available. -% -% (5) hyphen appears twice for compatibility with both -% ASCII and Windows. -% -/TeXBase1Encoding [ -% 0x00 (encoded characters from Adobe Standard not in Windows 3.1) - /.notdef /dotaccent /fi /fl - /fraction /hungarumlaut /Lslash /lslash - /ogonek /ring /.notdef - /breve /minus /.notdef -% These are the only two remaining unencoded characters, so may as -% well include them. - /Zcaron /zcaron -% 0x10 - /caron /dotlessi -% (unusual TeX characters available in, e.g., Lucida Bright) - /dotlessj /ff /ffi /ffl - /.notdef /.notdef /.notdef /.notdef - /.notdef /.notdef /.notdef /.notdef - % very contentious; it's so painful not having quoteleft and quoteright - % at 96 and 145 that we move the things normally found there to here. - /grave /quotesingle -% 0x20 (ASCII begins) - /space /exclam /quotedbl /numbersign - /dollar /percent /ampersand /quoteright - /parenleft /parenright /asterisk /plus /comma /hyphen /period /slash -% 0x30 - /zero /one /two /three /four /five /six /seven - /eight /nine /colon /semicolon /less /equal /greater /question -% 0x40 - /at /A /B /C /D /E /F /G /H /I /J /K /L /M /N /O -% 0x50 - /P /Q /R /S /T /U /V /W - /X /Y /Z /bracketleft /backslash /bracketright /asciicircum /underscore -% 0x60 - /quoteleft /a /b /c /d /e /f /g /h /i /j /k /l /m /n /o -% 0x70 - /p /q /r /s /t /u /v /w - /x /y /z /braceleft /bar /braceright /asciitilde - /.notdef % rubout; ASCII ends -% 0x80 - /.notdef /.notdef /quotesinglbase /florin - /quotedblbase /ellipsis /dagger /daggerdbl - /circumflex /perthousand /Scaron /guilsinglleft - /OE /.notdef /.notdef /.notdef -% 0x90 - /.notdef /.notdef /.notdef /quotedblleft - /quotedblright /bullet /endash /emdash - /tilde /trademark /scaron /guilsinglright - /oe /.notdef /.notdef /Ydieresis -% 0xA0 - /.notdef % nobreakspace - /exclamdown /cent /sterling - /currency /yen /brokenbar /section - /dieresis /copyright /ordfeminine /guillemotleft - /logicalnot - /hyphen % Y&Y (also at 45); Windows' softhyphen - /registered - /macron -% 0xD0 - /degree /plusminus /twosuperior /threesuperior - /acute /mu /paragraph /periodcentered - /cedilla /onesuperior /ordmasculine /guillemotright - /onequarter /onehalf /threequarters /questiondown -% 0xC0 - /Agrave /Aacute /Acircumflex /Atilde /Adieresis /Aring /AE /Ccedilla - /Egrave /Eacute /Ecircumflex /Edieresis - /Igrave /Iacute /Icircumflex /Idieresis -% 0xD0 - /Eth /Ntilde /Ograve /Oacute - /Ocircumflex /Otilde /Odieresis /multiply - /Oslash /Ugrave /Uacute /Ucircumflex - /Udieresis /Yacute /Thorn /germandbls -% 0xE0 - /agrave /aacute /acircumflex /atilde - /adieresis /aring /ae /ccedilla - /egrave /eacute /ecircumflex /edieresis - /igrave /iacute /icircumflex /idieresis -% 0xF0 - /eth /ntilde /ograve /oacute - /ocircumflex /otilde /odieresis /divide - /oslash /ugrave /uacute /ucircumflex - /udieresis /yacute /thorn /ydieresis -] def - -%%EndProcSet -%%BeginProcSet: texps.pro -%! -TeXDict begin/rf{findfont dup length 1 add dict begin{1 index/FID ne 2 -index/UniqueID ne and{def}{pop pop}ifelse}forall[1 index 0 6 -1 roll -exec 0 exch 5 -1 roll VResolution Resolution div mul neg 0 0]/Metrics -exch def dict begin Encoding{exch dup type/integertype ne{pop pop 1 sub -dup 0 le{pop}{[}ifelse}{FontMatrix 0 get div Metrics 0 get div def} -ifelse}forall Metrics/Metrics currentdict end def[2 index currentdict -end definefont 3 -1 roll makefont/setfont cvx]cvx def}def/ObliqueSlant{ -dup sin S cos div neg}B/SlantFont{4 index mul add}def/ExtendFont{3 -1 -roll mul exch}def/ReEncodeFont{CharStrings rcheck{/Encoding false def -dup[exch{dup CharStrings exch known not{pop/.notdef/Encoding true def} -if}forall Encoding{]exch pop}{cleartomark}ifelse}if/Encoding exch def} -def end - -%%EndProcSet -%%BeginProcSet: special.pro -%! -TeXDict begin/SDict 200 dict N SDict begin/@SpecialDefaults{/hs 612 N -/vs 792 N/ho 0 N/vo 0 N/hsc 1 N/vsc 1 N/ang 0 N/CLIP 0 N/rwiSeen false N -/rhiSeen false N/letter{}N/note{}N/a4{}N/legal{}N}B/@scaleunit 100 N -/@hscale{@scaleunit div/hsc X}B/@vscale{@scaleunit div/vsc X}B/@hsize{ -/hs X/CLIP 1 N}B/@vsize{/vs X/CLIP 1 N}B/@clip{/CLIP 2 N}B/@hoffset{/ho -X}B/@voffset{/vo X}B/@angle{/ang X}B/@rwi{10 div/rwi X/rwiSeen true N}B -/@rhi{10 div/rhi X/rhiSeen true N}B/@llx{/llx X}B/@lly{/lly X}B/@urx{ -/urx X}B/@ury{/ury X}B/magscale true def end/@MacSetUp{userdict/md known -{userdict/md get type/dicttype eq{userdict begin md length 10 add md -maxlength ge{/md md dup length 20 add dict copy def}if end md begin -/letter{}N/note{}N/legal{}N/od{txpose 1 0 mtx defaultmatrix dtransform S -atan/pa X newpath clippath mark{transform{itransform moveto}}{transform{ -itransform lineto}}{6 -2 roll transform 6 -2 roll transform 6 -2 roll -transform{itransform 6 2 roll itransform 6 2 roll itransform 6 2 roll -curveto}}{{closepath}}pathforall newpath counttomark array astore/gc xdf -pop ct 39 0 put 10 fz 0 fs 2 F/|______Courier fnt invertflag{PaintBlack} -if}N/txpose{pxs pys scale ppr aload pop por{noflips{pop S neg S TR pop 1 --1 scale}if xflip yflip and{pop S neg S TR 180 rotate 1 -1 scale ppr 3 -get ppr 1 get neg sub neg ppr 2 get ppr 0 get neg sub neg TR}if xflip -yflip not and{pop S neg S TR pop 180 rotate ppr 3 get ppr 1 get neg sub -neg 0 TR}if yflip xflip not and{ppr 1 get neg ppr 0 get neg TR}if}{ -noflips{TR pop pop 270 rotate 1 -1 scale}if xflip yflip and{TR pop pop -90 rotate 1 -1 scale ppr 3 get ppr 1 get neg sub neg ppr 2 get ppr 0 get -neg sub neg TR}if xflip yflip not and{TR pop pop 90 rotate ppr 3 get ppr -1 get neg sub neg 0 TR}if yflip xflip not and{TR pop pop 270 rotate ppr -2 get ppr 0 get neg sub neg 0 S TR}if}ifelse scaleby96{ppr aload pop 4 --1 roll add 2 div 3 1 roll add 2 div 2 copy TR .96 dup scale neg S neg S -TR}if}N/cp{pop pop showpage pm restore}N end}if}if}N/normalscale{ -Resolution 72 div VResolution 72 div neg scale magscale{DVImag dup scale -}if 0 setgray}N/psfts{S 65781.76 div N}N/startTexFig{/psf$SavedState -save N userdict maxlength dict begin/magscale true def normalscale -currentpoint TR/psf$ury psfts/psf$urx psfts/psf$lly psfts/psf$llx psfts -/psf$y psfts/psf$x psfts currentpoint/psf$cy X/psf$cx X/psf$sx psf$x -psf$urx psf$llx sub div N/psf$sy psf$y psf$ury psf$lly sub div N psf$sx -psf$sy scale psf$cx psf$sx div psf$llx sub psf$cy psf$sy div psf$ury sub -TR/showpage{}N/erasepage{}N/copypage{}N/p 3 def @MacSetUp}N/doclip{ -psf$llx psf$lly psf$urx psf$ury currentpoint 6 2 roll newpath 4 copy 4 2 -roll moveto 6 -1 roll S lineto S lineto S lineto closepath clip newpath -moveto}N/endTexFig{end psf$SavedState restore}N/@beginspecial{SDict -begin/SpecialSave save N gsave normalscale currentpoint TR -@SpecialDefaults count/ocount X/dcount countdictstack N}N/@setspecial{ -CLIP 1 eq{newpath 0 0 moveto hs 0 rlineto 0 vs rlineto hs neg 0 rlineto -closepath clip}if ho vo TR hsc vsc scale ang rotate rwiSeen{rwi urx llx -sub div rhiSeen{rhi ury lly sub div}{dup}ifelse scale llx neg lly neg TR -}{rhiSeen{rhi ury lly sub div dup scale llx neg lly neg TR}if}ifelse -CLIP 2 eq{newpath llx lly moveto urx lly lineto urx ury lineto llx ury -lineto closepath clip}if/showpage{}N/erasepage{}N/copypage{}N newpath}N -/@endspecial{count ocount sub{pop}repeat countdictstack dcount sub{end} -repeat grestore SpecialSave restore end}N/@defspecial{SDict begin}N -/@fedspecial{end}B/li{lineto}B/rl{rlineto}B/rc{rcurveto}B/np{/SaveX -currentpoint/SaveY X N 1 setlinecap newpath}N/st{stroke SaveX SaveY -moveto}N/fil{fill SaveX SaveY moveto}N/ellipse{/endangle X/startangle X -/yrad X/xrad X/savematrix matrix currentmatrix N TR xrad yrad scale 0 0 -1 startangle endangle arc savematrix setmatrix}N end - -%%EndProcSet -TeXDict begin 39158280 55380996 1000 600 600 (overview.dvi) -@start -%DVIPSBitmapFont: Fa cmr7 7 4 -/Fa 4 122 df<13FF000313E0380E03F0381800F848137C48137E00787F12FC6CEB1F80 -A4127CC7FC15005C143E147E147C5C495A495A5C495A010EC7FC5B5B903870018013E0EA -0180390300030012065A001FB5FC5A485BB5FCA219267DA521>50 -D<380F81FC38FF8FFF90389C0F80391FB007C0EA0FE09038C003E0A31380AF391FC007F0 -39FFF83FFEA21F1A7E9925>110 D<39FFF81FFCA2390FF00FE0D807E01380D803F01300 -3801F80E00005BEB7C386D5AEB3FE06D5A130F130780497EEB1DF8EB38FCEB707EEBE03E -48487E0003EB0F80000714C0001F14E039FFE01FFEA21F197F9823>120 -D<39FFF807FEA2390FE001F001C013E0000714C0EA03E01580EBF003000114006D5A0000 -130613FCEB7C0CA26D5AA26D5AA214F06D5AA26D5AA26D5AA291C7FCA213061230EA780E -EAFC0C131C1318485AEA70E0EA3FC06CC8FC1F257F9823>I E -%EndDVIPSBitmapFont -%DVIPSBitmapFont: Fb cmmi10 10 7 -/Fb 7 117 df22 D<121C127FEAFF80A5EA7F00121C0909798817>58 -D101 D<14E0EB03F8A21307A314F0EB01C090C7FCAB13F8EA03FEEA070F000E13 -80121C121812381230EA701F1260133F00E0130012C05BEA007EA213FE5B1201A25B1203 -5BA20007131813E01438000F133013C01470EB806014E014C01381EB838038078700EA03 -FEEA00F815397EB71D>105 D109 D<14FF010313C090380F80F090383E00380178131C153C4913FC -0001130113E0A33903F000F06D13007F3801FFE014FC14FF6C14806D13C0011F13E01303 -9038003FF014071403001E1301127FA24814E0A348EB03C012F800E0EB07800070EB0F00 -6C133E001E13F83807FFE0000190C7FC1E267CA427>115 DI E -%EndDVIPSBitmapFont -/Fc 134[55 1[83 55 61 33 44 39 1[61 55 61 89 33 1[33 -33 61 55 39 50 61 44 61 50 10[78 1[66 61 72 1[61 2[100 -7[61 1[72 13[50 50 50 50 50 2[25 43[61 2[{TeXBase1Encoding ReEncodeFont} -37 99.6264 /Palatino-Bold rf /Fd 134[50 50 50 50 50 50 -50 50 1[50 50 50 50 50 2[50 50 50 50 50 50 50 50 50 7[50 -1[50 3[50 50 1[50 1[50 1[50 4[50 2[50 1[50 50 50 5[50 -3[50 1[50 1[50 2[50 50 50 45[{TeXBase1Encoding ReEncodeFont}41 -83.022 /Courier rf -%DVIPSBitmapFont: Fe cmsy10 10 3 -/Fe 3 21 df<923803FFC0033F13FC4AB67E020715E0913A1FFE007FF8DA7FE0EB07FE4A -C87ED903FCED3FC0D907F0ED0FE0D90FC0ED03F049486F7E49CA7E017E177E4983498348 -48EF0F80000319C04917074848EF03E0000F19F049170148CC12F8A2001E1978003E197C -A2003C193C007C193EA20078191EA300F8191FA248190FAA6C191FA20078191EA3007C19 -3EA2003C193C003E197CA2001E1978001F19F8A26C6CEF01F06D1703000719E06C6CEF07 -C06D170F000119806C6CEF1F006D5F017E177E6D5F6D6C4B5A6D6C4B5AD907F0ED0FE0D9 -03FCED3FC0D900FF03FFC7FCDA7FE0EB07FEDA1FFEEB7FF80207B612E002011580DA003F -01FCC8FC030313C0484E7BBB53>13 D15 D20 D E -%EndDVIPSBitmapFont -/Ff 105[42 28[46 42 1[46 51 28 37 32 1[51 46 51 74 28 -51 1[28 51 46 32 42 51 37 51 42 10[65 65 55 51 60 1[51 -69 69 83 51 2[32 69 69 46 51 69 60 1[65 7[42 2[42 1[42 -42 42 42 42 1[21 28 45[{TeXBase1Encoding ReEncodeFont}50 -83.022 /Palatino-Bold rf /Fg 22[40 81[83 42 27[42 46 -43 69 47 50 27 35 33 46 50 45 48 73 24 46 19 24 48 46 -28 40 51 37 46 42 23 6[55 55 83 60 65 51 44 55 1[50 65 -69 79 51 2[28 69 63 46 51 64 59 51 65 6[21 42 42 42 42 -42 42 42 42 42 42 50 21 28 21 2[28 28 23 65 70 2[31 30[50 -50 2[{TeXBase1Encoding ReEncodeFont}75 83.022 /Palatino-Roman -rf /Fh 139[50 3[50 9[50 102[{TeXBase1Encoding ReEncodeFont}3 -83.022 /Courier-Oblique rf /Fi 135[42 69 3[37 3[46 46 -1[28 2[28 3[37 46 37 1[46 9[83 55 65 1[46 6[51 2[32 7[60 -65[{TeXBase1Encoding ReEncodeFont}18 83.022 /Palatino-BoldItalic -rf /Fj 134[42 42 60 42 46 28 32 32 1[42 37 46 65 23 37 -1[23 42 42 23 32 42 34 38 37 12[51 46 55 2[65 65 78 3[28 -3[51 65 55 51 60 11[42 2[42 1[42 1[21 28 21 40[45 44 -2[{TeXBase1Encoding ReEncodeFont}43 83.022 /Palatino-Italic -rf /Fk 136[60 1[60 60 60 60 1[60 60 60 60 60 2[60 60 -1[60 60 1[60 60 60 32[60 5[60 3[60 6[60 60 60 45[{ -TeXBase1Encoding ReEncodeFont}23 99.6264 /Courier rf -/Fl 22[48 48 30[61 79[55 51 1[56 60 32 42 39 56 60 54 -58 88 29 2[29 58 1[33 48 61 44 55 50 11[78 1[52 2[60 -2[94 61 1[33 34 2[55 2[71 1[78 9[50 50 50 50 1[50 1[50 -2[33 25 4[28 39[{TeXBase1Encoding ReEncodeFont}43 99.6264 -/Palatino-Roman rf /Fm 134[66 4[39 51 47 1[72 65 70 106 -35 2[35 1[66 40 57 17[63 14[93 85 1[93 6[30 58[{ -TeXBase1Encoding ReEncodeFont}18 119.552 /Palatino-Roman -rf /Fn 133[60 66 60 100 1[73 40 53 47 1[73 66 73 106 -40 73 1[40 73 66 47 60 73 53 73 60 10[93 93 80 73 6[73 -2[47 5[86 1[93 9[60 60 60 60 60 60 60 45[73 3[{ -TeXBase1Encoding ReEncodeFont}39 119.552 /Palatino-Bold -rf end -%%EndProlog -%%BeginSetup -%%Feature: *Resolution 600dpi -TeXDict begin -%%PaperSize: A4 - -%%EndSetup -%%Page: 1 1 -1 0 bop 593 394 a Fn(Alliance)p Fm(:)36 b(A)30 b(Complete)f(CAD)h -(System)f(for)h Fn(VLSI)g Fm(Design)761 763 y Fl(\311quipe)25 -b(Achitectur)n(e)g(des)g(Syst\350mes)h(et)f(Micr)n(o-\311lectr)n -(onique)1151 879 y(Laboratoir)n(e)h(d'Informatique)f(de)f(Paris)i(6) -1276 996 y(Universit\351)f(Pierr)n(e)h(et)f(Marie)g(Curie)1159 -1112 y(4,)g(Place)f(Jussieu)i(75252)e(Paris)h(Cedex)g(05,)1833 -1228 y(France)994 1344 y Fk(http://www-asim.lip6.fr/alli)o(ance/)904 -1461 y(ftp://ftp-asim.lip6.fr/pub/all)o(ianc)o(e/)904 -1577 y(mailto:alliance-support@asim.l)o(ip6.)o(fr)1751 -1929 y Fn(Abstract)388 2151 y Fj(The)20 b Fi(Alliance)g -Fj(package)g(is)h(a)g(complete)f(set)h(of)g(CAD)g(tools)g(for)g(the)f -(speci\002cation,)g(design)h(and)g(validation)388 2251 -y(of)30 b(digital)g Fi(VLSI)h Fj(cir)o(cuits.)56 b(Beside)31 -b(the)f(tools,)j Fi(Alliance)d Fj(includes)h(also)g(a)g(set)g(of)g -(cell)g(libraries,)k(fr)o(om)388 2351 y(standard)20 b(cells)j(for)e -(automatic)g(place)g(and)g(r)o(oute)g(tools,)h(to)f(custom)g(block)g -(generators)i(to)e(be)h(used)g(in)g(high)388 2450 y(performance)e(cir)o -(cuits.)25 b(This)c(package)e(is)i(used)g(in)g(mor)o(e)g(than)f(250)f -(universities)j(worldwide.)388 2583 y(Each)e Fi(Alliance)g -Fj(tool)g(can)h(operate)g(as)g(a)h(standalone)e(pr)o(ogram)g(as)h(well) -h(as)f(a)g(part)g(of)g(the)f(complete)h(design)388 2683 -y(framework.)39 b(After)25 b(intr)o(oducing)f(brie\003y)j(the)d(design) -i(methodology)m(,)d(we)j(outline)f(the)g(functionnality)g(of)388 -2782 y(the)20 b(tools.)25 b(Experiemental)20 b(r)o(esults)h(conclude)g -(the)f(pr)o(esentation.)388 2915 y Fi(Alliance)j Fj(runs)j(on)f(any)f -Fi(Unix)g Fj(system)g(and)g(has)h(been)h(r)o(ecently)e(ported)g(to)g -Fi(W)n(indows)h Fj(NT)-6 b(.)23 b(It)h(is)h(fr)o(eely)388 -3015 y(available)17 b(on)g Fh(ftp)p Fj(,)g(and)g(includes)h(binaries,)h -(leaf)f(cells)g(libraries,)h(on-line)f(documentation,)e(and)h -(tutorials.)180 3367 y Fn(1)119 b(Introduction)180 3623 -y Fg(The)32 b Ff(Alliance)e Fg(package)h(is)i(the)f(r)o(esult)g(of)g(a) -g(ten)h(years)e(ef)o(fort)g(spent)i(at)f(the)g Ff(LIP6)g -Fg(Laboratory)f(\(formerly)180 3722 y Ff(MASI)p Fg(\))c(of)h(the)g -(Pierr)o(e)f(et)h(Marie)e(Curie)i(University)g(\(UPMC\),)e(in)i(Paris.) -47 b(During)29 b(these)f(years,)h(our)f(major)180 3822 -y(goal)c(was)g(to)g(pr)o(ovide)f(our)i(under)o(graduate)c(and)j -(graduate)e(students)j(with)f(a)g(complete)g(CAD)g(framework,)180 -3921 y(designed)j(to)h(assist)g(them)g(in)h(digital)e -Ff(VLSI)g(CMOS)h Fg(course.)46 b(The)27 b Fj(Ar)o(chitectur)o(e)g -Fg(team)g(at)g Ff(LIP6)g Fg(focuses)h(its)180 4021 y(activity)e(on)h -(two)h(key)e(issues:)38 b(computer)26 b(ar)o(chitectur)o(es)f(using)i -(high)h(complexity)f(ASICs,)g(and)f(innovative)180 4121 -y(CAD)i(tools)i(for)e Ff(VLSI)g Fg(design.)48 b(Str)o(ong)29 -b(interaction)f(exists)h(between)f(the)h(people)f(working)i(on)f -(computer)180 4220 y(ar)o(chitectur)o(es)g(and)h(the)h(one)g(working)h -(on)f(CAD)f(tools.)57 b(The)30 b(main)h(CAD)g(action)g(aims)f(at)h -(ful\002lling)g(both)180 4320 y(the)i(needs)g(of)g(experienced)f -(designers)i(by)f(pr)o(oviding)g(practical)f(answers)h(to)h -(state-of-the-art)d(pr)o(oblems)180 4420 y(\(logic)c(synthesis,)j(pr)o -(ocedural)25 b(generation,)k(layout)e(veri\002cation,)h(test)f(and)g -(inter)o(operability\),)g(and)g(novice)180 4519 y(designers,)k(by)d(pr) -o(oviding)h(a)f(simple)i(and)e(consistent)i(set)f(of)f(tools.)51 -b(Our)29 b Ff(VLSI)f Fg(design)h(\003ow)h(is)f(ther)o(efor)o(e)180 -4619 y(based)18 b(on)h(both)h(advanced)d(CAD)i(tools)h(that)f(ar)o(e)e -(not)j(available)d(within)j(commer)o(cial)f(CAD)f(systems,)i(such)f(as) -180 4718 y(functional)i(abstraction)g(or)g(static)f(timing)i(analysis,) -f(and)f(standar)o(d)f(design/validation)i(tools.)180 -4885 y Ff(Alliance)13 b Fg(VLSI)j(CAD)g(System)h(is)f(fr)o(ee)f -(softwar)o(e.)23 b(Binaries,)17 b(sour)o(ce)f(code)g(and)g(cells)g -(libraries)g(ar)o(e)f(fr)o(eely)g(avail-)180 4984 y(able)23 -b(under)g(the)h(GNU)g(General)f(Public)h(Licence)f(\()p -Ff(GPL)p Fg(\).)g(Y)-8 b(ou)24 b(ar)o(e)f(welcome)h(to)g(use)g(the)f -(softwar)o(e)g(package)180 5084 y(even)g(for)g(commer)o(cial)f(designs) -i(whithout)g(any)f(fee.)31 b(Y)-8 b(ou)25 b(ar)o(e)c(just)j(r)o(equir)o -(ed)d(to)j(mention)g(:)30 b("Designed)23 b(with)180 5183 -y(Alliance)528 5180 y(c)505 5183 y Fe(\015)e Fg(LIP6/Universit\351)f -(Pierr)o(e)g(et)h(Marie)e(Curie".)26 b(For)21 b(any)g(questions)i -(please)d(mail)h(to)h(:)k Fd(alliance-)180 5283 y(support@asim.lip6.fr) -p Fg(.)1959 5956 y(1)p eop -%%Page: 2 2 -2 1 bop 180 390 a Fc(1.1)99 b(Process)26 b(independence)180 -615 y Fg(T)-8 b(o)23 b(be)f(useful,)g(a)f(CAD)h(system)h(must)g(pr)o -(ovide)e(a)h(way)g(to)h(the)f(silicon,)h(ther)o(efor)o(e)e -Ff(Alliance)e Fg(pr)o(ovides)i(a)h(lar)o(ge)180 714 y(set)g(of)h(cell)f -(libraries)f(also)i(available)e(at)h(the)g(layout)g(level.)30 -b(The)22 b(tar)o(get)g(technologies)h(of)f Ff(Alliance)e -Fg(is)i Ff(CMOS)p Fg(.)180 814 y(The)32 b(layout)f(libraries)g(r)o(ely) -g(on)h(a)g(symbolic)g(layout)g(appr)o(oach)e(that)i(pr)o(ovides)e(pr)o -(ocess)i(independence)f(in)180 914 y(or)o(der)23 b(to)i(allow)g(the)f -(designers)h(to)f(easily)h(port)f(their)h(designs)g(fr)o(om)e(one)i -(silicon)h(supplier)e(to)h(another)-6 b(.)36 b(The)180 -1013 y(main)20 b(point)g(in)g(this)g(appr)o(oach)e(is)h(that)h(the)f -(pitch)h(matching)g(constraints)g(in)g(both)g Fj(x)e -Fg(and)h Fj(y)g Fg(dir)o(ection)g(ar)o(e)f(kept)180 1113 -y(thr)o(ough)25 b(technological)h(r)o(etar)o(getting.)37 -b(The)25 b(translation,)h(fully)f(automated,)g(r)o(elies)f(on)i(a)e -(technological)i(\002le)180 1212 y(suited)21 b(to)g(a)f(given)h(pr)o -(ocess.)180 1378 y(These)31 b(\002les)g(can)f(be)g(generated)g(dir)o -(ectly)f(fr)o(om)i(the)f(pr)o(ocess)g(design)h(r)o(ules.)56 -b(Also)31 b(technological)g(\002les)g(for)180 1478 y(several)20 -b(pr)o(ocesses)f(ar)o(e)g(available)g(thr)o(ough)i(the)g(CMP)f(and)g -(Eur)o(oPractice)f(services,)h(pr)o(ovided)f(you)i(signed)f(a)180 -1578 y(NDA)h(for)f(the)h(pr)o(ocess.)180 1887 y Fc(1.2)99 -b(Software)25 b(portability)180 2111 y Fg(The)e Ff(Alliance)d -Fg(package)j(has)g(been)g(designed)g(so)g(to)h(r)o(un)g(on)g(an)f -(heter)o(ogeneous)g(network)h(of)f(workstations.)180 -2211 y(The)29 b(only)h(r)o(equir)o(ements)e(ar)o(e)g(a)g -Ff(C)h Fg(compiler)g(and)g(a)f Ff(Unix)g Fg(system.)50 -b(For)30 b(the)f(graphical)f(applications,)j(the)180 -2311 y(XW)-5 b(indow)30 b(library)f(is)g(used.)49 b(Several)28 -b(har)o(dwar)o(e)e(platforms,)31 b(fr)o(om)d(Intel)h(386)f(based)g -(micr)o(ocomputers)h(to)180 2410 y(Spar)o(cStations)19 -b(and)h(DEC)h(Stations,)g(ar)o(e)e(supported.)180 2719 -y Fc(1.3)99 b(Modularity)180 2944 y Fg(Accor)o(ding)25 -b(to)g(the)h(inter)o(operability)f(constraints,)i(each)e -Ff(Alliance)d Fg(tool)k(can)f(operate)g(as)g(a)g(standalone)g(pr)o(o-) -180 3043 y(gram)i(as)f(well)h(as)g(a)f(part)g(of)h(the)g(complete)g -Ff(Alliance)d Fg(design)j(framework.)43 b(Each)26 b Ff(Alliance)e -Fg(tool)k(ther)o(efor)o(e)180 3143 y(supports)g(several)e(standar)o(d)f -Ff(VLSI)i Fg(description)g(formats)g(:)39 b Ff(SPICE)p -Fg(,)26 b Ff(EDIF)p Fg(,)h Ff(VHDL)p Fg(,)g Ff(CIF)p -Fg(,)g Ff(GDS2)p Fg(.)45 b(In)27 b(that)180 3243 y(r)o(espect,)c(the)i -(tools)g(ouputs)f(ar)o(e)f(fully)h(usable)g(under)g(the)g -Ff(Compass)f Fg(and)g Ff(Cadence)f(Opus)i Fg(envir)o(onnement,)180 -3342 y(pr)o(ovided)30 b(these)h(tools)h(have)f(the)g(necessary)f -(con\002guration)j(\002les.)56 b(The)31 b Ff(Alliance)e -Fg(tools)j(support)f(a)f(zer)o(o-)180 3442 y(default)18 -b(top-down)i(design)g(methodology)h(with)g(not)f(only)g(constr)o -(uction)h(tools)g(\227)e(layout)h(editor)-6 b(,)19 b(automatic)180 -3542 y(place)25 b(&)g(r)o(oute)g(\227)h(but)f(also)h(validation)g -(tools,)h(fr)o(om)e(design)h(r)o(ule)g(checker)f(to)h(functional)g -(abstraction)f(and)180 3641 y(formal)c(pr)o(oof.)180 -3950 y Fc(1.4)99 b(Compactness)180 4175 y Fg(Unlike)16 -b(commer)o(cially)g(available)e(CAD)h(systems,)j(the)e -Ff(Alliance)d Fg(CAD)i(Framework)h(suits)g(the)g(limited)h(r)o(essour)o -(ces)180 4275 y(of)23 b(low-cost)g(workstations.)33 b(For)23 -b(small)g(educational)f(pr)o(ojects)h(\227)g(5000)e(gates)h(\227,)h(a)f -Ff(Unix)f Fg(system)j(with)f(8)g(to)180 4374 y(20)g(Mbytes)g(of)h -(memory)-9 b(,)25 b(appr)o(opriate)d(disk)i(storage)f(\(30)g(Mbytes)g -(per)h(user\),)f(and)h(graphic)f(capabilities)g(\(X-)180 -4474 y(W)-5 b(indow\))22 b(is)f(suf)o(\002cient.)180 -4783 y Fc(1.5)99 b(Easiness)180 5007 y Fg(All)23 b(tools)h(and)e(the)h -(pr)o(oposed)f(design)h(\003ow)h(ar)o(e)e(simple)h(to)g(teach)f(and)h -(to)g(learn.)31 b(In)23 b(any)g(situation,)h(easiness)180 -5107 y(and)c(simplicity)i(have)e(been)h(pr)o(efer)o(ed)d(to)j -(sophisticated)g(appr)o(oaches.)180 5273 y(T)-8 b(o)22 -b(each)e(tool)i(corr)o(espond)e(a)h(unique)h(behavior)e(and)h(utility) --9 b(.)27 b(Each)20 b(step)h(of)g(the)g(design)h(methodology)g(corr)o -(e-)180 5373 y(sponds)f(to)h(the)e(use)h(of)g(one)g(or)g(a)f(few)h -(tools,)g(for)g(which)g(the)g(usage)g(is)g(well)g(identi\002ed.)180 -5539 y(Fr)o(om)e(a)g(pratical)f(point)i(of)f(view)-8 -b(,)19 b(both)h(on-line)g(documentation)g(\()p Ff(Unix)d -Fd(man)p Fg(\))h(and)h(paper)f(ar)o(e)g(available)f(with)180 -5638 y(each)j(tool)i(of)f(the)f Ff(Alliance)e Fg(package.)1959 -5956 y(2)p eop -%%Page: 3 3 -3 2 bop 180 394 a Fn(2)119 b(Alliance)29 b(design)h(\003ow)180 -646 y Fg(W)-8 b(e)28 b(r)o(efer)f(to)i(the)f(term)g("design)h(\003ow")g -(as)f(a)g(sequenced)g(set)g(of)g(operations)h(performed)e(when)i(r)o -(ealizing)e(a)180 745 y Ff(VLSI)19 b Fg(cir)o(cuit.)24 -b(In)c(the)f(design)h(\003ow)-8 b(,)21 b(we)e(r)o(ely)g(on)h(a)f -(strict)g(de\002nition)i(of)e(all)g(the)h(objects)f(and)g(design)h -(functions)180 845 y(found)29 b(in)g(the)g(pr)o(ocess)g(of)g(designing) -h(a)e Ff(VLSI)g Fg(chip.)50 b(The)29 b(design)h(\003ow)g(is)f(based)f -(on)h(the)g(Mead-Conway)180 945 y(model)19 b(and)f(is)h(characterized)d -(by)i(its)h(top-down)g(aspect.)24 b(Below)19 b(we)f(intr)o(oduce)g(the) -h(major)g(steps)f(of)h(the)f(basic)180 1044 y(design)h(methodology)-9 -b(.)26 b(It)18 b(emphasizes)h(the)f(top-down)h(aspect)f(of)g(the)h -(design)g(\003ow)-8 b(,)20 b(and)e(points)h(out)g(that)g(our)180 -1144 y(methodology)j(is)g(br)o(eaked)c(up)j(into)h(5)e(distinct)h -(parts,)f(the)h(latter)f(being)h(not)h(available)d(yet)i(within)h -Ff(Alliance)p Fg(:)305 1366 y Fe(\017)41 b Fg(captur)o(e)19 -b(and)h(simulation)i(of)f(the)g(behavioral)f(view)-8 -b(,)305 1529 y Fe(\017)41 b Fg(captur)o(e)19 b(and)h(validation)h(of)f -(the)h(str)o(uctural)g(view)-8 b(,)305 1692 y Fe(\017)41 -b Fg(physical)21 b(implementation)g(of)g(the)g(design,)305 -1854 y Fe(\017)41 b Fg(layout)21 b(veri\002cation,)305 -2017 y Fe(\017)41 b Fg(test)20 b(and)h(coverage)f(evaluation.)180 -2239 y(The)29 b(design)g(\003ow)g(also)g(includes)g(miscellaneous)h -(tools)f(like)g(layout)g(editor)g(for)f(the)h(design)g(of)g(the)f(cell) -h(li-)180 2339 y(braries,)20 b(and)g(a)g(PostScript)h(plotter)g(for)f -(documentation.)180 2643 y Fc(2.1)99 b(Capture)24 b(and)h(simulation)g -(of)g(the)g(behavioral)g(view)180 2864 y Fg(Like)19 b(we)h(just)g(saw) --8 b(,)20 b(the)g(captur)o(e)e(of)h(the)h(behavioral)f(view)h(is)g(the) -f(very)h(\002rst)f(step)h(of)f(our)h(design)g(\003ow)-8 -b(.)27 b(W)-5 b(ithin)180 2964 y Ff(Alliance)p Fg(,)14 -b(any)i Ff(VLSI)g Fg(design)h(begins)g(with)g(a)f(timing)h(independent) -f(description)h(of)f(the)h(cir)o(cuit)f(with)h(a)f(subset)180 -3063 y(of)23 b Ff(VHDL)g Fg(behavior)g(primitives.)33 -b(This)24 b(subset)f(of)g Ff(VHDL)p Fg(,)g(called)f Fd(vbe)p -Fg(,)h(is)h(fairly)e(r)o(estricted:)29 b(it)24 b(is)f(the)h(data-)180 -3163 y(\003ow)h(subset)f(of)g(this)h(language.)35 b(It)24 -b(is)h(not)g(very)e(easy)h(to)h(modelize)e(an)h(ar)o(chitectur)o(e)e -(using)j(this)g(subset,)g(but)180 3263 y(it)d(has)g(the)g(gr)o(eat)e -(advantage)g(of)i(allowing)h(simulation,)g(logic)f(synthesis)h(and)e -(bit)h(level)g(formal)f(pr)o(oof)g(on)i(the)180 3362 -y(same)e(\002les.)180 3525 y(Patterns,)36 b Ff(VHDL)c -Fg(simulation)j(stimuli,)i(ar)o(e)31 b(described)h(in)i(a)e(speci\002c) -h(formalism)g(that)g(can)g(be)g(captur)o(ed)180 3624 -y(using)20 b(a)e(dedicated)g(language)g Fd(genpat)p Fg(.)24 -b(Once)19 b(a)g Ff(VHDL)g Fg(behavioral)f(description)h(written)h(and)e -(a)h(set)g(of)g(test)180 3724 y(vectors)24 b(have)g(been)h(determined,) -f(a)g(functional)h(simulation)h(is)f(ran.)36 b(The)25 -b(behavioral)e Ff(VHDL)i Fg(simulator)g(is)180 3824 y(called)20 -b Fd(asimut)p Fg(.)k(It)d(validates)f(the)h(input)g(behavior)-6 -b(,)20 b(accor)o(ding)g(to)h(the)g(input/output)h(vectors.)180 -4128 y Fc(2.2)99 b(Capture)24 b(and)h(validation)h(of)f(the)f -(structural)h(view)180 4349 y Fg(The)19 b(str)o(uctural)h(view)f(can)g -(be)g(captur)o(ed)e(once)j(the)f(data)g(\003ow)h(description)g(is)f -(validated.)24 b(The)19 b(actual)g(captur)o(e)180 4449 -y(of)28 b(the)f(netlist)h(r)o(elies)f(either)h(on)g(speci\002c)f -(description)h(languages,)h Fd(genlib)d Fg(for)i(standar)o(d)e(cells)h -(or)h Fd(fpgen)180 4548 y Fg(for)19 b(data-path,)f(or)i(on)h(dir)o(ect) -d(synthesis)j(fr)o(om)e(the)h(data)f(\003ow)i(using)f(the)g -Fd(bop)f Fg(tool)i(for)e(optimization)i(and)e(the)180 -4648 y Fd(scmap)e Fg(tool)i(to)f(map)g(on)h(a)e(cell)h(library)-9 -b(.)24 b Fd(Genlib)17 b Fg(and)g Fd(fpgen)g Fg(ar)o(e)g -(netlist-oriented)h(libraries)g(of)f(C)h(functions.)180 -4748 y(In)27 b(the)g(design)g(methodology)-9 b(,)29 b(it)e(is)g -(essential)g(for)f(the)h(students)g(to)g(get)f(acquainted)h(with)g(the) -g Ff(C)f Fg(language)180 4847 y(basics.)i(The)22 b(advantage)e(of)i -(such)g(an)g(appr)o(oach)e(is)i(that)g(designers)g(do)f(not)i(have)e -(to)h(learn)g(several)e(language)180 4947 y(with)i(speci\002c)e(syntax) -h(and)f(semantics.)180 5109 y(Usually)-9 b(,)20 b(the)g(main)h -(behavior)f(is)h(partitionned)f(in)h(several)f(sub-behaviors.)25 -b(Some)20 b(ar)o(e)f(described)h(r)o(ecursive-)180 5209 -y(ly)j(using)g(the)g Fd(genlib)f Fg(language,)g(other)h(using)h -Fd(fpgen)p Fg(,)d(and)i(the)f(other)h(ones)g(can)g(be)f(dir)o(ectly)g -(synthesized)180 5309 y(fr)o(om)j(a)f Ff(VHDL)g Fg(description)i(of)f -(the)g(corr)o(esponding)g(sub-behaviors.)37 b(The)25 -b Fd(scmap)f Fg(tool)i(takes)f(an)f Ff(R)-5 b(TL)26 b -Fg(de-)180 5408 y(scription)21 b(and)f(generates)f(a)h(netlist)h(of)f -(standar)o(d)f(cell)h(gates.)25 b(An)20 b(other)h(subset)f(of)g -Ff(VHDL)g Fg(allows)h(to)g(captur)o(e)180 5508 y(\002nite)27 -b(state)e(machines.)42 b(This)27 b(subset,)g(called)f -Fd(fsm)p Fg(,)g(can)g(be)g(translated)f(into)i(a)f Ff(R)-5 -b(TL)26 b Fg(description)h(using)g(the)180 5608 y(tool)20 -b Fd(syf)p Fg(,)f(and)g(then)h(the)g(r)o(esulting)f(description)h -(optimized)g(usign)g Fd(bop)f Fg(and)g(\002nally)h(syntesized)f(as)g(a) -g(netlist)180 5707 y(using)j(once)f(mor)o(e)f Fd(scmap)p -Fg(.)1959 5956 y(3)p eop -%%Page: 4 4 -4 3 bop 180 390 a Fg(Since)22 b Fd(asimut)e Fg(can)i(operate)f(on)h -(both)h Ff(R)-5 b(TL)22 b Fg(and)g(str)o(uctural)f(views,)h(the)g(str)o -(uctural)g(description)g(is)h(checked)180 490 y(against)g(the)g -(behavioral)f(description)h(by)g(using)g(the)g(same)g(set)g(of)f -(patterns)h(that)g(has)f(been)h(used)f(for)h(behav-)180 -589 y(ioral)e(validation.)180 899 y Fc(2.3)99 b(Physical)26 -b(design)180 1123 y Fg(Once)c(the)h(cir)o(cuit)e(netlist)i(has)f(been)g -(captur)o(ed)f(and)h(validated,)e(each)i(leaf)f(of)h(the)h(hierar)o -(chy)e(has)h(to)h(be)f(phys-)180 1223 y(ically)h(implemented.)34 -b(A)23 b(netlist)h(issued)f(fr)o(om)g Fd(scmap)f Fg(is)i(usually)f -(placed)g(and)f(r)o(outed)h(using)h(the)g(standar)o(d)180 -1322 y(cell)19 b(r)o(outer)f Fd(scr)p Fg(.)24 b(If)19 -b(the)g(netlist)g(has)g(been)g(captur)o(ed)e(using)i -Fd(genlib)f Fg(and)g(if)h(it)g(has)g(a)f(high)i(degr)o(ee)d(of)i(r)o -(egular)o(-)180 1422 y(ity)-9 b(,)22 b(it)g(can)g(be)f(placed)g -(manually)h(for)g(optimisation)h(using)g(other)f Fd(genlib)f -Fg(functions.)29 b(The)22 b(netlist)h(r)o(esulting)180 -1522 y(fr)o(om)d(the)h(use)g(of)g Fd(fpgen)f Fg(ar)o(e)f(placed)h(and)g -(r)o(outed)g(using)i(the)e(datapath)g(r)o(outer)g Fd(dpr)p -Fg(.)180 1688 y(These)e(part)f(can)h(be)g(assembled)f(together)h(using) -h(a)f(gridless)g(channel)g(r)o(outer)f(called)h Fd(bbr)p -Fg(,)f(and)h(this)h(generates)180 1787 y(what)27 b(we)f(call)g(a)g -Fj(cor)o(e)p Fg(.)43 b(The)26 b(cir)o(cuit)g(cor)o(e)g(is)h(now)g(r)o -(eady)e(to)i(be)f(connected)h(to)g(external)f(pads.)42 -b(The)26 b(cor)o(e-to-)180 1887 y(pads)32 b(r)o(outer)-6 -b(,)35 b Fd(ring)p Fg(,)g(aims)e(at)f(doing)i(this)f(operation)h -(automatically)-9 b(,)35 b(pr)o(ovided)c(the)i(user)g(has)g(given)g(an) -180 1987 y(appr)o(opriate)19 b(netlist)i(and)g(some)g(indications)h(on) -f(pad)f(placement.)180 2153 y(The)g(last)g(stage)g(of)h(the)f(physical) -h(implementation)g(is)g(the)f(translation)h(of)f(the)h(symbolic)g -(layout)g(to)f(a)g(foundry)180 2252 y(compliant)h(layout)f(using)i(the) -e Fd(s2r)g Fg(tool.)26 b(After)19 b(that,)h(the)h(tape)e(containing)j -(the)e(cir)o(cuit)g(can)g(be)g(pr)o(ocessed)f(by)180 -2352 y(the)i(silicon)h(supplier)-6 b(.)180 2661 y Fc(2.4)99 -b(V)-11 b(eri\002cation)180 2885 y Fg(In)17 b(our)g Ff(VLSI)f -Fg(class,)h(we)g(intend)g(to)h(show)g(that)e Ff(VLSI)g -Fg(veri\002cation)h(is)g(at)g(least)f(as)h(important)g(as)g -Ff(VLSI)f Fg(physical)180 2985 y(design.)25 b(For)19 -b(that)g(r)o(eason,)f(we)h(have)f(intr)o(oduced)h(in)g(the)g(design)g -(\003ow)h(powerful)e(tools)i(to)f(perform)g(behavior)-6 -b(,)180 3085 y(netlist)21 b(and)g(layout)g(veri\002cations.)180 -3251 y(The)g(corr)o(ectness)f(of)h(the)g(design)g(r)o(ules)g(is)g -(checked)f(using)i(the)f(design)g(r)o(ule)g(checker)f -Fd(druc)p Fg(.)180 3417 y(An)h(extracted)f(netlist)i(can)g(be)f -(obtained)g(fr)o(om)g(the)h(r)o(esulting)f(layout.)28 -b Fd(Lynx)p Fg(,)21 b(the)g(layout)h(extractor)f(operates)180 -3516 y(on)k(both)f(hierar)o(chical)f(and)g(\003attened)h(layout)g(and)g -(can)f(output)i(both)f(\003attened)g(netlists)h(\(transistor)f -(netlist\))180 3616 y(and)d(hierar)o(chical)g(netlists.)29 -b(The)22 b(transistor)g(netlist)h(is)f(the)g(input)g(of)g(the)g -Fd(yagle)f Fg(functional)h(abstractor)-6 b(.)28 b Fd(Ya-)180 -3716 y(gle)f Fg(pr)o(ovides)g(a)g Ff(VHDL)g Fg(data-\003ow)g -(behavioral)g(description,)i(identical)e(to)h(the)f(one)h(that)g(feeds) -e Fd(asimut)p Fg(,)180 3815 y(fr)o(om)20 b(the)g(transistor)h(netlist)g -(of)g(a)e(cir)o(cuit.)25 b(The)c(r)o(esulting)f(behavior)g(can)g(be)g -(compar)o(ed)f(to)i(the)f(initial)h(speci\002-)180 3915 -y(cations)h(using)h(either)f Fd(asimut)f Fg(with)i(the)f(functionnal)h -(vectors)f(used)g(for)f(the)i(validation)e(of)h(the)h(behavioral)180 -4015 y(speci\002cation,)e(or)g(formally)g(pr)o(oved)e(equivalent,)i -(thanks)g(to)g(the)g(formal)g(pr)o(oof)f(analyzer)g Fd(proof)p -Fg(.)180 4181 y(When)31 b(extracted)d(hierar)o(chically)-9 -b(,)31 b(the)f(r)o(esulting)h(netlist)g(can)e(be)h(compar)o(ed)f(with)i -(the)f(original)h(netlist)g(by)180 4280 y(using)j(the)f -Fd(lvx)g Fg(tool.)63 b Fd(Lvx)p Fg(,)35 b(that)e(stands)g(for)g -(Logical)g(V)-9 b(ersus)33 b(Extracted,)h(is)f(a)g(netlist)h -(comparator)e(that)180 4380 y(matches)21 b(every)f(design)h(object)g -(found)g(in)g(both)h(netlists.)180 4546 y(The)c(critical)g(path)h(of)f -(the)h(cir)o(cuit,)f(and)g(an)g(estimate)h(of)f(its)h(delay)-9 -b(,)18 b(can)g(be)g(obtained)g(using)i(the)e(static)h(timming)180 -4646 y(analyzer)g Fd(tas)p Fg(.)180 4955 y Fc(2.5)99 -b(T)-11 b(est)26 b(and)e(coverage)i(evaluation)180 5179 -y Fg(For)h(now)-8 b(,)29 b(the)d(fault)g(coverage)f(pr)o(ovided)h(by)g -(the)h(functional)g(patterns)f(is)g(evaluated)f(using)j(a)d(commer)o -(cial)180 5279 y(fault)20 b(simulator)-6 b(,)21 b(as)g -Ff(Alliance)d Fg(doesn't)j(pr)o(ovide)f(one)h(yet.)1959 -5956 y(4)p eop -%%Page: 5 5 -5 4 bop 1035 307 a - 14917438 19243490 0 0 20326563 26378485 startTexFig - 1035 307 a -%%BeginDocument: tools.eps -%!PS-Adobe-2.0 EPSF-2.0 -%%Title: tools.fig -%%Creator: fig2dev Version 3.2 Patchlevel 1 -%%CreationDate: Mon Apr 17 14:00:26 2000 -%%For: czo@fox.lip6.fr (Czo [Olivier Sirol]) -%%Orientation: Portrait -%%BoundingBox: 0 0 309 401 -%%Pages: 0 -%%BeginSetup -%%EndSetup -%%Magnification: 1.0000 -%%EndComments -/$F2psDict 200 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/col-1 {0 setgray} bind def -/col0 {0.000 0.000 0.000 srgb} bind def -/col1 {0.000 0.000 1.000 srgb} bind def -/col2 {0.000 1.000 0.000 srgb} bind def -/col3 {0.000 1.000 1.000 srgb} bind def -/col4 {1.000 0.000 0.000 srgb} bind def -/col5 {1.000 0.000 1.000 srgb} bind def -/col6 {1.000 1.000 0.000 srgb} bind def -/col7 {1.000 1.000 1.000 srgb} bind def -/col8 {0.000 0.000 0.560 srgb} bind def -/col9 {0.000 0.000 0.690 srgb} bind def -/col10 {0.000 0.000 0.820 srgb} bind def -/col11 {0.530 0.810 1.000 srgb} bind def -/col12 {0.000 0.560 0.000 srgb} bind def -/col13 {0.000 0.690 0.000 srgb} bind def -/col14 {0.000 0.820 0.000 srgb} bind def -/col15 {0.000 0.560 0.560 srgb} bind def -/col16 {0.000 0.690 0.690 srgb} bind def -/col17 {0.000 0.820 0.820 srgb} bind def -/col18 {0.560 0.000 0.000 srgb} bind def -/col19 {0.690 0.000 0.000 srgb} bind def -/col20 {0.820 0.000 0.000 srgb} bind def -/col21 {0.560 0.000 0.560 srgb} bind def -/col22 {0.690 0.000 0.690 srgb} bind def -/col23 {0.820 0.000 0.820 srgb} bind def -/col24 {0.500 0.190 0.000 srgb} bind def -/col25 {0.630 0.250 0.000 srgb} bind def -/col26 {0.750 0.380 0.000 srgb} bind def -/col27 {1.000 0.500 0.500 srgb} bind def -/col28 {1.000 0.630 0.630 srgb} bind def -/col29 {1.000 0.750 0.750 srgb} bind def -/col30 {1.000 0.880 0.880 srgb} bind def -/col31 {1.000 0.840 0.000 srgb} bind def - -end -save --131.0 504.0 translate -1 -1 scale - -/cp {closepath} bind def -/ef {eofill} bind def -/gr {grestore} bind def -/gs {gsave} bind def -/sa {save} bind def -/rs {restore} bind def -/l {lineto} bind def -/m {moveto} bind def -/rm {rmoveto} bind def -/n {newpath} bind def -/s {stroke} bind def -/sh {show} bind def -/slc {setlinecap} bind def -/slj {setlinejoin} bind def -/slw {setlinewidth} bind def -/srgb {setrgbcolor} bind def -/rot {rotate} bind def -/sc {scale} bind def -/sd {setdash} bind def -/ff {findfont} bind def -/sf {setfont} bind def -/scf {scalefont} bind def -/sw {stringwidth} bind def -/tr {translate} bind def -/tnt {dup dup currentrgbcolor - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add srgb} - bind def -/shd {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul - 4 -2 roll mul srgb} bind def -/$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def -/$F2psEnd {$F2psEnteredState restore end} def -%%EndProlog - -$F2psBegin -10 setmiterlimit -n -1000 8992 m -1000 -1000 l 7983 -1000 l 7983 8992 l cp clip - 0.06299 0.06299 sc -% Polyline -7.500 slw -n 2204 2864 m 2099 2864 2099 3059 105 arcto 4 {pop} repeat - 2099 3164 3194 3164 105 arcto 4 {pop} repeat - 3299 3164 3299 2969 105 arcto 4 {pop} repeat - 3299 2864 2204 2864 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2354 3089 m -gs 1 -1 sc (asimut) col-1 sh gr -% Polyline -n 2205 1800 m 2100 1800 2100 1995 105 arcto 4 {pop} repeat - 2100 2100 3195 2100 105 arcto 4 {pop} repeat - 3300 2100 3300 1905 105 arcto 4 {pop} repeat - 3300 1800 2205 1800 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2421 2016 m -gs 1 -1 sc (proof) col-1 sh gr -% Polyline -n 2204 3899 m 2099 3899 2099 4094 105 arcto 4 {pop} repeat - 2099 4199 3194 4199 105 arcto 4 {pop} repeat - 3299 4199 3299 4004 105 arcto 4 {pop} repeat - 3299 3899 2204 3899 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2549 4124 m -gs 1 -1 sc (lvx) col-1 sh gr -% Polyline -n 2204 6014 m 2099 6014 2099 6209 105 arcto 4 {pop} repeat - 2099 6314 3194 6314 105 arcto 4 {pop} repeat - 3299 6314 3299 6119 105 arcto 4 {pop} repeat - 3299 6014 2204 6014 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2466 6239 m -gs 1 -1 sc (druc) col-1 sh gr -% Polyline -n 2204 7049 m 2099 7049 2099 7244 105 arcto 4 {pop} repeat - 2099 7349 3194 7349 105 arcto 4 {pop} repeat - 3299 7349 3299 7154 105 arcto 4 {pop} repeat - 3299 7049 2204 7049 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2534 7274 m -gs 1 -1 sc (s2r) col-1 sh gr -% Polyline -n 4004 2864 m 3899 2864 3899 3059 105 arcto 4 {pop} repeat - 3899 3164 4994 3164 105 arcto 4 {pop} repeat - 5099 3164 5099 2969 105 arcto 4 {pop} repeat - 5099 2864 4004 2864 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -4259 3089 m -gs 1 -1 sc (yagle) col-1 sh gr -% Polyline -n 4005 4950 m 3900 4950 3900 5145 105 arcto 4 {pop} repeat - 3900 5250 4995 5250 105 arcto 4 {pop} repeat - 5100 5250 5100 5055 105 arcto 4 {pop} repeat - 5100 4950 4005 4950 105 arcto 4 {pop} repeat - cp gs col-1 s gr -% Polyline -n 4496 4950 m 4504 4950 l gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -4350 5190 m -gs 1 -1 sc (lynx) col-1 sh gr -% Polyline -n 3945 4350 m 3945 3750 l 5145 3750 l 5145 4350 l gs col-1 s gr -% Polyline -n 5145 4350 m 5143 4352 l 5139 4355 l 5132 4361 l 5122 4370 l 5108 4382 l - 5091 4396 l 5071 4411 l 5050 4428 l 5027 4444 l 5005 4459 l - 4982 4473 l 4959 4484 l 4937 4493 l 4914 4499 l 4892 4503 l - 4869 4503 l 4845 4500 l 4826 4496 l 4805 4490 l 4784 4483 l - 4761 4474 l 4737 4463 l 4712 4450 l 4686 4436 l 4659 4420 l - 4631 4404 l 4603 4386 l 4574 4368 l 4545 4350 l 4516 4332 l - 4487 4314 l 4459 4296 l 4431 4280 l 4404 4264 l 4378 4250 l - 4353 4237 l 4329 4226 l 4306 4217 l 4285 4210 l 4264 4204 l - 4245 4200 l 4221 4197 l 4198 4197 l 4176 4201 l 4153 4207 l - 4131 4216 l 4108 4227 l 4085 4241 l 4063 4256 l 4040 4273 l - 4019 4289 l 3999 4304 l 3982 4318 l 3968 4330 l 3958 4339 l - 3951 4345 l 3947 4348 l 3945 4350 l gs col-1 s gr -% Polyline -n 4540 4350 m 4548 4350 l gs col-1 s gr -% Polyline -n 4540 3750 m 4548 3750 l gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -4041 3975 m -gs 1 -1 sc (Structural) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -4319 4170 m -gs 1 -1 sc (view) col-1 sh gr -% Polyline -n 3900 2250 m 3900 1650 l 5100 1650 l 5100 2250 l gs col-1 s gr -% Polyline -n 5100 2250 m 5098 2252 l 5094 2255 l 5087 2261 l 5077 2270 l 5063 2282 l - 5046 2296 l 5026 2311 l 5005 2328 l 4982 2344 l 4960 2359 l - 4937 2373 l 4914 2384 l 4892 2393 l 4869 2399 l 4847 2403 l - 4824 2403 l 4800 2400 l 4781 2396 l 4760 2390 l 4739 2383 l - 4716 2374 l 4692 2363 l 4667 2350 l 4641 2336 l 4614 2320 l - 4586 2304 l 4558 2286 l 4529 2268 l 4500 2250 l 4471 2232 l - 4442 2214 l 4414 2196 l 4386 2180 l 4359 2164 l 4333 2150 l - 4308 2137 l 4284 2126 l 4261 2117 l 4240 2110 l 4219 2104 l - 4200 2100 l 4176 2097 l 4153 2097 l 4131 2101 l 4108 2107 l - 4086 2116 l 4063 2127 l 4040 2141 l 4018 2156 l 3995 2173 l - 3974 2189 l 3954 2204 l 3937 2218 l 3923 2230 l 3913 2239 l - 3906 2245 l 3902 2248 l 3900 2250 l gs col-1 s gr -% Polyline -n 4495 2250 m 4503 2250 l gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -3966 1875 m -gs 1 -1 sc (Behavioral) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -4274 2070 m -gs 1 -1 sc (view) col-1 sh gr -% Polyline -n 2204 4956 m 2099 4956 2099 5151 105 arcto 4 {pop} repeat - 2099 5256 3194 5256 105 arcto 4 {pop} repeat - 3299 5256 3299 5061 105 arcto 4 {pop} repeat - 3299 4956 2204 4956 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -2549 5174 m -gs 1 -1 sc (tas) col-1 sh gr -% Polyline -n 4860 7680 m 4755 7680 4755 7875 105 arcto 4 {pop} repeat - 4755 7980 5850 7980 105 arcto 4 {pop} repeat - 5955 7980 5955 7785 105 arcto 4 {pop} repeat - 5955 7680 4860 7680 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -5100 7882 m -gs 1 -1 sc (graal) col-1 sh gr -% Polyline -n 3150 7680 m 3045 7680 3045 7875 105 arcto 4 {pop} repeat - 3045 7980 4140 7980 105 arcto 4 {pop} repeat - 4245 7980 4245 7785 105 arcto 4 {pop} repeat - 4245 7680 3150 7680 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -3390 7905 m -gs 1 -1 sc (dreal) col-1 sh gr -% Polyline -n 5848 1806 m 5743 1806 5743 2001 105 arcto 4 {pop} repeat - 5743 2106 6838 2106 105 arcto 4 {pop} repeat - 6943 2106 6943 1911 105 arcto 4 {pop} repeat - 6943 1806 5848 1806 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -5998 2001 m -gs 1 -1 sc (genpat) col-1 sh gr -% Polyline -n 5849 3246 m 5744 3246 5744 3441 105 arcto 4 {pop} repeat - 5744 3546 6839 3546 105 arcto 4 {pop} repeat - 6944 3546 6944 3351 105 arcto 4 {pop} repeat - 6944 3246 5849 3246 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -6345 3420 m -gs 1 -1 sc (glop) dup sw pop 2 div neg 0 rm col-1 sh gr -% Polyline -n 5823 4463 m 5718 4463 5718 5656 105 arcto 4 {pop} repeat - 5718 5761 6866 5761 105 arcto 4 {pop} repeat - 6971 5761 6971 4568 105 arcto 4 {pop} repeat - 6971 4463 5823 4463 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -6142 4666 m -gs 1 -1 sc (ring) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6164 4951 m -gs 1 -1 sc (bbr) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6194 5176 m -gs 1 -1 sc (scr) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -5992 5401 m -gs 1 -1 sc (cheops) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6164 5671 m -gs 1 -1 sc (dpr) col-1 sh gr -% Polyline -n 5846 2236 m 5741 2236 5741 3001 105 arcto 4 {pop} repeat - 5741 3106 6844 3106 105 arcto 4 {pop} repeat - 6949 3106 6949 2341 105 arcto 4 {pop} repeat - 6949 2236 5846 2236 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -6187 2446 m -gs 1 -1 sc (syf) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6345 2745 m -gs 1 -1 sc (fpmap) dup sw pop 2 div neg 0 rm col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6345 2970 m -gs 1 -1 sc (scmap) dup sw pop 2 div neg 0 rm col-1 sh gr -% Polyline -n 6318 6053 m 6326 6053 l gs col-1 s gr -% Polyline -n 5827 5903 m 5722 5903 5722 6098 105 arcto 4 {pop} repeat - 5722 6203 6817 6203 105 arcto 4 {pop} repeat - 6922 6203 6922 6008 105 arcto 4 {pop} repeat - 6922 5903 5827 5903 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -6014 6106 m -gs 1 -1 sc (genlib) col-1 sh gr -% Polyline -gs clippath -6352 6520 m 6322 6616 l 6292 6520 l 6292 6631 l 6352 6631 l cp -clip -n 6322 6256 m 6322 6616 l gs col-1 s gr gr - -% arrowhead -n 6352 6520 m 6322 6616 l 6292 6520 l 6322 6496 l 6352 6520 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -n 5849 6645 m 5744 6645 5744 6840 105 arcto 4 {pop} repeat - 5744 6945 6839 6945 105 arcto 4 {pop} repeat - 6944 6945 6944 6750 105 arcto 4 {pop} repeat - 6944 6645 5849 6645 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -5939 6847 m -gs 1 -1 sc (genview) col-1 sh gr -% Polyline -n 6342 3826 m 6350 3826 l gs col-1 s gr -% Polyline -n 6342 3826 m 6350 3826 l gs col-1 s gr -% Polyline -n 5824 3676 m 5719 3676 5719 4126 105 arcto 4 {pop} repeat - 5719 4231 6866 4231 105 arcto 4 {pop} repeat - 6971 4231 6971 3781 105 arcto 4 {pop} repeat - 6971 3676 5824 3676 105 arcto 4 {pop} repeat - cp gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -6038 3878 m -gs 1 -1 sc (genlib) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -6052 4141 m -gs 1 -1 sc (fpgen) col-1 sh gr -% Polyline -n 6340 3242 m 6348 3242 l gs col-1 s gr -% Polyline -gs clippath -4880 6759 m 4860 6660 l 4932 6730 l 4879 6632 l 4826 6661 l cp -5380 7551 m 5400 7650 l 5328 7580 l 5381 7678 l 5434 7649 l cp -clip -n 5400 7650 m 4860 6660 l gs col-1 s gr gr - -% arrowhead -n 5380 7551 m 5400 7650 l 5328 7580 l 5343 7545 l 5380 7551 l cp gs 0.00 setgray ef gr col-1 s -% arrowhead -n 4880 6759 m 4860 6660 l 4932 6730 l 4917 6765 l 4880 6759 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3590 7589 m 3510 7650 l 3541 7554 l 3477 7645 l 3526 7680 l cp -clip -n 3510 7650 m 4365 6435 l gs col-1 s gr gr - -% arrowhead -n 3590 7589 m 3510 7650 l 3541 7554 l 3579 7552 l 3590 7589 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3389 7003 m 3300 7050 l 3347 6961 l 3268 7039 l 3311 7082 l cp -clip -n 3900 6450 m 3300 7050 l gs col-1 s gr gr - -% arrowhead -n 3389 7003 m 3300 7050 l 3347 6961 l 3385 6965 l 3389 7003 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3396 6180 m 3300 6150 l 3396 6120 l 3285 6120 l 3285 6180 l cp -clip -n 3900 6150 m 3300 6150 l gs col-1 s gr gr - -% arrowhead -n 3396 6180 m 3300 6150 l 3396 6120 l 3420 6150 l 3396 6180 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3389 4903 m 3300 4950 l 3347 4861 l 3268 4939 l 3311 4982 l cp -clip -n 3900 4350 m 3300 4950 l gs col-1 s gr gr - -% arrowhead -n 3389 4903 m 3300 4950 l 3347 4861 l 3385 4865 l 3389 4903 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3396 4080 m 3300 4050 l 3396 4020 l 3285 4020 l 3285 4080 l cp -clip -n 3900 4050 m 3300 4050 l gs col-1 s gr gr - -% arrowhead -n 3396 4080 m 3300 4050 l 3396 4020 l 3420 4050 l 3396 4080 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3347 3239 m 3300 3150 l 3389 3197 l 3311 3118 l 3268 3161 l cp -clip -n 3900 3750 m 3300 3150 l gs col-1 s gr gr - -% arrowhead -n 3347 3239 m 3300 3150 l 3389 3197 l 3385 3235 l 3347 3239 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5603 4668 m 5673 4741 l 5574 4721 l 5672 4775 l 5701 4722 l cp -clip -n 5100 4425 m 5673 4741 l gs col-1 s gr gr - -% arrowhead -n 5603 4668 m 5673 4741 l 5574 4721 l 5568 4683 l 5603 4668 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -4470 4521 m 4500 4425 l 4530 4521 l 4530 4410 l 4470 4410 l cp -clip -n 4500 4950 m 4500 4425 l gs col-1 s gr gr - -% arrowhead -n 4470 4521 m 4500 4425 l 4530 4521 l 4500 4545 l 4470 4521 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -4470 5346 m 4500 5250 l 4530 5346 l 4530 5235 l 4470 5235 l cp -clip -n 4500 5850 m 4500 5250 l gs col-1 s gr gr - -% arrowhead -n 4470 5346 m 4500 5250 l 4530 5346 l 4500 5370 l 4470 5346 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5197 6043 m 5131 6119 l 5142 6019 l 5097 6121 l 5152 6145 l cp -clip -n 5702 4830 m 5131 6119 l gs col-1 s gr gr - -% arrowhead -n 5197 6043 m 5131 6119 l 5142 6019 l 5180 6009 l 5197 6043 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5179 6587 m 5100 6525 l 5200 6531 l 5097 6492 l 5075 6548 l cp -clip -n 5805 6795 m 5100 6525 l gs col-1 s gr gr - -% arrowhead -n 5179 6587 m 5100 6525 l 5200 6531 l 5212 6568 l 5179 6587 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3396 1980 m 3300 1950 l 3396 1920 l 3285 1920 l 3285 1980 l cp -clip -n 3900 1950 m 3300 1950 l gs col-1 s gr gr - -% arrowhead -n 3396 1980 m 3300 1950 l 3396 1920 l 3420 1950 l 3396 1980 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5196 1980 m 5100 1950 l 5196 1920 l 5085 1920 l 5085 1980 l cp -clip -n 5700 1950 m 5100 1950 l gs col-1 s gr gr - -% arrowhead -n 5196 1980 m 5100 1950 l 5196 1920 l 5220 1950 l 5196 1980 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -4470 2421 m 4500 2325 l 4530 2421 l 4530 2310 l 4470 2310 l cp -clip -n 4500 2850 m 4500 2325 l gs col-1 s gr gr - -% arrowhead -n 4470 2421 m 4500 2325 l 4530 2421 l 4500 2445 l 4470 2421 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -3389 2803 m 3300 2850 l 3347 2761 l 3268 2839 l 3311 2882 l cp -clip -n 3900 2250 m 3300 2850 l gs col-1 s gr gr - -% arrowhead -n 3389 2803 m 3300 2850 l 3347 2761 l 3385 2765 l 3389 2803 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -4470 3246 m 4500 3150 l 4530 3246 l 4530 3135 l 4470 3135 l cp -clip -n 4500 3750 m 4500 3150 l gs col-1 s gr gr - -% arrowhead -n 4470 3246 m 4500 3150 l 4530 3246 l 4500 3270 l 4470 3246 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -n 4495 6450 m 4503 6450 l gs col-1 s gr -% Polyline -n 3900 6508 m 3899 5850 l 5099 5850 l 5098 6484 l gs col-1 s gr -% Polyline -gs clippath -5666 2621 m 5716 2708 l 5625 2664 l 5706 2740 l 5747 2696 l cp -clip -n 5130 2160 m 5716 2708 l gs col-1 s gr gr - -% arrowhead -n 5666 2621 m 5716 2708 l 5625 2664 l 5628 2626 l 5666 2621 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5155 5805 m 5098 5888 l 5097 5787 l 5065 5894 l 5122 5911 l cp -clip -n 5670 4005 m 5098 5888 l gs col-1 s gr gr - -% arrowhead -n 5155 5805 m 5098 5888 l 5097 5787 l 5133 5773 l 5155 5805 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5231 6255 m 5130 6255 l 5212 6197 l 5107 6231 l 5125 6288 l cp -clip -n 5695 6076 m 5130 6255 l gs col-1 s gr gr - -% arrowhead -n 5231 6255 m 5130 6255 l 5212 6197 l 5244 6219 l 5231 6255 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5093 2402 m 5068 2304 l 5144 2370 l 5086 2276 l 5035 2307 l cp -clip -n 5714 3360 m 5068 2304 l gs col-1 s gr gr - -% arrowhead -n 5093 2402 m 5068 2304 l 5144 2370 l 5131 2406 l 5093 2402 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5291 3965 m 5195 3934 l 5291 3905 l 5180 3904 l 5180 3964 l cp -clip -n 5684 3937 m 5195 3934 l gs col-1 s gr gr - -% arrowhead -n 5291 3965 m 5195 3934 l 5291 3905 l 5315 3935 l 5291 3965 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5286 3755 m 5188 3778 l 5256 3704 l 5160 3760 l 5190 3811 l cp -clip -n 5739 3455 m 5188 3778 l gs col-1 s gr gr - -% arrowhead -n 5286 3755 m 5188 3778 l 5256 3704 l 5292 3717 l 5286 3755 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -gs clippath -5208 3617 m 5131 3682 l 5157 3585 l 5098 3679 l 5148 3711 l cp -clip -n 5716 2761 m 5131 3682 l gs col-1 s gr gr - -% arrowhead -n 5208 3617 m 5131 3682 l 5157 3585 l 5195 3581 l 5208 3617 l cp gs 0.00 setgray ef gr col-1 s -% Polyline -n 5095 6486 m 5093 6488 l 5089 6491 l 5082 6498 l 5071 6507 l 5056 6519 l - 5039 6534 l 5018 6550 l 4996 6567 l 4972 6584 l 4949 6600 l - 4925 6615 l 4901 6627 l 4878 6636 l 4856 6643 l 4833 6647 l - 4809 6647 l 4785 6645 l 4766 6641 l 4745 6636 l 4723 6628 l - 4700 6619 l 4676 6608 l 4651 6596 l 4625 6581 l 4598 6566 l - 4570 6549 l 4542 6532 l 4513 6513 l 4484 6495 l 4455 6477 l - 4426 6458 l 4398 6441 l 4370 6424 l 4343 6409 l 4317 6394 l - 4292 6382 l 4268 6371 l 4246 6362 l 4224 6354 l 4204 6349 l - 4185 6345 l 4161 6343 l 4139 6343 l 4117 6347 l 4096 6354 l - 4074 6363 l 4052 6376 l 4030 6390 l 4008 6406 l 3987 6423 l - 3967 6441 l 3948 6457 l 3932 6472 l 3919 6484 l 3909 6493 l - 3902 6500 l 3899 6503 l 3897 6505 l gs col-1 s gr -/Palatino-Roman ff 210.00 scf sf -4086 6075 m -gs 1 -1 sc (Physical) col-1 sh gr -/Palatino-Roman ff 210.00 scf sf -4275 6345 m -gs 1 -1 sc (view) col-1 sh gr -$F2psEnd -rs - -%%EndDocument - - endTexFig - 935 2928 a Fg(Figur)o(e)21 b(1:)k(How)c(the)g(tools)h(ar)o(e)d(linked) -i(on)h(the)f(data)e(str)o(uctur)o(es.)180 3203 y Fn(3)119 -b(T)-13 b(ools)31 b(and)e(layout)i(libraries)d(of)h(the)h(Alliance)f -(package)180 3459 y Fg(Every)h Ff(Alliance)f Fg(tool)j(has)f(been)g -(designed)f(to)i(simply)g(interface)e(with)i(each)e(other)-6 -b(,)34 b(in)d(or)o(der)f(to)i(support)180 3559 y(the)27 -b(pr)o(oposed)f(design)h(\003ow)-8 b(.)44 b(Nevertheless,)27 -b(each)f(tool)i(can)e(also)h(be)f(used)g(independently)-9 -b(,)28 b(thanks)f(to)g(the)180 3658 y(multiple)21 b(standar)o(d)e -(formats)i(used)g(for)f(input)h(and)g(output)g(\002les.)180 -3824 y(One)33 b(of)f(the)g(most)h(important)g(characteristics)e(of)h -(the)h Ff(Alliance)c Fg(system)k(is)g(that)f(it)g(pr)o(ovides)g(a)g -(common)180 3924 y(internal)21 b(data)e(str)o(uctur)o(e)i(to)g(r)o(epr) -o(esent)e(the)i(thr)o(ee)f(basic)g(views)h(of)g(a)f(chip:)305 -4156 y Fe(\017)41 b Fg(the)20 b(behavioral)h(view)-8 -b(,)305 4322 y Fe(\017)41 b Fg(the)20 b(str)o(uctural)h(view)-8 -b(,)305 4489 y Fe(\017)41 b Fg(the)20 b(physical)h(view)-8 -b(.)180 4721 y(Figur)o(e)25 b(1)f(details)h(how)h(all)f(the)g -Ff(Alliance)d Fg(tools)k(ar)o(e)e(linked)h(together)h(ar)o(ound)e(the)h -(basic)g(behavioral,)g(str)o(uc-)180 4821 y(tural)20 -b(and)h(physical)g(data)e(str)o(uctur)o(es.)180 4987 -y(The)26 b(pr)o(ocess)g(independence)g(goal)h(is)g(achieved)e(with)i(a) -f(thin)h(\002xed-grid)f(symbolic)h(layout)g(appr)o(oach.)41 -b(All)180 5086 y(the)24 b(library)f(of)g(the)h(system)g(use)g(this)g -(appr)o(oach)f(successfully)-9 b(.)34 b(Layouts)23 b(have)h(been)f(tar) -o(getted)f(to)i(ES2)e(2)p Fb(\026)p Fg(m,)180 5186 y(1.5)p -Fb(\026)p Fg(m,)16 b(1.2)p Fb(\026)p Fg(m,)g(1.0)p Fb(\026)p -Fg(m)g(and)g(0.7)p Fb(\026)p Fg(m)f(technologies,)k(the)d(AMS)f(1.2)p -Fb(\026)p Fg(m)h(technology)i(and)e(SGS-Thomson)h(0.5)p -Fb(\026)p Fg(m)180 5286 y(technology)-9 b(.)33 b(Chips)23 -b(have)f(been)h(fabricated)e(successfully)i(thr)o(ough)g(the)g -Ff(CMP)f Fg(services)h(on)g(these)g(technolo-)180 5385 -y(gies.)1959 5956 y(5)p eop -%%Page: 6 6 -6 5 bop 1389 307 a - 9323399 7179004 0 0 26312704 20392345 startTexFig - 1389 307 a -%%BeginDocument: genview.eps -%!PS-Adobe-3.0 EPSF-3.0 -%%Creator: (ImageMagick) -%%Title: (genview.eps) -%%CreationDate: (Mon Apr 17 14:00:24 2000) -%%BoundingBox: 0 0 400 310 -%%DocumentData: Clean7Bit -%%LanguageLevel: 1 -%%Pages: 0 -%%EndComments - -%%BeginDefaults -%%PageOrientation: Portrait -%%EndDefaults - -%%BeginProlog -% -% Display a color image. The image is displayed in color on -% Postscript viewers or printers that support color, otherwise -% it is displayed as grayscale. -% -/buffer 512 string def -/byte 1 string def -/color_packet 3 string def -/pixels 768 string def - -/DirectClassPacket -{ - % - % Get a DirectClass packet. - % - % Parameters: - % red. - % green. - % blue. - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/DirectClassImage -{ - % - % Display a DirectClass image. - % - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { DirectClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayDirectClassPacket } image - } ifelse -} bind def - -/GrayDirectClassPacket -{ - % - % Get a DirectClass packet; convert to grayscale. - % - % Parameters: - % red - % green - % blue - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/GrayPseudoClassPacket -{ - % - % Get a PseudoClass packet; convert to grayscale. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassPacket -{ - % - % Get a PseudoClass packet. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassImage -{ - % - % Display a PseudoClass image. - % - % Parameters: - % class: 0-PseudoClass or 1-Grayscale. - % - currentfile buffer readline pop - token pop /class exch def pop - class 0 gt - { - currentfile buffer readline pop - token pop /depth exch def pop - /grays columns 8 add depth sub depth mul 8 idiv string def - columns rows depth - [ - columns 0 0 - rows neg 0 rows - ] - { currentfile grays readhexstring pop } image - } - { - % - % Parameters: - % colors: number of colors in the colormap. - % colormap: red, green, blue color packets. - % - currentfile buffer readline pop - token pop /colors exch def pop - /colors colors 3 mul def - /colormap colors string def - currentfile colormap readhexstring pop pop - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { PseudoClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayPseudoClassPacket } image - } ifelse - } ifelse -} bind def - -/DisplayImage -{ - % - % Display a DirectClass or PseudoClass image. - % - % Parameters: - % x & y translation. - % x & y scale. - % label pointsize. - % image label. - % image columns & rows. - % class: 0-DirectClass or 1-PseudoClass. - % compression: 0-RunlengthEncodedCompression or 1-NoCompression. - % hex color packets. - % - gsave - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - x y translate - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - currentfile buffer readline pop - token pop /pointsize exch def pop - /Helvetica findfont pointsize scalefont setfont - x y scale - currentfile buffer readline pop - token pop /columns exch def - token pop /rows exch def pop - currentfile buffer readline pop - token pop /class exch def pop - currentfile buffer readline pop - token pop /compression exch def pop - class 0 gt { PseudoClassImage } { DirectClassImage } ifelse - grestore -} bind def -%%EndProlog -%%Page: 1 1 -%%PageBoundingBox: 0 0 400 310 -userdict begin -%%BeginData: -DisplayImage -0 0 -400.000000 310.000000 -12 -400 310 -1 -0 -0 -256 -000000 -800000 -008000 -808000 -000080 -800080 -008080 -c0c0c0 -c0dcc0 -a6caf0 -070f1c -000800 -080000 -0c0400 -000008 -0c0404 -100008 -090017 -000c09 -0a1208 -070f1c -042104 -022112 -042316 -043713 -18110d -300b0a -2b1e10 -202713 -362911 -263611 -265015 -4c170d -6d100b -870007 -880e0c -485114 -66570e -815e0d -061032 -042236 -1c0e3a -1b2236 -052f39 -1d3137 -15433b -145d3b -3f2234 -413c36 -31563a -465838 -6e3032 -575e35 -766430 -142557 -123c59 -104d5a -10615b -3a4357 -7a3a4f -786853 -23396a -20636b -254777 -295896 -582b7b -5e6879 -6625af -5b5ebd -3a8d2c -599025 -57af21 -207563 -2b9267 -517e63 -51a061 -53c00a -5dc606 -47c12e -5cc326 -3dba5f -3dd464 -5bbb5b -56d861 -81801b -7fa619 -7d7e3e -80a33f -777666 -8e7762 -819b63 -65c510 -7fc214 -66d619 -7cdd17 -7cc63a -78dc3d -7bd161 -178294 -138dbb -458aa7 -1989f1 -109bf0 -2190ee -398cea -31c388 -4fd087 -5ac887 -52ef84 -2cb8b3 -53c1b2 -19b9eb -44cee6 -798a8f -6cb592 -87b791 -7793af -79bcaf -7993c9 -7bb8cd -63d781 -5ae983 -65e185 -7dd97f -6edba2 -85dea1 -77d8d2 -75deef -b34623 -ab8b3d -b69b33 -ab6d89 -bc9471 -a2988f -be9a89 -a6af2f -cfaf2a -a8ab6b -cdad65 -aeac89 -aca89f -c4ac91 -d7ae8a -abc911 -c2cd10 -d1cd10 -ebcf10 -a2cb55 -d3cd29 -cacf5e -aac7a0 -c9b59a -c0cb9f -d6b598 -cfc99d -dec197 -ded39b -a98bc4 -b6b8c2 -b5c3c5 -ddc6bb -adc8ce -cfceb1 -deceb1 -e9ceaf -b9d3b9 -b5d0d1 -e2d6ad -e0d2be -efd3b2 -ecd0c0 -f9d6b6 -a9d8c9 -a4d6e4 -bad6e6 -c5deb3 -d8deaf -d2dac1 -ced6da -ebdeb1 -f7dead -f7deb5 -ffdead -e7d6c6 -efd6c6 -e7d6ce -e7d6d6 -c1e94b -a1ed83 -d5ed81 -a0eca1 -b3eba2 -bde7a0 -c9ec9e -9cedad -a5efad -a9efad -c4eeab -dee7ad -deefa5 -e7e7ad -f1e9a7 -9ee7b9 -ade7b9 -9cf4bb -adefb5 -b1efb9 -d1ecb5 -e7e7b5 -efe7b5 -ecf1b5 -f7e7ad -f7e7b5 -f7efad -ffdeb5 -ffe7ad -ffe7b5 -a0ebc9 -bddfc7 -b7f2c9 -9ae3d7 -99e8eb -b2e9d9 -b3eff0 -d7dec2 -ceeec1 -e7debd -deebc1 -d2e5cd -d7e6d4 -cfe7e9 -efdebd -f7debd -e7e7bd -efe7bd -e7efbd -efefbd -f7e7bd -f7f3bd -e7efc6 -ffdebd -ffebbd -efdec6 -f3e2c6 -f3eac9 -efead9 -fffbf0 -a0a0a4 -808080 -ff0000 -00ff00 -ffff00 -0000ff -ff00ff -00ffff -ffffff -6b0050017a0379667a0079507a0079017a01500078006a007a005300510050007a017900 -6c007a01794e7a0079037a0079117a0079527a0051005300500078017a007c007d017c00 -7a00530079537a0079017a02795e7a0078017d006b007a005000790078007a007d017c01 -7a00530079527a0079157a00794e7a0078007a0050007a034900450050007a0050007952 -7a00450049007800520045004b0050004b0079047a0379017a0179527a006b0078005000 -79017a014501500078005100795050004b006a004b0045007a0479037a0079007a017900 -7a0379007a007800794f7a01780079017a0150006b007d007a005000795278001f006b00 -4a00310032004a0049001e005300790045007a004b00310145014b007a002e0045005100 -79016c00794e78001800450078007a0079007a01490078007a0078005000794d7a007901 -6b002e004b012e0050002e0045014b012e007a0050017a002e0031004b00310045002e00 -3100520031001f007a0079537a0178006b007a0150007a00795178001f006b0031004b00 -32004a004b0031007a00790078007a004501310145004a006a001800780079007a00794c -7a0079027a00160031007a0179007a016a0078007a007800500079507a002e0178001f00 -4900310049004b001e0131007a0078017a002e0031004b001f007b002d0031004b003100 -18007a0079547a00780350007952780045004900500045004b0150004500510079004500 -7a0050004b0031004b0045024b0045006a0079517a00160031007a0079017a0078045100 -79516b004b007a0045006b00450050007a0045004b0052007a0050017a00490031004b01 -7a00490045006b004a001f007a007954510479547a0079017a0279037a00790078005000 -6a006b00500078007a0179537a00160031007a007902510479557a006c0079027a027903 -50017a0079027a015000520079527a0378007a5a78007a0578007a0879017a5216003200 -7a0079007a0678007a5179017a0178017a0978007a0079007a0079007a0378007a4f7900 -7a00c018bf01c000bf00c000c300c200c302c201c302c204c301c200c300c400c300c200 -c301c202ca01c400c201c302c200c302c201c300c200c300c200c300c200c300c200c301 -c202c301c200c300c000bf00c300c401c200ca00c200c400c203c400be00c200c301c200 -c302c201c300c201c401c202c300c201c301c201c302c202c301be00bf01c000c200be00 -c200ca00c301c203c301be00c301c201ca01c300c202c300c200ca00c200bf00c01abf00 -c0017a00160031007d00c001bf00c012bf00c002bf00ca01c307c200c301ca00c400c201 -c300be00c301c201c304bf00c300c200c301be00c301bf00c301be00c301c400c302c400 -be00c400ca00c202c305c200be00c400c301c200c301c400c300ca00cb00c300c400c300 -c200ca00c200c300cb00be00c300bf00c202c300c200c300cb01be00bf00c200c300c200 -ca00c202c302c200c303ca00c201c301bf00be00c300c202c300c200c400c301c201be00 -c300c201be02c301c200c300c201c300cb00c300be00c200c300c200bf00c0177a007d00 -c800b300d100d000b500b311b501b300b502e000701c6e00701a6e00e000b300d9007009 -6e007f00700b6d007f007012a500d100db00700c6e00700c6e00e300b300d100b316d100 -c800b300d0007b0016003200be00c800b300d101b300b500b30fb500b300d000d100da00 -700c6d007e00700c6e007e106e007f00700c6e0070096e0070066f0070096e0070136e00 -700f6e007f00700d9600d000b310d102b301c8007d007b00b300b500b301b514b400b501 -ab00b9007000660065066600650367006501670065036600650067046400700066016509 -6601650a67006200b000d000dc00660165006700650167016500670062007f0066006701 -650167036501670062007f00660065006700650067006500670265006706660063009600 -d000de006f00660067016506660067006400700066016700650167006500670265006600 -6200e200b517b400b500b300b500c8007b0016003200be00c800b513b401b500e700b500 -da006f006600670066016503660363007f00660265026700650067016500660067006400 -7e00e400e900d000e900e200e900e300e900e700e503e400e3016b007f00660167006507 -670172006f00660065016702660067016400700066016700770068006702ad0067006500 -660065006700660167007200700066026700650067006504660065016700660267007200 -6f006600650067006500670065016700650267006601670062007f006603670165006700 -65016700650163007300b300b400b511b301b500b3007d00bc00b300b400b514d100b500 -c900b500e700b300e3007000670165016701650067016500670065016700650067006501 -670065006701650168006501670064007000660065016700650367036500670165026700 -65016701650067016200b000e900dd006600670065006800670168006700650067006200 -700066006700650267036501670062007000660065006703650667006501670163009600 -e200de006f00660067006500670065006702650167016400700066006503670065046700 -6200e200b517b400b500b400b500d0007b0016003200be00c800b514b400b500e701da00 -6f0065026700650067006501670362007f00660067006502670065006700650267016400 -7e00e300e800b500b400b503e200760068039e00f2004b007f0067016500670065006700 -650167006500670272006f0066006504670264007000670068007700e300a60068006700 -68000900670309006800670172006f006601650468006700650067016500670065006700 -6501670072006f0066006500670065006701650167016800650267006200700066006700 -65006700650267006800650067006600670068007300d000b514b400b3007d00bc00b300 -b400b515ab00b400ab00b500b400e3007000670265006701650067006500670365006700 -650067006500670065006701650067016501670064007000670365016708650067006500 -6700650167006800650067016200b000d0007f0066006700650068006700650068006501 -670062007f006600670065016700650167006501670162007f0066006700650067006500 -670265006701650067016501670163009800b300de006f00670165006701650267006500 -670172007000660065026700650467016200e200b517b400ab00b400b500d0007b001600 -3200be00b300b514ab01b500b300da006f00650067026500670065016701650067006200 -7e006600670065016701650067006502670164007e00e300e700b500b300b503e0006800 -67039f00e2004b007f006700650167056500670272006f00670065036801670164007000 -67007700ba00b300e700ae006801ad0068007702e000b200680067007200700067006500 -670065036800670365006701650067006500670072007000650567006500670065006800 -6502670062007f0066006704650567017300c800b513b401b3007d01d000b400b515ab00 -b501b401e2007000671b6400700067196200b000e300dc006f00670862007f006600670a -62007f006600671064009800c800de006f00670b72007000670b6200e200b300b500b300 -b513b301b500b400b500d0007b0016003200be00b300b502b301b50eb301b502da006f00 -670b62007e006f00670b69007e00d000ab00b500e700ab00b401b500e000670065016700 -6800b900d10072007f00670c72006f006600670764007000670068007700e700b1007600 -6801a1007700e500e200e700b500d100ae00670072006f00671272006f006600670d6200 -7f006600670b63007300b514b401d0007d01b300b400b517ab00b300b400f2007000621b -6900700062194900a700b300ca00620949007e00620b49007e0062129600e200da006d00 -620b6b006d00620b4900e200b517b400b500b400b500d0007b0016003200be00b300b514 -b300b400e700e200ce006d00620c7e00620c49007e00e300b800f200e200e700f200e700 -b500b700680065016700a100e900b4005a007e00620c6b006d0062084900700067017700 -b800a600680065006800090076000900a101b7017600670072006d00621272006d00620e -49007c00620d7300b514b401b3007d01b300b400b514b400b501e700b300ab00e2007e00 -7f1e7e007f177e00e000e700d9007f0d7e007f0f7e007f0b7e000800b500da007f0b7e00 -7f0c70007e00e200b517b400b500b400b500d0007b0016003200be00b300b515b400b500 -e800e1007f0c7e007500720d7e00a1007704a100e200e000670065016800b100e700e200 -5a00dc007f177e007000650067007700b900a600670065006800090067026800ae007600 -670172007f0070007f1670007f017e007f167e00cb00d000b514b400b3007d01b300b400 -b514b400e700b500b300b400e800e3007000660067106600670066026705660067006400 -7000660067066603670a6200a800e700dc006f006600670166006704660167016e006f00 -660167006600670a62007f00670a63009600e700da006f006600670972006f0066006706 -66016700660067006200e200b51bd0007b0016003200be00b300b515b300b400e700de00 -6f0066016709620072006300680167026802670370017700680067037700e200b9006800 -650067007700e700b500e20072007f00660067016601670a660067036601670064007000 -67016800a600770067016800ad0067036800670065006700720070006600670866006700 -66006704660367016600670063006e006f00670266016706660067026600670266006700 -63007300b300b515b3007d01b300b400b514b400b501b401b500e9007000670165026700 -650b67006500670065006700650467006500670062007000660065026700650067006500 -67026500680065006702650367016200b000e900dc006f00650367026501670065016700 -72006f00660065016700650267006505670062007f006701650067006500670065036700 -63009600e900de006f00650267006505670072006f006503670065006700650067006500 -67026400e200b51bd0007b0016003200be00b300b516b400b300da006f00670065086701 -6200720063006700650467006501670270007f00770067006502670077000800e0006700 -65006800a600e800b500e70072007f006600650c67006501670165026701640070006806 -7600ad00680772007000650767006500670265016700650667006500670063006e006f00 -65046702650467006506670068007300b300b515b3007d01b300b400b514b400b503b300 -e20070006600650167006500670065016700680267026502670065006702650068016700 -650067006500670062007000660065026700650067006500670265006700650467006501 -67016200b000e900dc006600670065006702650368006500670172006f00650167006500 -6700650067026500680067006501670062007f006700650367016502670063009600d000 -de006f00650467006501670272006f006700650167016800670065006700650167016200 -e200b51bd0007b0016003200be00b300b517b300da006f00650367006501670065016701 -6200720068006501670165016700650470007f00770067016501670077007600b2006801 -7600b900b501d0004b007f00660065016700650167006801650067006500680065006801 -67006500670265016700640070007707ae00770772007000650267016800670265006701 -65006700650067006508670063006e006f00670065006701650067006501670065006700 -650067016506670068007300b300b515b3007d01b300b400b514b400b501e800b300b400 -e3007000671e640070006703680067116200b000b300dc006f00670b680072006f00670e -62007f00670a64009800b300de006f00670a6e006f00670165006702680167046400e200 -b51bd0007b0016003200be00b300b517e700da006f00670b620072006700650267006500 -670065036601700177006700650267007700b200e4006701a100e700b501e70072007f00 -67156500670064007000670068006701680067016800ad00680067006800770167027200 -7000670065036700650167026500670065036702650267006500670063006e006f006500 -6700650367016500670065036700650067026501670068007300b300b515b3007d01b300 -b400b514b400b501e700b500b400e9007000630664006307640463016400630364006300 -640049007f0063026401630664036302640163014900b000e900dc006d00630064016307 -640172006d00630064006309640262007e0063016402630562009800e900de006d006300 -64006307640072006d0063006400630264026301640063014900b300b51bd0007b001600 -3200be00b300b515b300b500e700da006d00630b620072006f0c70017700680067026800 -7700f200e40067006800b900b401b300e70071007e006316640170006500670077007000 -67026800090067016800e500b2006800670172007000650167056500670065006700650a -67006500670063006e006f0067006506670165026700650367006501670068007300b300 -b515b3007d01b300b400b516b400b501b400b500ac00960b9802960f9800af0096009800 -9600980196119800b301b100960d9a0096019800960daf00960ba700b400d00096089802 -9a00a500960c9800b300b51bd0007b0016003200be00b300b514e700b300b401cf006e00 -7e036e037e006e037e0070007f0070037f08da00a1039f00b100e700e00068007700b301 -b500b400b5005a007e006e007e036e047e006e037e006e007e006e0070006e017e006e00 -7c00700067007700e500a10077016801090067016800f200b20068006500670072007000 -6600651467016500670063006e006f0065076700650267016506670068007300b300b515 -b3007d01b300b400b516b400b503e800b503b302b508b302b501b301b500b401b500b302 -e700b300d000b501b305b507b303b500b301b500b300e701b502e700b308e200e700b500 -c900b50ab300b400e703b300b401b506b300b500e701d100b401b509e800b300b500b401 -b300b400b300b500b300b400b500e700b300b400b51cd0007b0016003200be00b300b515 -b400b500e700de006f0c6d007e006f0c6d007f00e300e703e200e701b9006800da00b500 -ab00b501e20072007f006f176d0070007700f200b500e700f200b900b200680009006700 -68007600b700b10068006701720070006701650067046500670065006700650c67006300 -6e006f00670565026700650267006506670068007300b300b515b3007d01b300b400b515 -e800b400b300b500ab00b401b50cb300b50be800b500b400b500e800b500b300b501e700 -b401b500e800b514ab00b500b300b507b400e701ab00b400e800b50cb401b509b300b400 -b500b400b501e800b500b400b506b301b500b400b501e801b400b502b401e701b51dd000 -7b0016003200be00b300b514b400b502da006f0066006509660063007e00660065026700 -65006700650067006501670164007e00e900b400b503b400b300e0007600f200e900f200 -e701b30072007f0066006500660065036701650567006502670065026700640070006700 -a600e2000800a601a1006800ad0067000900b900b500e700b2006800670072006f006700 -650067016504670065026700650167016506670063006e006f0065096702650267006503 -67017300b300b515b300bc007d00b300b400b5c1d0007b0016003200bc00b300b500b400 -b500b400b500b400e800b500b400b504e700b500b400b502b400b300b400b500b300db00 -6f006501670065006702650167006500670062007e006600670165036702650067016400 -7e00e300b401b500ab00b401e800e2009f009e0076017700e200e70072007f0066006700 -650067006501670065016700650268006700650067016500670065026700640070006700 -6800ad00770067026800770067006800a100e700b9007700670172007000650067026500 -680067006500670265016700650167006506670163006e006f0065026702650167006500 -67016500670065006701650463007300b300b400e700b500b400e701b300b503b400b501 -e700b301b400b500b301e700b500bc007d00b300b400b5c1d0007b0016003200be00e700 -e800b600b400b300b500b400e700b501e800b500b400b500b401b501b303e700b600b500 -b300db006f0066006701650067006503670262007f006600650167026501670068006700 -6500670064007e00e300e700b500b301e700b502ea00e901e700e801d1005a007f006701 -6503670268006700650067036502670065016701640070006701680167026800ad006701 -6800ad007700670065006700720070006501670165016700650267006501670565006701 -6502670063006e006f00650067026500670465046700650067016500670168007300e700 -b500e700b500b400b501b401b502b400b500b403d600b500b600b401b3007d01b300b400 -b5c1d0007b0016003200be00b400b502b300b401b500ab00b400b501b300b501b401b500 -e800e700b502ab00f000ab00da006f00670068016705680262007e006700630067026802 -670068006701630064007e00af00b000a7009c00b0009c00a7009c01a700b000a3009c01 -a7009a004b007f0067066802670468006705680063004900700067016800670168006700 -68007700680067016801670168007200700063006700680167006801670d680067006800 -6700680063006e006f00670168006704680367006800670764007300b300b501b402b501 -b400b500b400b301e700b403ab00b500b401ab00d0007d01b300b400b5c1d0007b001600 -3200be00d000e701b401e701b300b400b300b500b401b501b300d100e700e800e700b300 -b400b500b400e700e200e000750073007200730072007303720073017201ca0072007301 -7202730472017300ca0073005a007300850073005a0073005a0073015a007305dc007201 -73017204730072007302720073017200730272007302ca0073047200730a96007d007200 -730072017302720273037204730372039600750072007303720273017200730772007302 -9800b500b300b500b400c900b300b500b300e700e800b400b501e700b300b500b400c900 -b500e200b300e700b500d0007b007d00b300b400b5c1d0007b00160032004b0056003501 -56034a0056043c00340042004a00f800420134003c01350056034a00580056023c015603 -5a004a00560235003c0056003501560157005a005801560235003c0056003c0056015700 -580156013c0058005a003c0032004a0048003e0030013a004a003e0042003a0042013000 -3a0042013c0058004b00340056014a0056005a005601350056003c0035003c0056015800 -56004a00560057003500560135003c0056005a0056014a0056023c015601350056005700 -56015801560035005601350042004a00420058004a0042003a003c005600350056035800 -5601340056003c0156044a005602350156003c00350056035800560335013c0156025801 -560161007d00b300b400b5c1d0007b001600310052003501240054008700610052006100 -570093005400250033013a006400420071004a0064004200200033003400540087006100 -520061005700930056002500340056002500340055005f00520061005a005f0087002400 -340035003401250087009300720061005a0093005500340156002500340057005f005200 -61005a005c0093004a015900580039016301380037003e006f0062003700410043004100 -36003d00440158003c004a01930087005a00610052005f00570034002500560024003400 -55005f005a00610072005f0093003402350125005f0060004b0061005200930055003500 -340035002500340054008700610152005700930054002500330142006400420074004200 -64003a00330134004600870061015a0057009300460024003401350025005f0152006100 -5a0087013401350124005400870061005200610057009300460025013500250034005500 -5f005200610052005f0152007d00b300b400b5c1d0007b00160032004b0048012e004900 -510050006a0169005000490039013e006202750062023e012e00490050016a0150004e00 -49004800390148015000530069006c006b0051012e00480139014800510050006a016900 -53004900480039003e00480039004900510069006a015000530048004900710148006200 -630062006303620140004403640362004800530050006d006a0069005100500039004800 -390148004900510069006a01500053002e003e0138003e004800520051006a0150005300 -50003901480139004900500051006a015000520048013e0038006202740062023e013900 -4900500051006a0150005200480238003e0048005000510069006a006900530050003901 -48013800490050016a016900500049004800390148015000530069007900690050005100 -50007d00b300b400b5bfb400b500d0007b00160032004a000b000e0012001e0047015200 -610045004f0031000b010e003601280042002800360112000b011f0055005c005f009300 -55008f0024000b010e0012000b00460087005f008f0087005c005f000b000e000b000e00 -0b00150055008f01930055005c0034000e000b000e010b0034005c008700930087005500 -87001500190033003b001a001100620163033e0011002f00050141033a00170012001500 -5d0047004b0061005200470045000b000e0000000b014500470052006000520047004f00 -15000b0100000e000b0055008f008700930057008f0046000b000e000b0012000b002400 -55008700930155008f001e000b000e0136002801420028002b0036000e000b0132005500 -5c00930155008f001e0000000e020b0047004f005200610052004f004700120000000b00 -0e0000001e0055008f00930155008f0024000b000e010b0145004f004b00600052005b00 -4f004b007d00b300b400b504b300b504b300b520b400b502e800b500b400b501b400b506 -b402b502b401b503b400b502b400b508e700b500e700b401b501e800b500b300b503b300 -b500b400b507b400b505b401b503b400b509b400b504b401b500e800b501b400b501b400 -b502f200b511b300b505b401b500b400b502b300b501b400b300d0007b00160032004a00 -0b0000011e005c0087005700870093005500240000000c0000003d00270142002a002700 -3d000e0000000b00240090009100940192008800240000010c0000000b00540091009402 -910088000b000c0000000b00000019009101940192009000350000010e00000135008800 -920094019100940019001a0023008000200010000f0012000f040d002100220023001000 -11010f0030001900000015005c0087008900870056005f0045000b000003240087005600 -93005a0087005e00150000020c01940091009402910054000c0000000c00000125009000 -92009401920090001d0000000c000e003d002800270042002a0027003d000e0000012500 -88009200940191011e000c010e010b005b005500570093005a0087005b000b000c000002 -1d0090009200940192009000250000000e0000010b0046005500810093005a0087005d00 -4b007d00b300b400b529a90099009a00a300a4009b01b400a9009b00a400b501a4009b00 -9c009a019900a300e800b501a9009a01a300b50099019b00e800a4009b009c00a3009b00 -a4009b0199019b00b500e80084009a005900e700b500b40086005900e8008d008600e700 -b505b403b5069a0086009b00b502b400b500a4009a00a900b300b502a30086008400b500 -e700b501b300b500e701b5038b01b501e800b500b400b5019a00580084009a008d008400 -b501b400b50984008d009a00b300b500b300b5079b005900b500e700b501d0007b001600 -32004a0000010b001e005f0087008900930057005500240000010e003d0027002a004200 -290027003d000e000c000b0024009200880035018800920025000c0000010c0000005400 -9200820035005400920091000c01100000011b00920135018200920035000b0000020c00 -54009200820035019200940019001a008001230021082300220023000d00000230001c00 -000015005f0087005a0093008100870046000b0000034600870081008700890082005c00 -150000010b0000000b009400920054003500820092005400000425009200880035018800 -91001d0000010e003d002a0029004200290027003d000e00000125009200880035019201 -1d000c0000020b005b008700810093008900870055000b000e0200001d00910092003501 -8800920025000b0000034600870081009300890087005c004b007d00b300b400b504b300 -b5239a001b003c0030008d001b005900b3009a001d003c00e700590034023c001d003000 -5900b502a3001b003c001d00e7003c001b0059008b0034003c002f0058003400f8003003 -3400e70084005900a3001d0059009700b50097002400e70097003c0085008400b502a900 -a3019a00a7009c009a009c00b300b400b500e800e70058001d00a700b400b501b400b500 -34013c00b300b401b30084005900340097005900840059018502e20084005900a3005900 -34005900a900b402b50084001b003400970059013400e700b500b400b501a901b504a300 -34003c0097005900850059009700590085005900b3008d0059008d009a00300059009a00 -b401b3007b00160032004a0000000c0000001e0055008100870093005700550024000b00 -00000e0036002a002800420028002a0036000e0000012400910088000d01820091002400 -00000e0200005400920025000c001b00920088000c000b0000021b00910092000d015400 -920035000c0000010e0000002600920035000d019200910019001a002300800023000101 -2200010322000100220123000d00000230002a000e0015005c0082005a00870057008700 -460000030e00450055008900870057008200470019000f0000020c00880092001b000c00 -25009200540000020b0000002500910082000d000c00880091001d0000000b000e003d00 -2a01420027002a00360000000e0000002500910081000b000d00880091001d000c000b01 -0e000b0047008700890093008900870046000b0000031d00910088000d000c0082008800 -250000000c0100000b0046005500890093005a00820047004b007d00b300b400b507b300 -b51fb3009700300059003000b7003400e700a700970034003200a7003400f200a3009a00 -3c001b008900a400b5029a001d0059003000e7008d003c00f2003400a7018d003c001d00 -2f008501340085008d009a003400e7009a001d008b002f00e2008b005900e70059003000 -3c008d00b401b500a7003402590034003c019900b501b400b3009a003c00e700b400b501 -b400b3008b0034008b00e800b300b400b50086009a008d00a30030005901300034001d00 -3000340059008500300058003c0059003c00b500b400b501850030008b00e70086009900 -9700b5049b008400b504990097008400e2003c0034005900890032003c00590058003c00 -8b0030008500300085003000b501d1007b00160032004a000b0000000b001e0055008702 -5700870024000b000e013600280142002a0028003d000e010b002400880110001a008200 -9100250000010e010b000300920025000d001d00920088000c000e000b02190091009200 -0d0154009200350000020e0000002600920026000d019200910019001a008001230c0f00 -0b000e00000030001c00000015005e0087008900870081005700450012000e0000000b01 -4500870057009300890082005f0015000c0000000e02880092001d000d00250092005400 -00000e0000000b0000002500910082000d01880091001d0000000e0011003d002a002800 -42002a00280037000e010b002500940082000d0188011d0000000b0000000e000b004700 -8700810087008900870047000b010e000b0000001d009100880019000d00820088002400 -0b0000010e000b004600870057008700810087004f0045007d00b300b400b506b300d100 -ab00b51f59018500a3008b005900a3003400300034001b00a7003000f2008d00b3003000 -a2003c00e700b50259013000f800e7003c009700e7001d009a001d003c003000e2003400 -a700a3003400d100e7008b005900b30059008500e2003000e7003c009a00e70034003000 -8500e700b401b50085003002590030013400e800b500b400b50159008b00b300b400ab00 -b500b400b5003c00a300e700b505e700b3003000e2013400590132001d00e2008b003c00 -3000a30097003c00b500b300b500e70059008500e200b50fb400b500e7013400a300e701 -3400a700e20030009a00a200300034008b00a8003400e700b500d0007b00160032004b00 -2e00380148006100810089008a00890057004b002e00380162003e0164003e0040006200 -380131003400920494005600380031003801310087009204940031012e00380131009400 -92045700310038013e00310057009205310038003e004a0038012d0031002d0038022d00 -38074a003e003800390052008a0084008900810089004b003101380139004b005a008902 -8a0052002e00380331009400920194009201870031003802310056009205340031003801 -62003e0174003e004000620038025600920194009202340038003e0038012e0061008100 -84008a008400890052002e00380131003a003400940092045600310038022e0052008900 -84008a0084008a00530050007d00b300b400b507b400b600d600b400b51d340030009a00 -a70030023c0030008d0030005900850030003c00590030013400e701b500e70034003000 -8d003003a3008d0030003c00850030008d0030009a003c0030008d00e7008b005900b500 -3c0130008d00590030018d003400e20030008b00b504e700b300b500b302b400b5025900 -30019700b400b501b400b5003c00b505b401e7003c0030018d0030005901300085003000 -3c00970034013c009a00b500b300e7009a0030018d00b401b50659009c00b506e7008400 -30018b0059003001970130003c00970034003c0034008d00b500b300d0007b0016003100 -4b0017002c0028002b0017002a003e0037003d0017002c0028012b003e00630062006e00 -62006300060028002c0017003200540082035400340017022b002c002500820054008201 -5400820017002c0017002b0028001e00870054008800820234002c0017002c0017002c00 -3400810082018800540082002e0039004801390048002b00280038003900380039023800 -3e0039003800390062013e0238002c0017003e002d003d0017012b0017002c0028002c00 -17001c003a0037003f001700180028002b0117002c001700820054008201540088002500 -2c0028002b01170034005400880082025400240017002c001700620063016e0062006300 -38002c002800170034005400820188005401240017002c0017002b0118002c0037003a00 -37002c00180028002b0028002c0017003200540082035400340017002b00280017002c00 -16002c0037003d003f001c00180049007d00b300b400b504ab00b500b402b601b400b51f -b400b508e800b501e800b500e80059003c02a300e701b503e800b501e801b505b400b500 -b3003c00b501e702b503e701b506b403b502b400b502e701b503b400b501b400b504b403 -d400b300b502b300e700b500b400b500b300b501b4008d003c028500b502b401b502b400 -b50ab401b501b301b501b300b401b502b301b500a4003c0134007800160032004a001701 -120017012800360037003d000e0017012c00420063006f0170006f01630028002a000b00 -17011c004a0042002d000b001c00170016000a0017010b001c002d002c003a0017001c00 -120017010a0117001c0013003a002d002c0013001701120017010a000f001c002c002a00 -3a00340058002d0039003e0138003e0027000a0064006d017e006e007f00700063017000 -63006f013e0139002d0017000a003f0028003d000a002c004a0031001700120028001700 -0a00380036003f0028000a01170112001701150013002c002d002c001702120028001700 -0a0117002c002a003a002c00130017000a002c003a0063006f0170006f01620028001700 -1200150017002c0042012c0013001702120017011200170037003d003600280017000a01 -28001700120017001c012c002d011200170116000a0017011200280037013f0042004a00 -4b007d00b300b400b505b4008e0080038e00b51eb400b503b401b500b400b500b400b502 -b401b500a3009a02b300b500b401b503b402b502b400b502e800b507b401b502b401b504 -b400b506b400b50ab400b502b400b505b300b506b401b503a900a3019a00a400b500b400 -b505b401b51ae7009a027b00160032004b001600280017002a0042006400740071014a00 -2a000a00420071006d006f00630070006d00700171002c00f8003a000a00360074013700 -2800170428000a002a0037003d003f000a002a0017002b0016002a001701280140003701 -17000a0017003a002c00420071002c0071003f00370040002a003a00390248006e006400 -4a0042006400dc0064007e0064007700700063006800dd00700063014a00390064007200 -4a0042007400420037001700280042000a002c001702280037013e000a002a0017032c00 -0a002a0017003f0037012b000a002b001700280017012c003a0074016400710032002a00 -0a00420071006f01630070006d0070006e0071002c0071002c000a003a00740128001700 -2a0016002a0017022a0028003d02280017012a000a002c00170028000a002c003f003701 -0a002a0016004a003a00420071002c0071003d0037003f002c0031004b007d00b300b400 -b506ab04b51f9a00b501e7009a009700b300b500b401b501a900a700a9009c00b505a700 -b300b57bb300b500d0007b00160032004b0016002a0017013a004a007100740042012a00 -71003a004a0063006f0062004a00620070006d0042003a0058004a013a00740137001700 -280016002a010a0017012a0037013f000a002800170113002a001702280040002b003700 -17000a00170171001c00f8003a00f8004200740040003e00170038013900480064014a00 -42007700dc003e0071003e007f0070007f003e009e00420063006f004a00390049004a00 -32004200740071003a0071002c003a000a0017020a002a0037013f000a00170028001702 -2b000a00280017003f0037012b000a002800170228002a003a0042007100740042012c00 -420263006f006200640062007f006400f8003a00f8003a0042003a007401280017002a00 -120017020a0017013d0037003d0028000a0017002a001200170128000a002c003f003600 -3700170028000a002c0042003000f8003a00f800400076003f004a0017004b007d00b300 -b400b52aa3005900b500a700890030003c00a400b500b400b500e700a9003c009a008600 -3c009a00a4009a00a7009c00b50084005900b57dd0007b00160032004900170112002800 -0a00280037020a0017002c000a00170062006f006200640062006f006300280017001200 -28002c002b003702120028001701160017011200280037021700280012002a0017000a01 -17010a003f003701160017010a0028000a0017001600170037003d003f0017012d003900 -48003e003900480017000a0064012b0017002d006e0063013f0011000a0063006d003e02 -2d00170028004000360037002c000a012700170012001702380036003f0017010a002800 -17001200280017010a003d003800370017021200280017000a001701370036003d002b00 -0a0017002c0028000a0063006f006200640062006f00620028001700160017002c002d00 -36003f002b0016001702120017010a0137003d003700170116000a001700280012001701 -28003702120017010a0017021200280037003f003d0017014b007d00b300b400b529e700 -34005800e7008d001b003c008b00b502b400b3003c009a012f0034003c008d001b003400 -3000a3009a003c00b57dd0007b00160032004b0017002c0017002c0017002b0037003d00 -38000a001c001701280062006f00630070006f01630028002c000a002b0017002c003d01 -37000a002b001700280017012a0016002b0037013f002a010a002c00280117012a000a00 -3f003d01280117000a002c0017002a0017002800370140002801380039003e0139004800 -2b0017006200640162016d00630262016f0063003e0238002b002800400037003d002a00 -17022c000a002a0017013d0037004000170228002b0017002c0017002a0017003f003800 -37002b000a002a0028002a0116001800170037013f002d0028002a0017002b0028006300 -6f006300700063006f0062002b00280017002a000a0037002b003f002b0017002a001700 -2c0016002c00170128003d00380037002b0017032a0016002c0017002b0037003d003700 -0a001c00170128012c0017002b0037013f00280018004b007d00b300b400b529e7008500 -f800e700a8002f00f200e700b401b500b300e8003000e7013400a8008b00b3003200e200 -e7018b005900b57dd0007b00160031004b0012001701160012002c003a002a002c001700 -130012001700280063006f0170006f0163000a0017020a002b003f0036002c000a001700 -0b00170112000a00170137013f000a0117010b0017011200170028004000280037002800 -1200130017010b0017010a0037013f000e00170038023e003901280164006d0463046f00 -6d004a0038012d00170012003d0037010a0017010b0017010a0012001700360037003f00 -0e0017010a011701120017013a002a00370017000b00170112000a0017010e002d003a00 -2c0017020b00170163006f0170006f0163000a0117010b002d013a000a00170112001701 -0a0012001700280037013d000a0012001701120017010a0012002c003a002a0117001600 -1200170112001600170137013f000a0016004b007d00b300b400b528b30059001d003000 -99003c001b005900b500b401b500b400b5003000b501300034003c0058001b003200a400 -b5003c009700b400b57cd0007b00160032004b0017002c00170024005400820354003400 -17012b00400063016e006301620028002c0017002c0017002c003f0037002d0017002c00 -17002b0128002c0017002c002d003a0038001700180017002c0017002b00280118001700 -3e002c003a0017012c0028002c0017002c001701380037003e0017002b00390148003e00 -390048002b001700380039003e0138003e0138013e01620148003e00390038002b001700 -3f0037003a0017012b0017002c0028002c001701380037003f0017002c00170028002c00 -28002c0017008200540082015400870025002c0028002b01170034005400820187008200 -5400240017002c002800630162007700630162002b002a00170034005400820354002400 -17002d0017002b0028002b0138003a003700180017002a002b0028002b00170024005400 -82035400340017002b0128002c0016002c0037013f00170018004b007d00b300b400b529 -a901e200b301a400b300b500b401b501e8003000b300b400e700a700b301a700e200b400 -8d003c00b300b57dd0007b00160032004b00310038003e00340088009201940092009100 -560031003e003900400062003e0074003e00620138003e00380049005200810084008a00 -89004b0049003801390038014b005a008402890052003100390038013901520081008400 -8a00890057004a0039003e00380131004b005a00890184008a004b00390038003e004200 -38023a00310038022e003100380239023e004a003e014800610081008400890081009300 -4b0038013900380031004b005a008400890084008900520048003e003800390131008800 -9204540031003e00380131005600910092009401920088003400380039003e0062027400 -3e0062013e003800310056009100920094019200880034003a003e003801310050005700 -840289004b00390138003900310034009000920094009201910056003100390138002e00 -49005a00840089008400890050017d00b300b400b524b400b507b300b505b400b300a400 -b401b503e701b500a400b300b500b400b57cd0007b00160032004a0012000b011d009400 -880019018200920025000b0111003d00280142002a0028003d000e0012000b001f005500 -870257008700240012000e000b000e000b004600570081008700810087005c000b011200 -0e00000015005f008200890087008100870034000b000e0000000b014500870081009300 -5a0082005f0015001a0033008000230c0d0012000b000e00300017000e0015005c008700 -8100930057005500340012000e000b0000000b003200570193005a0082005f0015000b01 -00000b01910092001d0019002600920054000b0100000e01240094008200190188009100 -1d000b00000011003d0028002a0042002a00280037000e010b0025009100820019001a00 -880091001e000b010e010b0047008700890087008100550047000b000c0000010b001d00 -9100880019018200920024000b02000012004600870089009300810087005d004b007d00 -b300b400b524b400b504b401b501b400b504b400b300b502b400b502b300b503e700b57d -d0007b00160032004a000b0000000c001d00920088000d000c0082009200250000010e00 -3d0029002a00420027002a003a000e0000011e0087005700890087005700550024000b00 -00020b00460087019300570087005c000b000e0000000e00000015005c0087005a009300 -5700550034000b0000000c000e0000004500870193005a0087004f0015001a0023008000 -23002201010222000102220123000d000e000c013000190000001500550082005a009300 -5700870024000b000e000b0000013200550081008700890082005c00150000000e020c00 -910092001b00000025009200540000010c0000012500920082000d000c00880092001d00 -00000c000e003d0027002a00420027013d000e010c002500920081000d01880092001d00 -0c0000020b005c008700890093005700870055000b0000010e0000001d00920088000d01 -8200920025000c0000000e000c000b0046008700810087005a0082005b004b007d00b300 -b400b534b300840059005800a30059019b00b30084005900a900e7009700590085008400 -5802a300b501e7008500590058009a008d0059019700a3005900850159009a0059008500 -580159009a00b5008d005902e700b300a90030008400b30030009a00e700b500b401b505 -e700e800b300b503970059003c00b300b501b400b500a9005901e700b500b400b5013c00 -8b005900e701b300e70434008d00e700b5008d005900e700b400b502b300a30034002400 -97003c0086008400b50b84008b003500e701b501b300e700d0007b00160032004a000000 -0e000c001d009200910035018800920025000c000e0136002a01420027002a0036000e00 -00011f005c0087008900870057008700240000020e000b00470087019300810087005c00 -0b000c01000115005e008700570087005700870046000b010c000e000b00460087008100 -8700890087005f0015001a008001230021082300220023000d000e000c00000030001c00 -0b0015005f0087008900930057008700450000000c000e00000134005500810087005a00 -87005f00150000000e01000191009200540035008100920055000c0000000e0000012500 -920088003501880092001d0000000e013d0028002a00420027002a010e0000000b003500 -92008800350192011d0000030b005c008700890093008900870055000b000c0000000c01 -1d009200910035018800920025000c0000000e0000000b00470055008900930057008200 -5d0045007d00b300b400b534d100590385003400a700e70085001900a200970024008d00 -3000970030003c003000a900b401b50059003c0059005800a2003c0059009a0030008b00 -3c0085001d00970030003c00590030019a008d003c00f2003c0030019a00e7003c008d00 -b3003400590024009700b50286005902850059018400b502b400a3003c005900b5049700 -59001d009a00b502e70034003c009700340030003401300034018b00300134008b001d01 -3400b402b5008d001d015900a30034003c009b00b5048400b50535008400590130003500 -3c01300034007800170032004a0000000e0000001d009100880092009400910090002400 -0c0000000e0036002a00270042002a0028003d000e0100001f005c005700890087005700 -5f001f0000000c0100000b004600870056009300810087005b000b000e0100000e001500 -5c0055005700870057008700450000010c0000000b004500870056008700890087005c00 -15001a002300800020000d000f0311000f0110002100010023001000110230001c000000 -15005c0087005a0087005700550045000b0000010c000b00340055008700890187005c00 -150000010b0000000c0090009100940188009200540000000c0000022400900091009401 -91009000240000010b003d002a00270042002a00280036000e000b000c00250090009100 -9401910090001d0000000b000f0000000b0047008700570087008100870047000b000e00 -00022400900091009401910124000c000b000e00000146005f0056008700810087005b00 -4b007d00b300b400b534e70030011d009a003c009701a2001d003c0059003c009700e700 -f2009a003001e200b500b400b501340030001d009700e2003000e700890059008d00f800 -97001d003400320097008b0059008d00e7003400a300e700340097008b003c00e2003000 -e700e2001b003000a300e700b502970085018b008d00850084008d00b503e7003400a800 -b500b400b501b3009a001d008b00e700b500b401b5009a01e7009a003400f20097001d00 -340059003c003000a800590089003400a300b300b500ab00b500b400e7003000a200e700 -b300a3009a00b5058d00b5059c00a300e7013000a8008d00e2003000d0007b0016003100 -4a000b021e0087008f0087009300870124000b010e003d0028014200280027003d000e00 -0c0012001f004f0152005f0047004f001f000b000e0112000b0047015200600052004700 -5d00120100000b0115004f0152005f005200470045000b0012000e001201450047005200 -610052005b00600015001a00230080001a000e0062006303620039000a002f0005014103 -3a001c000b0015004f004700520061004b004f0045000b0000000e000b0145004f004600 -610052004f00600015000e010b0287008f0093015f005c0055000b000e000b010e002400 -55008f01930087008f001f000b000e0012003d0028014200280137000e010b0034005500 -8f0187005c008f001e000e0012000e0012014f00470052006000520047004f000b031200 -1e0055008f008700930087008f0024000e031200470152006100520047005d004b007d00 -b300b400b534970030008b00e70097001d0085003001340259003c00890059003c025900 -e700b5019a001d0085003000590130008d0130003c001b00340085003c005900a3003000 -8500e7013000e7009a001b0059003c008900590030008d0059003c0030005900e700b501 -e8003402590034028600e800b501b30084001d008600b500b400b5028d008b00e700b501 -b402b500b300a70034003c008d00590058001d003c011d0085003000a2001d0085003400 -e7038d001d008600b500b400b501b300b5048d00b507e700590034008500e20035003c00 -8b007b00160032006b002e003e0048017c017d017c006b004b002e006400770064006201 -6e0064006e0175003e0072004b0052005000cc00c2005100500049003900480139015000 -530069006a0152005300480139003e012e005100500069006a0069005100500039004800 -72003e00750049007b006e006a0178007a0049003e00420071004a0064006d006e01dd00 -630070006e00a100640044017700ad0040006401480064004900bc007b007c007e006900 -51006b0072003e023900500169006a01500051004800390148012e005300510069007800 -69005100500048013901480049007d007200c3007c007801490038006400a10064006201 -6e0064006e0175003e0072006b0050006900cc007d0050005200490039003e0048003900 -2e005000510069006c00690053005000480139013e004800520050006a02500049003900 -480072004a0072004b007b006b006a01780150007d00b300b400b534970059008b00d100 -8d0059008400860059008b015900a7008401e70059029700e7029a0059008b008d005900 -840059008600e8008b008900a70084008d008b019a0059008600b500b30034009c009a00 -8b0084008d00a70059018b008d0097018400b503e701b300e702b504b300590084008600 -b500b400b5029b009900b502b400b503a70059018d008b0184008d0084008b0059009a00 -b5008d008400a400b500e800e7018d008401b500b400b506b3008600b501b400b5058400 -59008400a90059018b007b00170032005a003500340025003500c000c500610096007300 -bc005600350059008c00f800640042007401a1007600f8003300580089005f009300bf00 -cb0052008f0046002400250035003400250055005f00610152005f008700250035003400 -2500240034005f008f005200610052005f005500340089005a0058008900570093007d00 -61004b007b00bc00460049005901770170006e0074009f00760077007e00ae009d004400 -43004200710044013c005800ac00730093017500bc00610093013c005601250034005500 -5f005200610052005f009300250034012500340024005c008f0061015a005f0055003400 -25003500340025005600c000a500bc007301bc0054003500590097004200640042007100 -75007700f700f8003500560093005f009300cf00ca005f00930046002400340035003400 -240055005f00610052015f01250135003400240046005f009300610157008f0056002400 -89005a005600890093017d00730072006100bc0052007d00b300b400b535e800b500b400 -b504b300b506e800e7009a00240030015900e700b500b300e801b50be700b50197009a00 -b400e701b519e700b504b400b50db401b500b404b501b300d10035003002b300b502b400 -b512b300b401b500e700d0007b001500320061005400560054019501bc0096006100bb00 -87008e0084008600420064004200f700420074007100840156019501bc00960093008f00 -5500540181005401870093005a00610052009300870054058701520061005a008f008700 -54018a0054008900930095005a009600720093015a004b00890058003e00640070006e00 -2c0032003e007f006400740044009d0041004201440064005800890073005a009500bd00 -72009301bd005500560026008100540187008f0057006100520087015402810054002600 -8f01520061005a0093008700540181005401570095009300bc007300930187008a008401 -420064004200f7004200770042008400810056005700bd009300bc00960093008f005402 -8100540187015a0061005a009300870054058f0093006100520093008f00550054008100 -8a0056008900870093005a009800720093005f0052007d00b300b400b535b400b507b400 -b509b300b502b401b502b400b502b400b502b400b503b400b502b400b516b400b500b401 -b501b400b500e700b507b401b500b400b500b300b500b300b507b400e800e700b500b400 -b500e800b300b401b502b400b50bb300b505b401b500e700d0007b001600320052005400 -560025005600870093005200610057008f00540035013300410064004200740042006400 -420033008000350054008700930052006100570093005400350156003500540057005f00 -5200610072008701340056005400560035005400870093006b0061005200930057005600 -340081003500560057008700520061007200870093004b01590058003e0163012b013800 -6600620037004100430041003601440158014b0193008700520061015f00570054003500 -810034005400570093005a0061005200870093004600540056003500560026005f015200 -61015f008700350156005400350057008700610052005a0087008f005400350133004200 -6400420074004200640041003301350057008700610052015f0093005401560054028700 -93005a00610052005f008700460035005400560025005400870061005200610057009300 -570035015600350056005f0152006100520087005f0052007d00b300b400b535b400b508 -b400b501b401b500b402b504b401b501b402b503b400b502b400b502b400b5019c00a700 -9a009b00a7009900a400b5009b00a900b300990097009a009700a400b5018400e8008400 -99008d00b502b401b501b4009c008600b503990059009a005900b501e7009b005900e700 -840097009900b5088b009c00b5008d009900b505b401b500a300a4009b009900b5009b01 -b5019b009c009b009900a70099009c009a00b500a400a3008500d0007b00160031004b00 -48012e0049005000510079006a0069005300490048002e003e0062006d00620075006200 -6400620048012e004900500051006a015000530049004800390148015000530069006a00 -690051012e00480139014900500051006c006a0069005300490048002e00480139005000 -510069006c006e00500053004800620064004a0048006200630662004000440368004400 -640162004800530050006e0079006a0051005000390048012e0048004b0053006a016900 -500053002e0048012e004801500053006a0150005300500048002e0048012e0050015100 -79006a005000530048022e0062006d006200740062006400620048012e00500169007900 -6a00500053004802310048015000510069006a006900510050002e00390048012e004900 -5000510079006a006900530049004800390148015000530069006a006900510150007d00 -b300b400b560b401e700590034003c0030008b001b008500e7001d009a00850030021d00 -8b00b3003c008d00e700340059008b0059029700a30059008500a3003c0030005900e700 -b300a9003400e2003c0059009a00a900850059003000a30034003c009700b506b4008b00 -5900a900b5009a003c00b508590034003c00300059003c0030008d003c00340032005800 -1b0097001d0059001d00e2003c00590189007b00160032004b004500240146005d015200 -530052005d0047004500320024005600350189005600350056003400240146005d004f00 -52014e005d0047004500240145015d004f005200530052004f005e002401450024004501 -5d015200530052005d00470045002401450024004f015200600052004f00600015000b00 -2a0030000b0012006305400012002900430341013a000a000b0015005d004f004b006000 -4e004f004700240045002401450047005d004e00600052004f005e004501240245005d01 -5200530052005b004f0024014501240047005b005200600052004f005e00460045002401 -56013500890056003500560024004500240047004f005200600052004f005e0045013200 -240145005d004f005200530052004c005d0024014500240146004f006000520053004e00 -5d00470045002401450024005d004f005200600052004f0060004b007d00b300b400b560 -b400b500e70058003400580085013c003400e2001d00340019008c00300019009700e200 -89005900e700b3008601e200850030008b00590030008b003c005900340059008b00e701 -35009900e2003c0059013c0059003c005900a3008d008400b5089a003000b501a3003400 -b504b400b50258003400580059003400e2008500590058003000f800a800590034008500 -8d001d0034001900e20085005a007b0016003200530047004f005b004c005b004f005200 -5f0047004d005b024c00940092009400bd0094024c005b024d004f00520147005b034c00 -47005b005e0047005200600052004c005e005b0047005b014c005b014f00520060005200 -4c005b024c015b014700520061004b004f005e0015000b001c003000000112000e001204 -00000e0011010e02110030001900000015005b004c005200600047005b005e004c015b01 -4c005e005b004500600052004f005e005b0047005b014c005b005d004c00520060005200 -4c005d005b004c0047005b024c004f006000520047005b014c005b019402bd0094009200 -900047005b014d004c0052006000520047005d005b004c005b0147005b005d004c005200 -600052004c005e005b004c015b014d005b004f005200610047005b034c015b005d004700 -5200600052004c005d004b007d00b300b400b561b400e700340085001d009a001d003400 -300097003c0130009a0034008d003c00e7003c009700b300b501e70159008b00e7005901 -e70034008d003000f2003c00e7008401e700970059003c0085001d00b70034008d00e700 -b50a97003c00e700e80085005900b501b300b505340085001d0097003000e20034008501 -8d001d00f2008b005900e700590085003c003400e2003c0098007b001600320052005b00 -4d004c005d005e004700520060004f015b014c018f00940054008a005400940090005b01 -4c005d005e004700520060004f005b004d005b004c015b025e004b00600052005e004d00 -4c004d005b004c015b005e004c00520060004e004f005b014c004d005b004c005b005e00 -450052015e005b00150000001c00300000000e000c020e0000010b0000020c0100023000 -1900000015005d005e005200600052005d005e004c005b014c004d005d005b0052025d00 -4d004c005b014c015b005d005b004b0061004b005d005b004c015b014c005d005e004500 -52014f005b004c005b014c009000940054008a00540094008f005b014c005d005e004500 -52014f004d004c005b014c005b015d014b0060004b005e005b004c015b014c005d005e00 -4700520060004f005b004d005b004c015b025e004b00600052005e004c004b007d00b300 -b400b55cb400b502b400b5008d00300059003c0134008c003002590030033c00f2003c00 -9700b500b400b501970030015900e700350030008600e700590030008b009a003500e800 -e7018401e700850030003c008400b5038d003400b5048d0030018400b5003400a300b300 -e70024009c00b300b5028d00300059003400f200590030008b0059003c0030008600aa00 -3001aa0034013c003400e2003000e2007b001600320052005b004c005b014c0047005200 -600045005b014c015b0090009400240034001d00940091005b0047005b014c0047005200 -600045005b0247005b0147005b004f004700600052005b004c005b014c015b014c015200 -610045004f005b0047004c005b014c005b004f004500610052004d004f0015000c001c00 -300000000e0000000e0000020e0000020e0000000e010c000e0030001c00000015005d00 -5b005200600052004c015b014c005b014c015200600052004c015b0147004c005b014c00 -5b00520060004e005b004c0047005b014c015b004c00470060005f0047004c005b014c00 -5b00910094001d0034002400940090005b004c015b0145006000520047004c005b014c00 -5b014c015b00520147005b004c015b0147005b014c0047005f00600045005b014c015b01 -47004d005b004700600052005b014b007d00b300b400b523b400b537b400b505e700b502 -b400e700b504b302b50199005900b501b401b501e700b506e700b3003c00b300b506e700 -b5058400b300b505e701b5008d008400b300b5008d01b509b400b500b400b500b400b500 -b300b501b400b500b400e700b500e70059009900b3007b0017003200610047005b014c00 -5b005d0052005f0047005d004c015b018f009400240034001b0094014c004d005b004c00 -4d005d005f00520047005d004c015b004d004c004d005d004c005200600052005b005d00 -5b014c005b014c005d0152005f0052005b004c015b0147005b005d004c00520060005200 -5b005e00150000001c00300000000e0000000e0000020e0000020e0000010b0000013000 -1c00000015005d004c005200600047005b004d004c015b014c015d004500600052005b00 -5e004d004c015b004d0047005d004f005200600052005b004d005b014c015b004d015f00 -6000520047005e005b004c005b01900094001b003400240094008f004c015b004d004c00 -5f00600052004f005e005b004c005b014c015d004f005200600052004c005b024c005b01 -4c005b005f01520047005d004c015b014c005b005d004c005200600052004f005e004b00 -7d00b300b400b51cb400b549b400e800b50ae800b502b401b502e801b507b400b503b401 -b502b400b503b300b50bb400b509b400b500b400b500b400b501e800b400b501b400b501 -b401b501b300d1007d001600320052005b014c005b005d004f005200600052004c004d00 -5b004c019000920094009500940191005b014c005b005d004700520061004f005b004d00 -5b014c014d005e004c005200600052005b005e004d004c005b004d004c005b005e004f00 -5200600052004c005d005b004c015b015d004c005200600052005d01150000001c003000 -00000e0000000e0000000e0000020e030c0000010c00300019000c0015005b0152006100 -45005b005e004c004d005b004c015d005b004500600052004f005d004c015b004c004700 -5b005e004c005200600052004c005d005b004c015b004c005b014e0052014f005b004c00 -5b014c009100940088009500900092008f005b014d005d005b0047005f0052004f005b00 -4c005b014c015b005e0047005200600052004c005e004d004c004d005b004c005b005d00 -4f0052005f004f004d015b004c025b005e004c005200600052005b005d004b007d00b300 -b400b51f9b00b502b400b555b402b501b401b501b400b506b401b503b400b502b300b50b -b400b518b400b503b3007b001500310052005d0047005b005e005d004700520060004700 -4f005d004f0047005b0090009401bd00940191005c0047005b005e005d00470052006000 -47005b005e004f0047005b005d004c005e005d004700600052005d005b015d004f004700 -5b005e005d004c00520060004e005b005e005b004f005d0147005e005d00450060005200 -5d004c00150000001c00300000000b002801170128010a000e0011002902270129003a00 -1c00000015005d01520060004e005b005d005b005d004c005b005d014c00520060005200 -4f004d005b005d004c0047005d025b00520060004b005d0147005b005d005b004c005e00 -5d0045005f0052004f004c005d0147005b0091009401bd0094018f005c004f0047005e00 -5d0045005f0052004f004c005d0147004f005d005b005d005b005200600052005d014700 -5b005f0047005b005e005d0047005200600047004c005e004f0047005b005d004c005d01 -4b00600052005d004c004b007d00b300b400b51f59008600b541b400b503b400b500b402 -b506b401b50ab400b523b400b505b400b500b400b500b400b500b400b500b400b503b400 -b500b400e800b501e700b3007b00160032004b001f0245004f00520061007b004b006000 -45001f01320031027100320245001f0045014e00520061014500600045001f0447006000 -5000530050004f011f054e004f0053015000600045001f0345016000520053006b004f00 -6000180017002c003a0017016d0070017f006d0070006400f800410043019d0141004300 -3a002c001700180060016b007b0052004e00470045001f0347004f005200530052004700 -5d001f054e006000520053005000600047001f0445004f00520061006b004e0060004500 -1f0132023100f800320245001f0045014f0052007b0052004e004f0045001f0447006000 -5000530050004f0047001f04450047004e0053014500600045001f034500470061004b00 -53004b005f004f004b007d00b300b400b514b401b505b400b500e70034009c00b501b400 -b59cd0007b00160031006b002d002e027d00cc007d017200be004b002e00720075007400 -6d0062006e017e01740031007500450052007800d901510053004b002e04520050006a00 -79006a00520053002e0039002d00310039002e0053016a0253004b002e004a0072004a00 -72004b00be006b007a006b007300be00490048003e0064006e0077006d007001dd006d00 -70007f00ad007700440176007700640068006400480075007200bc0061007c007d004b00 -52007b004a012e024b0053004b0079006a004e00610048002e032d00530052006a007800 -6a00500052002e044900ca01cc0072007b0145002d007400a10064006d00620074006e00 -7e007700720031007300490052006b00db00ca005000530045002d0039002e0252005000 -6a0079006a004e0052002e012d002e02520053006a01500053004b002d004b0072004a00 -720052007d006b0079006e005200be0050007d00b300b400b514b400b508b30035009c00 -e800b500b400b59cd0007b001600320061008100560081005600c900b0009600cd007300 -bd0087009b008400b900710064004200f7007100ae00f700970081009b00890095009300 -af00e10061008f0087005400560087005601870093005a00610052009301540081035400 -8700930072006101870156008a00c9005600a7008900c100730096007200bc015a004b00 -89005800750177006e004200f70042007e007700ae0074009d0042007100740064004400 -59008900e10098009500c1007500af008900bd0089015600820054005600870161015200 -930087005700560182005700540087009300520061005a00930087005601810056015700 -d200a500c0009601bd0089008d01b700710064004200f7007400ae00f700970081009c00 -890095008900e100cb009300870154005600820056005400870093005a00610052009300 -870056018100560054005600870093005a006101870156008e009c005a00b0008900c700 -730096007300bc00930052007d00b300b400b51ea3003400b502b400b59cd0007b001600 -32005700810054002500540087015f0061005a008f005400810080013b00640042007100 -420141003300800025005400bb0093005f00610057008f00540126008100350054005500 -8f005f0061005a009300870025005402260054008f01520061005a008f00540125008200 -26003500550087005f0093005a0093008f0046004b0089003c003800480063010a001100 -3f00670062003d004100440041000a00270044013c0089004b0046008f0093004b006101 -95005500540026008200250054018f0061015a008f0125005402350187008f0061015a00 -8f005500540025008200540025005500870093005f005a00930087005400560080002300 -3b00640042007100420064003b00800126005500bb0093005f00520093008f0003002600 -540387008f00610287012500260082005600250054008f008700610157008f0054003500 -260081002600540055008700610073005a0087005f0052007d00b300b400b516b401b504 -b30035008d00b502b400b59cd0007b00160032004b0032013000460055005f0052014b00 -5f004600320030002f003a006400400074004000640040002f0030002400460057005200 -53006b004b005f004600320124003400320046005f004b0078004b005f01240032022400 -340047005f0052014b005f004600320030003400320146005f00520061006b0055005f00 -48004a003c0059003e01630062003e0040006200660062003f0041004301410144014200 -4a01450060005700720061014700570032023000320046005f0052006100720057005f00 -2400340124003200240047005f00520061004b005f004600320031003400320024004600 -470052006100520057005f00340130001d003a0064017400400064003f002f0030003200 -460055005200610072004b005f00340032012400320155005f005200610052005f005500 -3201240032002400460047005f0052014b005f004600320447005f00520061006b005f01 -52007d00b300b400b510b400b504b401b502b400b500b400a300e800b505b401b500b400 -b500b400b594d0007b00160031004b0031003e0031004a00520053006a016b0053004900 -31003a003e0062003e01740040003e0062003a003e0031004a00520053006a0150005300 -490031003901310150016a0079006b005000530031003e013a00310153016a0150005200 -4b00390031034b0052006a0078006b00520053002e003e005800f8003a003e0063056200 -3e004000440564003e0039004800510050006a007900690051004b003900310039003a00 -31004b00530069006c0069005000530031003e00310353016a0078006a00520050003101 -3e0031014b005200530078006a0050005300480031013a00620040003e00640062003e00 -620039003e0031004b005200530078006b00500053004800310039002e00310152005000 -6a0079006900500053002e0031013e0031004900520053006a0150005300490031003a00 -3800310150016a006c0069005000530050007d00b300b400b518e701b500b402b503e800 -b59dd0007b00160032004a000b021e0087008f00940093008f0124000b000e0136002800 -2a00420028002a00360011000b01240087008f00940087008f0124000e000b000e010b00 -03009000870094008f020b0000000e0012011c008f01940087008f0134000b0000010b01 -34008f0294008f00870013001900330080001a0011003e013f003e022d000e002f000501 -410036002f0036003a001c000e0015004f01520061004b004f0045000b000e000b024500 -47005200610052004f00470015000e010b0287008f0194008700940054000b0000000e00 -0001240087008f0094018f011d000e0012000e003d0027002b00420027002a0036000e00 -0b01340087008f0094018f011e0000000e010b0147005b004b005f004b004f0047000b00 -0e0212001e0087008f0094018f0124000b0000010e000b0045004f004b00610052004f00 -4c004b007d00b300b400b512e800e7003c00e7018d0034003000a900b400b500b400e800 -b300590099003000a200e70559009700b594d0007b00160032004a0000021d0090009201 -94009200880024000c0000000e0036002a00290042002a0029003d000e01000024008800 -920194009200880024000b0000000e000b00000054009204880000000c0000021b009100 -920194009200910035000f000e00000235009100920094009201910019001a0023008000 -20000d0010000f0310000f001000210022002300100000000f00100030001c0000001500 -5c008700890082008100870045000b000c0000024600870081008200890087005c001500 -00000e0000000f01880092029400920054000c0000000e00000125009000920194009200 -900024000c010e0036002a00270042002a0136000e000001250090009200940092018800 -1d0000000e0100000b0047008700890087008100870047000b000e0000010c0024008800 -9200940192009100250000000e010c000b004600870084008700890087004f0045007d00 -b300b400b512e70034008400e70085001b001d008b00e700b300b500b400e70059008b00 -e7001d0030003c00e200340030003c00e70097003c00b594d0007b00160032004a000b00 -00011d00920091001d018200920025000c0000000e003d0027014200280029003d000e00 -00000c002400920088001d0188009200250000000c000e0000015400920026001d002500 -9200910000041b0092011d0182009200350000000e0000010c005400920054001d019201 -19001a00800123002200010023002200230022000100230001002300220023000f000002 -30001900000015005f0087005a0087008100870046000b0000000e010000460087005700 -87005a0087005c00150000030b009400920024001d002600920054000004250092008800 -1d01880092001d0000010e003d002800290042002a0029003d000b0000000c0025009200 -82001d01880092001d0000000b0000000e000b005500870081009300890087005b000b00 -0c010e000c001d00920088001d0188009200250000030b00460055008900930081008700 -5d004b007d00b300b400b512e7008b005900e700a7001d00e701b502b400a7003400e700 -a3003400a8003000b300850030009a00e7008d003c00b506b400b522b402b50eb400b501 -b400b50fb404b50db402b501b403b500b401b520b400b502c8007b001600320045000b00 -00011d00940088000c0181009200250000010e003d0027002a00420028002a003d000e01 -00002400910088000c018200940024000c0000035400920025000c001b00920088000002 -0c0000001900910092000d0154009200350000000e000c0000013500920035000d019200 -910019001a002300800022020106220123000c000e000c0130001c000000130055008200 -5700930057008700450000000e0000000e00000034005500810093005a00820055001500 -0e0000020b00910092001b000c0025009200540000000e000c0000000b00250091008200 -0c01880091001d000b0000000e003d0027002a00420027013d000e010000250092008100 -0c000d00880091001d0000000b0000000e000b0047008700810093005700870046000b00 -00010e000c001d00910088000c000d0082009400250000000c0000010b00460087005700 -9300810087005b004b007d00b300b400b5128d0030005900a700890030008d00b300b502 -d400a3003400b30059003c008b0034009700190059003c00e8003c009700b506b400b507 -b407b527b400b523b400b513b400b515b400b502c8007b00170032004a0012021d009101 -250024008800920025000b0112003601280042002a01360012000b012400920088002400 -25008800910025000c000b02000003009200540025002600920088000b0200000e001b00 -91009200250182009200350000000e000b02350092008200240025009200910019001000 -33003b0021092300210020000b010e000b0030001c00120015005f008200890093008100 -870046000b000e000b0246005701930089008200470015000b010e0012000b0088009200 -260025005400920003000b0000000b000e0012002400910088002501880091001d000b02 -360128004200280036010e000b012500910088002501920091001d000b0012000e010b00 -470057008902550046000b000e000b0012000b001d00910125018800910024000e010b02 -460057008100930089008700470050007d00b300b400b510b400b5008d0084005900a700 -84018d00b503b400a7003400b3008d0086008d0084009700850089009b00a3003400e700 -b501b401b549b401b50fb400b518b400b503b400b510b400b502b3007b00160031004b00 -48003e0039004a00900088044600390262026e006201630048003e002e004a0088054600 -3e003901480039005500910088042e003e00480039014a009000880456003e0039003e01 -390057008804900031006201640039004800390038003e0138003e01390038003e013901 -62003e0064006201480049005a00890059015a00480039003e003901480049004a005a00 -5900f80059004b0039013e0039003e003900900088039200550039013e01390057008f00 -910088033400390262026e0062023e0039002e005600880532003e0138003e0039005000 -57005900890059005a00500039013e012e004a0088039100880046003e0039013e014900 -5a0059005a0059005a0050017d00b300b400b513e700b502e700b505e7008600b400b500 -e800b500b400b500b301b4008d009c00b503b402b501b400b518b400b504b400b515b400 -b50db401b50fb400b506b402b500b402b50ab400b503b400b510b400b501e700d0007b00 -160032004b00120017011e00540181005600810035003200120017002800620063017000 -630162000a0017011e005402810054002600240012001701160017002500540281005401 -170112001701150054002600810056008100540024001600170112001700240054008100 -54008700350054002e0038013e0139002801480062034900620463013e00380217001200 -3d0037011200170112001702160017002c0037003f001200170028000a01170112005401 -810056015400240017010a001701240026005401810054011f0012002801620063017000 -630140000a0117002400350081005400810054011f001200280017010a00170137002d00 -3d00170012001701120017011e003500540081015400260024000a001701120017023700 -2d003f00120017004b007d00b300b400b51ee701b501e800b500b401b300d100b500b400 -b300b509b300e701b503b402b502b400b50fb400b507b401b502b400b500b400b500b400 -b501e701b500b400b504e700b508b402b503b401b500b400b505b400b503b403b501b300 -b500b400b521e700b500b400b500e700c8007b00160032004b0017002c000a002a002c01 -3a003e003a001c0128002d00420062006f0063007f006f0163002d002c001c002d001700 -2a0042003a002d00160017042b0016001c002d003d003700170113002a0017031c001600 -3e002c00370017011c012a002c003100170030003a002c003e00f70042002d0039004800 -3e0148002d002c0049006e0064007f006200770063027f006d00660063003e0148003900 -2c002d0040003d0117004200f8002c0116002a0028000a003d0037003f00170416002800 -17001c0017003a002d0117032a0117012c003a013e0031001c0017013a003e0063006f01 -7f006d006f0062003a002a002c0117002d004a003a002c00160017012c00160028001701 -280037003d0037002a0017032a000a0017012c003800370116001c0017002c0017002c00 -3a000a003a0037003d00400071004a0049007d00b300b400b514b400b501b400b503b400 -b5009a009701b3009901a900b4009a009700e700b500b30097009c00a3009702b300b502 -9a009701e700a30099009700a700b50097009a019700a7009700a3009702b300e7009c00 -860085008d00e700b500a4003c009900b5005900a700b300b500b400b500b400b509b401 -a70097008500b500b400b501b400b50097009a00b504840099008d00e701b50ca3005900 -e70197005900e700b300b500b401b500e700a3005901a90086008500b50c840097008d00 -b501b300b50b9b005900b50197008500d0007b00160032004a0017002a000a0028004201 -710042022a002c00420163006f0063006e006d0070006e00f8003a0058003a002a002b00 -7700740037000a002b0017010a00170112002b0037013f0017002a0012002a0017002800 -17020a003f0037003d000a00170131004201f8002c00f8003e0037004000710042002d00 -390048003a006e013a0042006400dc00480075007200ad00700063006400770064006f00 -63003e016e0072004a004200740071003d002c003a013200170012002a00280017003800 -2b00400028010a00280017001200170128000a003d003800370028000a0017000a002a01 -16002a003a0074007100420217001c007100420063006f0063006e006d00700064007100 -3a0058002c002a003700770074002b000a0017012a001200170228003700380037002b00 -17010a0028002a000a002a001700280037003d01120017013a004201f8003000f8003f01 -400042004a004b007d00b300b400b511b400b501b400e800b500b400b501b400b501b300 -340032003000850034003000a300b50059000d00e700a30030003c001d0059001b003400 -1b00a700b501e8003c00300032005900860030003400970034003c00300059001b009700 -1b003c0034001b001d009a00a3003500a3003c015900e2013c008600b50030008d005900 -9c00b500b400b500a4009a01a3019a01a700b502b3008d0030005900b500b400b300b400 -b500860034001d00a700b401b500b300340059008b005902840059008501a3009a005900 -8500e7008d0059008b00a2001d00590097008d0030005900a300b300b5028b0030018b00 -860059003000b505a400b504a900340059008d0059029700590084005900a30097005900 -8b00e7008d0059008d009a003000590097008b00300059007800160031004b0012001702 -2c003a0042023a001c00f8002d004a0063006f0062006400620070006d0042002c003200 -3a004a003a00420064002d0017011200280017001200170128003d003700380016001702 -1200170113000a00170040003600370017000a0017014a001c004a003a0042003f007400 -40003a002d0038024a0048013a016e0077003e0042003e006e0063007f003f0071003a00 -63006d004a0038003e00480031003a00640042003d0071002c0042000a00280017010a00 -170037013f000a0017010a0017012800120017013f0037003d0028001200170116001702 -2c003e004200640042003a002c00420031003a0063006f00620064006200700063004200 -2c004a003100f8003a0042006400280017011200280017010a00170028003d0037003d00 -170016001700280012002800170116002b003f0037002c0017010a002a003a002c004a00 -3a0042003f00760040003a002c004b007d00b300b400b511b400b501b400e800b500b400 -b503b400e7003400580030008b0058008d00b300e70034003c008b003c009700e7009700 -a8001b0030009700e700b501e7003400580032008500e7003400a8008b005900a8009701 -190030003400f8008c0058005900e7003c009700e700340059003c005900b7003000e701 -1d0030008b00a700b50259003c0259003c015900e700b502e7003400a300e800b400b500 -b400b500a90034003c00b300b401b500b30086008b00e200850030008b0058001b003000 -340130008b0034003c00340085003000850030008b001d00850034005901e700b5029700 -1d008b00a7008b00a3008b00b504a9005900b504a40086008400e700590030008b008500 -3c0034008500590034008b0030003c00340085001d00850030008b00300059003c005800 -6b00170032004b0017002b001700280017002b003f0037010a00170128002b0062006f00 -6200640062006f00630027002a0017002a0017002d003f00370117002c00170128001702 -2c003d013f0017002a0017002c0017032a002800400037003800280217002c0017002a00 -17013d013f000a002c00380039003e032c00280062012d0138006d00630138000a016301 -48003e00390038002b0027003f0037003d00280117012c0017002b0017013d013f001700 -2a00280117012c000a002c0028003f0037012c0016002a00170228002c00160037003d01 -2b0017002a0017002c00280063006f006200640062006f0062002b00170028002c000a00 -38003d012b0028002a0017002b0017032a003d022b0017012b0016002a0017002c001700 -2c003f00370117002a000a001c0017012a0017002b003d013f000a00170049007d00b300 -b400b50eb402b502b400b505b300b400a300340085008d00e2003400a8003c0058003001 -f8003c008b00a3008d005900850059008b00e700b501a700340059001d00a8009a003400 -e20059021b0058008b0085005900e7003c009700e700b3003000e700b3001d00e2008900 -59009a003c00e7008b0034003000a300b502e8003002590030028b00e700b400b500e700 -a8003400e700b500b400b5028b008400e700b506e70059008b00e7008500590030005800 -30008b00a80030001d003400320034018500a8003201e20059008d00e700b501e7008b00 -3c00e700b300b400b300b505b400b50958008d00e700e2003400a300e7003c008d00a800 -30001d00320134018b00a80034003000e2003c006b00170032004a0017000a000e001701 -270037020e00170028000a0162006f0170006f0163002800170012001701280037021200 -27000a02170100001700370228001700120017010a001200170112003d0037010a001701 -120017000a0112001700370028003f00170016002d0039003e003a0038003e0017001200 -64006d016e006d0070006f00660163016f013a003e012d00170028004000280037001700 -0a00160017000a000b001701120038002b003f0028001600120017011200170212003d00 -370036000a0017000a0012001701120017012c0028003d002b0012000a0017010a006300 -6f0170006f016200280017000a0017000a002c0028003d002b000a011701120017010a01 -370136002800170012000a0017010b0017010a0036003701120017010a00120017010b00 -1700370217014b007d00b300b400b517b400b504850030005900e700590030013c003000 -5900580030009a0034018b00300134008600e7028b003000590130025900e7003c003000 -8500340085003c0059008d0030003c00b300b5002400e7008b003c0030003c0097003001 -59018b0059003c00b503e700d100b300d100e700b301b402b300a70030015900b300b503 -8b008d00b501b400b5049700300159003c00590030005900f80034018d009a0030018500 -34003c0034008d0030008b0034008500e700b501e70030018400b500b400b50684008d00 -b5078d003001850130018b00a3003401970130018b0034003c0034008b0030008d003200 -7800160032004b0017002c0017002b0017002c003f003d00380028002c002b0263006f01 -7f006f01630028002c0017002c0017002c003d0217002c0017002b002a002b002c001700 -2c003d013f0017002b0017002c0017002b0028012c0028003f0037003d00280017002c00 -17002c0017002c00280017003d00370040000a002c00380039003e0248002b0164006d04 -630366006f013e0139012c00170040003700380028012c0017002c0017002c0028013d00 -37003e0028002b0028012b0028002c0017001f001e0032003101240019002c0017002b01 -28002c0017003d0037003f002c0028002c0017002c00280063006f0170006f0163002b00 -170028002c0028003a0037003f002b0028002b0017002d0017002c0017002b013d022c00 -17002b0128002c0017002d001c003100320030011e001c0017002b002a0028002c002800 -2c0037013f0028002b004b007d00b300b400b516b403b501b400b502b400b300b50ce700 -97003c0034015900e703b500b300b502e800e702b502e701b500b30084009700b500e700 -b500b300b502b300b400e700b503b400b501b400b500b400b501b402b502e702b502b300 -b50be701b300b501b300e700b300b502e800e703b5059a0034025900e701e800b500b400 -b511e700b500b301b500e700b300b400b502e700e801e701b501e701b500d0007b001600 -31006b002d003e0139002d003a00420030003a00310138003e0162006d0062006e006300 -6f0062002d0039022d003a00420030003200310039002d003e012d00390131003a003200 -42001e002e0039003e002d0039003e0038003101420030003a0031002e0038003e013800 -3e003900310042003a0042001d003900620048016400620048003e01380039003e012d00 -3e0562016400480149002e001e003a004a003a003000390138003e0139002e0031003a01 -42001d0031003e00380139003e002d00880554002e00390038013e0039002c003a004200 -3a003000310039002d003e01630162006e0063006d00620038013e0039002d0042004a00 -3a00300031003e002d00390138013900310042003200420031002e003e012d0039003e00 -340087008803820056002d003e013800390031013a003200420030002e0050007d00b300 -b400b513b400b500b401b501b401b502e800b500b400b501e800b50bb300a302a700b50e -b400b501b401e801b400b501b401b502b400b502b400b500b402b503e800b51bb403b502 -b401b509b300a302a700b503b400b513b400b503b400b506b401b503d0007b0016003100 -49000a0116001f005f00570089008a0089005700310016010a003d002b00370042003600 -37003d000a0116001f00570189025700310016000a01120016004600870089028a004700 -16000a01160118005f00870089008a008900570045001600170016000a00160045005700 -810089018a00470018001600300034001b031a011b061602170031002c000a0018005f00 -8a00890181008700450016000a0216004500570089028a0057001800160113000a001600 -88009200880082008800920054000a02160131005701890257001f0013000a013f002b00 -370042002b0037010a0116003200930057008901820057001f0016000a00170016014700 -8700890093008901460016010a02240091009200820192009100250012000a0116001500 -4500570089028200470050007d00b300b400b50cb401b506b400b5009a01b500b400b505 -b400b520b401b501b401b507e800b501b400b505b400b526e800b402b531b401b500b400 -b503d0007b00160032004a0000010b001e00550087025701240000010e0036002a002700 -42002a0137000e0000011f0055008702570087001f0000010e0000000b00460087008900 -8700890082004f000b0000000e000001150047008200890093005700550034000b000001 -0e000b004500550057008700890082005c0015001a003300800023010100230022012300 -0100230022002300220023000c00000230001c00000015005c0082005700870081008700 -46000b0000000b0000014500870057009300890087005b00150000020e000b0088009200 -1b000c0025009200030000000b0000000e000b0024005500570087008900570055001e00 -00010e0036002a00270042002a0136000e0000000b002400550057008700890087005500 -1e0000000e0000000e000b0047008200890087008900870047000b000c0000000e000c00 -1d00910088000d0182009100250000030b004600570089009300890087005b0050007d00 -b300b400b50db402b501e700a3009a00b300e70059003400b500b3009a00a300a700b300 -9a00a300b500b407b501b403b503b407b507b400b538b403b50ab400b51db407b50cd000 -7b00160032004a0000021e005c00870257008700240000000e013d002701420029002700 -3d000e0000011f005c00870257008700240000030b004700570081009300890087005e00 -0b010e00000115005f0087005a0087005700870046000b000c0100000b00460087005700 -8700890087005e0015001a008001230101002203010022012300220023000d0000023000 -1c00000015005c0082005a008700570134000b00000334008700570087005a0087005e00 -15000c0100010c00910092001b000c0025009200540000000b0000000c01240087005700 -87008900570087001e000b0000000e003d002a00270042002a0027003d000e0000000b00 -2400870057008700890087008f001e000c0100010b005c00870089009300890087005b00 -0b0100021d00920088000d000b0082009200250000020c00000046005500570087008100 -87005e0045007d00b300b400b50eb401b500e700590034013500e70085005900e7008900 -34003000590034003c0030009700b509e800b502b403b502b402b551e800b503b402b506 -b400b50fb400b502b402b50cb400d0007b00160032004a0000021e005e00570087018100 -8700240000010e003d0027002a00420027002a003d000e000c0000001f008f0087035c00 -240000010c010b004700870081008700810087005c000b00000315005e00870089008700 -81008700460000020b01460087008100890187005c0013001a00800101001a0720002300 -220023000d000e010000300019000c00150055008200810087005700870045000b000e01 -0c0000003400550089008700890087005c0015000e0000020c0092018800820088009200 -54000c0000020b0024008f00570087025c001e0000010e003d0027002a00420027013d00 -0e01000024008f00570087025c001e0000030b005c00870089009300810087005b000b00 -00031d00920182019201250000010e0000000b004600870081008700890087005c004b00 -7d00b300b400b50fb400b500e7001b0030011d00e7003400a300e7003c0030005800f800 -1b0030001d005900b504b402b508e700b51cb400b518b400b52eb400b523b400d0007b00 -160032004a000b0000011e005c0046005700930057005500240000010e0036002a014200 -28002a0036000e0000000b001f005c00540057009300570055001f0000010e0000000b00 -46005c0057005a0057005c0047000b000c00000215005e00550057009300570055004500 -0c0000010e0145005c005600570093005c00470013001a00230080001a00000012011101 -12010e000d0021002200230010001101100030001900000015005c015a00930057005c00 -460000020e0000004500550057025c005b00150000000e00000288009101940091009200 -030000041f005c00560057009300570055001e0000010e0036002a01420027002a003600 -0e0000000b0024005f00460057005f0055011e0000000e0000010b004700550057025f00 -47000b00100000021d009102940091009000240000010e0000000b0046005f0057025c00 -4c004b007d00b300b400b511e7003c0032003000a2003c001900300097001d0030018d00 -34015900e800b401b509b400b515b401e800b508b400b50eb400b505b401b505b401b50a -b401b503b300b500b401b500e700b401b502b401b502b400b500b402b50db400b504b400 -b502b402b504b402b500b401b501b400d1007b00160032004a000b000e011e0047004f00 -61014b005f001f0012000e002a003d0028002700420028013d002a000b00300032004700 -4f00610145004f001f000b010e000b0145004f004b0061004b0047005b0012000e010000 -1200150047004f00520145004f0045000b000e021c0045005f004b0061004b0047005d00 -1500190033003b001a0012006d007000630070006300700006003a004100050043009d00 -43023a0017000b0015005d005f0072007b005200470045001c0000000b000e000b004500 -4f0045006100520047005d0015000e010b0012000b0055005c005f0157005c0046000b00 -12000e0012000b001f00470052006100520046005f001f000b0000002a003d0036002800 -42002b0028003d002a000e0031004500470052006100520047004f001e00120000010e00 -120047004f004b0061004b0047010b000e010b0012001f0055005f0246005c001f000e00 -12000e011c00460061004b0060004b0047004f0050007d00b300b400b512e700b301d100 -b305e701b301a900b501b401b508b400b515b401b501b401b510b407b50bb402b514e800 -b51cb400b503b400b513b400d0007b00160031006a00310048027d00ca017c006b007d00 -4b003100720077006e006d0062006e017f007e0075003e006400720050006a00cc00d900 -6a00510050002e0048013100480050016a006c006a00500053004801310048012e005301 -69006a01510050002e004a0072004a0075004b006b007c006c006e007b007d0049004800 -710074006e016d007000dd0170017f00e60077004401760009006801740049006e007200 -be0072007c007e006b0052007c004a013e0048014b00530050006c006d00500079004800 -39003e0048012e00530051006a0079006a005001480139003e00480049007d007e00d900 -7c006b007d00490031007200ad0064006d00620077006e007e0175003a00640072005000 -6b00db007e005000530049002e0048013e002e0051016a006c006a005000530048013100 -4802520053006a015100530050003100640072004a0072006b017c0079006e006b007d00 -50007d00b300b400b510b400b503b403b500b400b501e800b500b401b502b400b510b400 -b504b400b508b401b500b401b508b403b513b401b505b400b511b401b50eb403b50db401 -b507b403b508d0007b001600320061005700560054005600c700cf007300bf0096009500 -57008b008400a80071006400420074007100ae0076008c0059008e00890095009300af00 -db0061008700570056018200560187009300610052019300870054005603540093017200 -61019300570056008a009c0059009a008900bd007302bc015a004b005a00580077007500 -77006e004200f70074007e007f00ae009d014100710074004401f801da0096009500c000 -750096006100950089015600870054005600570093006101720093015400560181005600 -350087009300520061005a009300870056005400810056015700e300a500960198009500 -870089008600a0007100640042007401ae00f7008c0084008d00890095008900e300ac00 -9300870057003500560081005601870093005a0061005200930087005605870093005a00 -61018700570054008e009c005a009a008900bd00610096007300bc0152007d00b300b400 -b511b400b509b400b501b300b501e701b400b507e702b506e700b501e800b508e701b503 -b400b500e700b506e700b507b401b502b401b503e701b506e700b501b400b501e701b505 -b401b501e701b300b500b402b500e700b507b400b505e700b51eb400e701b501e700e900 -7b00160032005700810054002600540093026100890094005400810080013b0064004200 -f7004200710042003c0081002600570093027b005f008f0054028100540187008f006101 -5a0087008f002600540081005400260054008f016101570087005500540026008a005400 -56008700bb0093007b007200930146004b0089003c00380062006300640027002a003f00 -700063003f004100440041002a00360044013c0089005a005600bb009300720093006100 -950055005400350082002600540055008f0061005f0052008f012600540487008f005200 -610057008701540026008100540026005500930273009300940054008101800042006400 -420074004200640041005900800054008700bb009301730093008f00540587008f005700 -610057008f0087002600540081005400250054008f00930061015f008f00540282005400 -56008700bb00610073005a009300870052007d00b300b400b51cb400b50059005801a300 -590058009c00b50084005900e7018d005901850058015900a400b50285005801a3008b00 -59019900a300590185005800970058008500590058005900a300e700860084003c008900 -e700b500a3001d008600b5003000a300e700b508e701b500b400b5028d0058003c00b504 -a7005901e700b502e7003c008b008400e701b500d100b304590030005900e7005900a400 -b50089003000b50159003400b504e700850030003400a3003c01b50be70035008b008900 -e700b300b401d100b300b501f200590024005900e7005900b300b50084003000b500d100 -590034007b00170032004b0034012400460055005f00520061004b005f00460034003000 -2f003a0064003e0074004000640042002f003300320046005f015200610057005f005600 -24003200340255005f005200610052005f0124003404550060006b0061004b005f004600 -34003200340246005f005200610072005f014a013c0042003e0163013e003f0062006600 -62003d004100430041013d00440142003c004a00450060005f0052006101570134013500 -2400340057005f0052006100720055005f00340424005f015200610052005f0055003400 -320034013200460055005f006100520057005f004600340033002f003f00640042007400 -400064003f002f00330032004600570052006100520057005f00340555005f0052006100 -52005f00550034033200460055005f00520061004b005e00460034003200340257005f00 -5200610052005c005f0052007d00b300b400b517b404b500e7003c00f800580059013c00 -a700e70085001900a8008d0034008d00300097001d003c003000b300b501e70059039a00 -340059009a0030008d0034008b001d00970030003c0059003001a3008d005900e7003c00 -240034009a00e7003c009700e7003400590030009b00b50284005902850059018400b503 -a3003c008500b500b400b5028d0059001d00a300b502a90034003c009a00340030003401 -2f0034018d00340019003400e20059003c00f200b500a7003400b500e7009a003400b501 -b400b50159001b003000a200590085003400b504a9008400b501b400b501a70034003500 -a300300134005900300034003000970034001b003400e7003c01e700b500a3003400b500 -d1009a003c007b001600320050002e0039002e00490051016a016900520049002e013900 -62004801720048016200480031002e004900500051006a01690051004900310039002e00 -31002e0050005100690079006900500053002e0048012e003100480051016a0169005100 -4b0048002e0031012e00500051006a0169005000530048014a0139006200630562003e00 -400044036400440042004a00480153005000690079006900510050002e0031002e014800 -49005300690079006900500053002e00310048002e003900310053005100690079006900 -530050002e0148012e00500151006a015000510048012e01620048017200480162003e00 -48002e004b00500051006a01500053004800310039002e0048015000510069006c006900 -510050002e0248002e004900500053006a0169005200490031002e0148002e0050005100 -6900790069005000530050007d00b300b400b51de7003002a2003c00a20097009a001d00 -3c00f8003c009a00e700e20097003001e700b502e70030011d009700b3003000f2005900 -85008b00f8008c002f0034019700850059009700e7003400a300e7003200a20085005800 -a8003400e70119003000e200b5038d0085018b0185018d00b503e7003000f200e800b400 -b50297001d008d00e700b400b501b3009c00a300e70097003c00e2008d00300034005901 -8b003c00e701e2003000e700b5008b005900b500e70059008b00e800b401b5019a003000 -e200e7009c00b500a300b5059900b504a900a301e7008b003c00a90097005901a3009a00 -85005800e701e2003200e700b50085005900b500b30059008b007b001600320052004701 -46005b005d004f00520053004f005d0047014601870295008702470145005b005e004f00 -520061004e005d004c004700460147015d004f005200600052005d014601470046015b00 -5d015200610052004f005b004700460147015d015200530052005e006000150012002a00 -30000b000a004000620438001200290041053a000a000b00150060005d00520053005200 -5d0146004701460047005b004f005200600052005d014702460147005d01520060005200 -4f005d004700460047025b0060004e00610052004f005d0047004c004500460087029500 -8702470145005d014e00600052004f005d004702460047015e005d005200530052005d01 -46004500470146005b005d004f00520053004e005d004c00470046014c015d005b005200 -610052005d014b007d00b300b400b51d8d0030008d00e7008d001d008500300134003200 -3c0058003c00590134003c015900b500b400b5008d00300085003000590130008d008b00 -30003c001d00300085003c0059009a0030008500b300e7002400e7009a00190085003c00 -8500590030008d005900580030008900b502e70034025900320034018d00b501b400a900 -590030008d00e700b400b501b4008b008d00e700b500b404b500a300300059008d003c00 -59001d003400850032005800a4009a003c003400970134003c009b008d0030005900a400 -b500b400b500e8003c0034009700b500b401b50599009b00b5079b003000590097011d00 -85009a00a30030005900a3009a003c019a008d00300059009c008b001d005a007b001600 -3100600047005b014c014f005f00520045005b005d004c005b018f0094008800bd009401 -900047005b014d004c004f00520146004f005e004c005b014c015b014b0060004b004c00 -5d005b014c005b014c014f0052005f0045005b005d004c005b014c005b014c0047006000 -520047005d00150000001c00300000000c000e0012020e020c000e0210000e010c003000 -1c00000015005c004700520060004e004c005b0147005b014c005d005b00450060005200 -47005d005b004c015b0147004d005b005200610046005b034c015b004d0047004e006000 -520047005b005e0047005b0190009401bd0094018f005b0047005b004d0047004e006000 -520047005b005d004c005b014c0047004d005b004b0060004b004c005b024c015b004d00 -4c004f0061005f0045005b005d0047005b014c005b014c004b0060004b0047005d004b00 -7d00b300b400b510b401b504b401b500e800b500e700970084008d00e7008d0084018d00 -84008d018400e7008401a90084029a00b500e7019a0084008d01840089018d00e7008d00 -8400b3008500970084008d009a0085008b00b500e7003400a3009b008d0084009700a400 -890085008d019a008d008400b50cb400b500a90089018b00b501b400b500b4009b009a00 -b500b401b502b400b500a30084018d008b008d0084008d008b00890084009c009a008900 -8400970184008900a3008d008401a700b300e700b300e70084019700b500b400b502b402 -b50099009b00b400b503b4029b008501970184019a00a3008401a3009a00840199008d00 -8401a300860084005a007b001600320052004c005b004d015e004f00520060004e005e00 -4c005b01470090009200540059002500920090005b024d005e004f0052014f005d004c00 -5b014c015b005e005b005200600052005d005b0147005b014c005b005d01520060005200 -5d004c005b0147005b015d015200600052005d005e00150000001c0030000c0000070e00 -0c0000040e00300019000b0015005f005d005200600052005d005e0047005b014d004c00 -5d015200600052005d005b004c015b0147005b005e005d005200600052005b024c015b02 -5e0047005f0052004f005d004c004d005b019100920025005a005400920090004c005b01 -4d005e004700600052004f005b004c004d005b004c015b005e005b005200600052004f00 -5b0147004c005b014c005e004f00520060004f005d004c005b014c015b005e005b005200 -600052005d014b007d00b300b400b510b401b501b400b502b400b503b400b300b500b400 -b501b400b505b300b500e700d300e701970030025900b500f300b500e701b300e800b501 -e800b500e800e700b501b400e700b500b400b50097009b00b400b300b402b504e800b502 -b402b507b400b502e700b503e800b501e800b503b400b504e700b504e701b300b400b300 -d100b503b302b500e7009a0030025900e700e800b501b400b506e800b506b400b504b400 -b502b400b500b300d100b300b503b300b502d100d0007b001500320052005b014c005b00 -4c0047005200600047004c005b004c0047004c008f009400240034001e00940090005b01 -47004d005b0047005200600047015b014c015b004d004c005b004600600052005b004d00 -47005b014c015b004d004700520060004b004c005b004c015b014c015b00450052014f00 -5b00150000001c00300000040c01000930001900000015005b004f00520061004b004c01 -4d005b004c015b01470052005f0052004f004c015b0147005b014c015200600047005b01 -4c015b014c004d005b004500520061004f0047005b014c01900094001c00340024009400 -8f005b004c014d005b00450052014f004c015b0147005b004c024b0060004e005b014c01 -5b004d004c005b0147005200600047015b014c015b004c015b004500610052005b004c00 -4b007d00b300b400b511b400b500e700b300b500e801b500b401b501b401b500b400b503 -b404b500b300e700c900d100b501e700b502b400b500b401b503b400b501b400e800b502 -e700b500b400b501b401b300b401b503b400b502b403b511e800b401b500b400b503b400 -b500e700e800b500b401b501b401b501b400b501b403b501b302b501e702b504b400b506 -b400b501b401b500b402b502b401b502b400b502b300b501b400b500b400b300b501b400 -b500c8007b001500320053004c015b015d015200600047005d005b004c015b008f009100 -250056002400940090005b004c005b015d004f005f014f005d005b004c015b004d004c00 -5e005b005200600052005b014d005b004c015b015d015200600052005d005b004c015b00 -4c015e005b005200600052005d005e0015000c001c003000001030001900000015005e00 -5d005200600052005d005b014c015b014c005d005200600052005d015b004c0047005b01 -4c005d015200600052005b005d004c005b014c004d005e005d004f00600052004f005e00 -5b014c005b009000940024005600250094008f004d004c015e005d004f00600052004f00 -5d005b004c015b014c005e005b005200600052005b005d004d005b014c004d005d014f00 -53005f0047005e005b004c015b004c015e004f005200610052005d0150007d00b300b400 -b512a7009701a30199009b00b500a7009700a400b500e7009a009b009a009702a300b500 -b400b500a90097019b00b50099019b00b500a30097009a02a3009a0197019b00b400e800 -84009b005900e700b50185005900b5008d008500e700e800e700b504b401b501b400b503 -e800970084009c00b504a3009700a900b500b400b5019b008b008400b502b400b300e700 -e801b300a70059003c00a400b502b300b502b400b50059009900b501b400b500e7008400 -58009700850097008d00b300b500b400b504b400b501b4009b008d008400b500b300b500 -e800b503e700a30059003c00a900b502e802b500e70159009a00e800b502e20084003c00 -99008500970078001600320060004c005b014c014f0052005f0047005b005d004c005b00 -4d008f0092009400bd0094009100900047004d005b014c004f00520147005b014c005b00 -4c0047005b005d004c0052006100520047005e005b004c015b004c0047005b004f005200 -600047005b005d004d005b004c015b0147016000520047005e00150000001c0030000001 -0e0500010e00100011010e01100030001c00000015005b004c00520061004e004c005d00 -4c015b0147005d005b004500600052004c005d005b004c004d005b004c015d004f005200 -610052004c005d005b0147004d005b014c004f005f00520047005b014c005b0190009100 -9400bd00940091008f0047005b014d004c0052006000520047005d005b004c005b014c01 -5d004c0052006100520047005d005b004c0047005b014c014f0052005f0047005b014c00 -5b004d0047005b005d004c00520060004b0047005d004b007d00b300b400b511b3009700 -1b003c0030008b001b008500b30097001d005800e7003c0134003c00340030015900b502 -9a001b003c003000e2003c001b005900850034003c0030003c015900340030023c00e700 -590085009a00300059009700b50097003000e70086003c008501b500b400b500b3009a02 -a7009a02b300b502e8003c001d00a900b50434015900b503590134008d00590084005901 -85018b00970034001d005900a3005901e200a3005901e2009700590034008b00b501b400 -a3003c001b003c00a300340059008400b502b400b500a400b504e700590134008d005900 -84008501590085008b009700320030005900a3005901b3009a0059008500b30097005900 -34008d00e800b501a3003c001b005900a300300058006b001700320052004f0047015e01 -4f005200530052004f005d004f0047005b008f0094008800bd00880194005c0047015e00 -5d004e00520061004f005d014f0047015b0047005d015200610052005d0147004f014701 -5d014f004b00530052004f005d0047014f005b0047005e005d004b00530052005e004f00 -15000b001c003000000012003f003e033f0037000e00290036022f0036013a001c000b00 -15005d015200610052005d0147005b0047014f005d004f005200530052005d004f004700 -5b004f0047004f005b005d004f004b00530052005d0147015b004f0047005e005d004e00 -5f0052004f015b005d004701900088019500880187005b004f0047005e005d004e006100 -52004f005d005b0147015b004f005d015200610052005d0147015b0047015d0147005200 -53004e005d015b0047015b004c005e005d005200610052005e004f004b007d00b300b400 -b510b400e8008d00300058003400a3003400e700e2008d003c003400a3003400f200a301 -3c001b008500a700b500b400e7009700300058003000e9008b005900e7003400a800a300 -970034001d0185013400850097009a003c00f2008d0030008b001d00d10085005900e700 -580030003c009700b401b500a3003c0259003c029a00b500b400b50197003c00e700b300 -b503850034008d00b500b400b5018b009a009700a3003000890059003000340030001d00 -a20030008b00a200300085003c011d00850034003c0030008b001b00b300b402a7003400 -59009700e70084008600a900b5048400a400b5048b009a009700a2001d00850059009700 -1b008b0059009a001d008b009a001d0085003c011d00850034003c0034008b001d00e700 -b500b401a700340059009a00e7008b017b00160032004b00310039003100480052005300 -7b007a007c00c2004b0031003a0071003e02720048014a007100310072007b0050017b00 -7d00500053004b0031045000530050006a01510131012e0031012e00500053006a015000 -53004b003101480031004b017d007c0078006a005301480039003e0042003e016d007000 -6e007f006d007f006400a100440209009d004000440042003e0148007b0061007c00cc00 -6b00500052004a0031022e004b0051006a0079006a005000530031012e0031012e004e00 -53006a015000530050003104490052006b00be007a007c00c3004900310171003e027200 -48013e004a003100720078005001be007c0050005300480031002e003102500053006900 -6a006900530050002e0031034900500179006a0050005300490031034a0052007c017800 -6a007800530050007d00b300b400b511e7003c0085008b00a8008500f8009a003c003000 -34001d009a003000e2008b00e200300097003c00e700b401e7003c00590030008500b300 -35009a00f200300097001d003c003200e2003200e2009a003400e70184005900e7003c00 -8500a8003400e7003400a300e200340030008500e700b50285003002590030013500e800 -b502b30058008b00e700b501b400b5013c00e200e700b501b400b501b400b300a3003400 -e201300059013400a8003000e2008b001d0034012f003000320034001d0085008d003400 -b300b400b500b400e2003000a200e701e801b50cb401b300a3003400e200b3008d003c00 -e200d1009c003000e20089002f00320034002f003000320034001b008b013400e700b401 -b500e7001d00a300e700b501d0007b001600320052002400320024003400af00db007b01 -4b00950046003200f800f700740064003e007401ae00a100710030003c0073005f006100 -cb00ac0052005f004600240032003400240032005700470061005300520047005f002400 -32002400340032015f0152025f005700320058008c00f800730057005a00730061006b00 -7b00bc004a0048004a0042007700a100630064007700e600640070007f00ad0076004400 -430044007600440142004a00a1009600bc0061007200c00052005f007b00340058003202 -46005f004b0061006b004f006000340032013400320024005f0152025f00570032045600 -af00da00bc0072005200950046003000f8009e00420064003e0074007500ad009e00f800 -30005800890057006100e100ca005200600046003000320224005f015200610052004700 -5f002400320024003200240034005f01610052015f0046003000f8008c00580071005700 -5a007300610072006100bc0052007d00b300b400b511e80030019c009a0030023c003000 -8d0030008500590030005901320030003400e700b501e700340030008d003003a7008b00 -30003c00850030008d003000a30034019700b50084005900d1003c0134008d0059003001 -8d003c00a80030008d00b502e800e701b500b300e701b503e7005900300032009a00b501 -b400b5013c00e700b501b401b501b400b5003c00300032008d003000590134003c003000 -3c00d100580030003400e2003c0030003c00a30034003c003400b503850030003400b500 -b402b500b400b501b300b5003c00b505b401b3003c0030003400e700340030003c00b300 -3c0030005900e7003c0030003c00e200340030005800a30034003c003400e700b500b400 -b500590030003400e700b401d1007b0016003200610054012600540095009a007300c000 -8b00950082008e008400990042006400420071017700740083008101890095009300c000 -bf005f008f00550025005400820025003500550087005700610052008f00870026005403 -25008f0093004b0061005f0093005500260081009b0026008a00810095008900a5007200 -bb009300570056008400580064004a0070007f003a004201dd0064009e0042009d004100 -42014401580084008b005700bb00bd007300bc009300bd0057005a002500820026015500 -8f00570061005a008f015400260054008100540025008f0087004b0061005f008f005500 -540026008100260035005400bd008b009601950182008a0084008d004200640042007101 -770074008600810084008a00bd008900c100960093008f00540025005400820026002500 -870157006100520087015403260054008f005f005200610093008f005500250081008a00 -26008e00870095007300a5007200bb00930052007d00b300b400b514b401b501e800b500 -e800b507e800b50059003402a900e704b500b401b500e700b501e701b504b3003c00e700 -b511b400b50fb400b503b401b505b300e700b300e700b501e801b505e800b504e7005900 -3402a300e700b529b300e70059003402a700b502b400b500d0007b001600320052008200 -560035005700930152006100890093005700810080003500420064004200740042006400 -42003b00800054005700870093005200610093008f005700560054008100560187009300 -5a0061005a0093008700540056008700560157008701520061005a009300570154008100 -540056008700930061015a0093014b005a008900580039004800630062000a0012003700 -630062003f004100430041000a002a0064004400590085005a0057009301720061019300 -870056018200540056008700930061015a00870154005600810054005600540093015200 -61005700930087005600540087005601870093015a00610093008700560081013b004200 -64004200f700420064003a003c00800056008700930061015a0093008700540081005600 -810056018700930061015200930087005601820056005400570087009300520061009300 -87005700540056008100560057008700930061015a00930161007d00b300b400b513b400 -b501b300b502b400b504b402b501a700a301a700b500b400b500b400b503b400b501b400 -b500b300b500b404b504b400b508b400b500b401b511b402b50ab400b502b400b503b400 -b501b407b500a400a302b501b400b52aa700a302b300b504d0007b00160031004b002e00 -39002d004900520178006a004900530045002e002d013e006d0062007700620064004000 -3a0031002d004900500053016b004900520045002e0445005300500078006b0052012d00 -2e0039002e014800500053006a006b0049005300450031002d0031002e014b0052005000 -78006b0050005300480049007100f8003e00620063046600630040014403680044004200 -49014800530050006e005300790050004b002e022d002e0045004e006a0078006b005000 -53002e0139002d002e01520053006a01500053004b002e002d0031012d004b0050015300 -6a005000520048002e0031002d003e006d006400740062006d003e003a0031002d004b00 -5200500053006b00500053002e0139002d0039002e004e00530051006a006b0053005000 -2e0239002d0045004e0053016b004900600045002e0331004500530050006a006b005201 -50007d00b300b400b50fb402b5019b009700a400b501b400b505b401b501a300a900b500 -9a00b500e800b501b401b5079700a400b501b400b501b400b502b400b501b402b504b400 -e7009b00b400b501b404b5019b00b508b401b504b4019700a300b300e700b300b500b401 -b502b402b500b3009b00b508a700a300b501b401b527b401b50ad0007b00160032004900 -17021f004e01530150004f004500170128003f003701420037013f0017021f0047005f00 -610152004f00310017000a00170247004f0052006100520047005f001702280017001e00 -4f015200610052004f004500170028001702450047005200610052004700600018001c00 -3b003c002f002800630562002800410043053a002c00170018004f004e006b0053005000 -4e004500170445004f00490053004b0047006000180017044f015200610052004f004600 -170228001700450047005f006000520047005f00310017023f0037002b00420037013f00 -28001701450047005f006100520047005f001f001700280017024e015200530050004700 -4f0017041f0047004f00610052014f003100170447004e005200530050004e0060005000 -7d00b300b400b50fb401b500a900850030003c009a009c009a00e7009a02b301b501b400 -b5009a003c00a9009a005900e700e800b503e701e800b502e800b50034005900a9009a00 -a3029a00e7009a00a400b50a8d0030003400b501e800b500b400b500b401b5009a005900 -e700b500b400b50184008d00e700e800e702e800b50385003c003000a3003001b300e700 -b503b401b500b3008d008400b506b400b50097003c00b501b400b52ab403b506d0007b00 -160031004a000b000e000b001e005e0046005a005f005700470024000b0000000e003d00 -27002a004200270029003d000e00000124008f009000940191008f00240000000e010000 -0b005400900191009400880090000b000003190090008f00940191009000350000000e00 -000235009000910094018f00910019001a002300800020000c00280517000c0021002301 -29033a001c000c0015005b005c005f0146005c0045000b000e0000010b00450047005700 -61005a005f004f001500000490008f009401900154000b0000010e00000024008f009100 -940190011d000b000e013d0029002800420027013d000e01000025008f00910094019001 -1e000b000e000c000e000b004f0047005a005f004b00550047000b0000020e001d009001 -940191008f0024000c0000020b004600550057005f005a004f005b004b007d00b300b400 -b50fb401e80097001d00340085003c0034003000590034001d0034005900e700b502e700 -3400b30159003400e700b300b401e7003c0030013c00b501b400e700b5003c009a011900 -3c0030003c003000850030008400b502a302a700b502b400b30059008b00b300b5003c00 -b500b400b502e70059003400e700b5039a00590034009700340030015900b401b500e700 -3000e2003000e7003c009700b5019b005900b502b400b5009a002f008d00e700a302a900 -a3019c00e7013000b52eb401b507d0007b00160032004a000e000c000b001e005c008100 -89008700890055002400000236002a002800420027002a0036000e0000000c0024009100 -9200880092019100250000030d00030092018801920088000c0000000e00000119009100 -92008801920135000c0000033500920188009201910019001a002300800020001a001006 -1a002300220023001000000230001900000015005c008200810082008100870046000000 -0e000c0100004600870089008200810087004700150000030c0088009201880092010300 -00000e0000010c002500910092008801920091001d0000000c000e003d0029002a004200 -27002a0036000e0000000c00250092018800920191001d0000010c0000000b0047008700 -890082008100870046000b0010000e000c0000001d009100920088009201910025000c00 -00020b00460087008201810082005b0050007d00b300b400b50cb400b502b400b500f200 -3000a3009a003400e70097003c0059008500e701e800b5028d005900b300e70097003c00 -e700b500b400b500a90059029700b500b401b500b3003200e200a3003400a70034008c00 -300034003000a900b502590034018b00b502b400b3003400a300d100b502b400b502e700 -8d003c00e700b500b400b501e700850034005903a300b401b500f2003000a3003400e200 -3000e7005900a900b500e700b504e7003c009a00e200340297003c0034003500e7009a00 -3500e700b537d0007b00160032004a000e0000000b001e00550087028100870024000e01 -0c0036002800270042002a0027003d000e010c002400910088000d018200910024000c00 -000303009200250010001b00920088000b000e0000000e0000001b00910092000d015400 -940035000c0000020c002600920026000d0010009200880019001a008001230a22002300 -100000010e0030001900000015005e008200890087005700870046000b0000020e004600 -870081008700890082005c00150000010e0000000c00880092001a000d00250092005400 -00000e0100000c002500880082000d0188011d0000010e003d002a00270042002a002800 -36000c022500910081000d00100088011d0000030e004700870081009300890087004700 -0b000e0000021d00910088000d000c008200880025000004460087005a00870089008200 -5b004b007d00b300b400b50cb400b502b400b500590019003c00a3003001340085001b00 -30008400b502b400b5008d005900e70084001d002f008b00b502a90084029a00b502a900 -340019003c005900300085001d00e2001d0059003c00e700b502e700e800b50534001b00 -3c00e7008d005900b503b40084001d0030008d00b400b501a7003c005900e700a3008402 -a700b500b400b500e70030018d003c001b0030003400e20059009b00b504340019003400 -b504b300b500e70159008b00e700b537d0007b00160032004a000b0000000b001e005f00 -87008900870057008700240000000e013d0027002900420027013d000e01000024009200 -88000d000c008200920025000c0000020c008200920025000c001b00920094000b000001 -0e000c001b0092010d015400920035000c0000035400920054000c000d00920119001a00 -2300800023002200010222010100220001002300010023000d0000023000190000001500 -550082005a00870081005400340000044500550057008700570087005f00150000020b01 -92011b000d0025009200550000010c0000000c002500920082000d018800920024000001 -0e003d0027014200290027003d000e0000012500920081000d000c00880092001d000003 -0b005c00870089009300890055005c000b0000031d00920088000c018200920025000b00 -00020b00460057008701890087005e004b007d00b300b400b50cb400b502b401b300e700 -b502a900e701b301b501b402b500a3003400e700b500b301b501b402b507a900b300e700 -b500b300b500b300b501e700b300b503b400b506b300e700b300b5003c009c00b400b501 -b401b300e200e700b500b400b50eb301b500b302e70099005900b502b401b500b300e700 -a900b5079b003500b300b500b400b500b400b527b401b503b401b504d0007b0016003200 -4a000b0000000e001e005f00810089015a00570032000b000e001200370028002a004200 -28002a003d000e000b00000024008800920054018800910024000e0000000e0012000b00 -0300920082008101920088000b0100000e000b0019009000920081005400880092003500 -0b0111000001260092008800810054009200910019000f0020003b00200b1a000c000b01 -0e003a001c000b001500550082005a0093005700870032000b000e010b01450057008902 -8200550015000b000e020b008800920081018200920054000b0000000e000b0124009100 -88005401940088001d000b000e013d0028002a0042002801370011000e000b0025009100 -88005401920088001e000b000e010b01470087008902870046000b000e010b0000001d00 -94009200540081008800910024000b000e0100000b004600870081008901820047004b00 -7d00b300b400b51cb401b501b401b500a700b500e800b500b400b500b401b504b400b504 -b401b504b400b500b400b500b400b500b401e801b402b503b401a900b503b400b504b400 -b511b400b502b401b503b400b504b401b504b300a900b500b401b500b300b506b400b503 -b400b505b403b501b401b506b401b501b400b500b402ab00b501b400b500b401b502d100 -7b00160032004b0048003e003a0048004a0032003c015800310048013e0162006d006200 -6e0063006d0062003e0131004a0088048200560048003e02480055008801940088023100 -3e0048003e014a0088055600480039003e01480057008805480062006400420048006400 -3e003a003e0048003e0548003e016d0062006401620148003400f80034003c0032004800 -3e02390048013100420034005800340048003e0448008805540048003900480131005a00 -820091008803340048003e0162006d0063006e0062006d0062003e013100570082008804 -34003e01380048003e00310032003c0058003b00340048003e0148003e0031004b008700 -88038200560048003e024800310032003c023400480069007d00b300b400b51cb400b500 -e701b502e700b400b508b300b501b401b502b300b502e800b504e800b300e800b500b400 -b500e800b500b400b502e700b503b300b502e700b501b402b50de800b300b400b500b300 -b501e701b500b400b501e800e701b506b402b501b400b500e700b503b401b509b400b507 -b300e700b502b401b501b400b501e700b300b400b500e700b501e700e800b502e701b500 -e700b500e700b501b3007b00160032004b0016002b001700280017002c003d0037011700 -2a0017002b002d0062006f0170006f01630028002b0017001e00240134003c0034001d00 -31001600280117011e002400320034003c00240117002b000a002801150024001d003c00 -340124003000170028002b000a0017001e002400340032005900350139023e0039003e00 -2b00170064006d016e026d0063036f006d004800390138002b000a003f002c003d002700 -2c003a002a002b00170028001700280037002c003f000a002b001701280017002b001600 -2401340224001e002a0017031e002400340024003c0024011f000a002c002b0063006f01 -70006f016200280017011e00240034002400560024011e0016002c00170328003d003700 -3d002a0017002b0116002b0017001e00240134021e001f001600280017012b0017002a00 -37003d003f002c002d004b007d00b300b400b51e59005801a300590058009b00b5005900 -5800b300e8008d003c00590085005802a400b50285005801a3008b0058019a0159018500 -5800970058008500580159009c00e700860084003c008400e700b500a3001d008600b500 -1d00a300b300b501a900b508b401b5018d0058003c00b501b400b501a70058005900b300 -b500b400b500e8003c0086008400e700d100b300e800e701b501a3001d008d00b500e700 -5900a700b501b401b3009a00340030009a00350085008600b506b400b502e70084008b00 -3c00e700b501e800e702b50134005900b400b5008b01b502b400b300e7003c0030008400 -590086005900b501d1007b00160031004b0012002a00170028003a003e0042023a001701 -2d00710062006f0063007f006f016d003a002c003200310016002c00420071002c001701 -1600280017001600170237013f0017022a000a002a00280016001700280040002b003700 -17000a0017003a002a003a0042002c0042003a0037003f002c005800380039014a006400 -62003a01640077006e00dc007500dd00680066006300dd00700066006f004a0039006200 -4a002d003a00640042003d000a002c0042002c00170128000a00280037013f000a002800 -17032a0012001c0017003f0037012c001200280117022a002c004203300017000a003a00 -710063006f0170006d006f0064004200170032002c000a0037004200740017020a001702 -0a0017002a003d003700380028000a002a0017000a002a00170113002c003f0036002d00 -17010a003a002c0030004a002c00420037013f003a0042004b007d00b300b400b51de700 -3c0059003c0059013c00a900e70085001900a3008d0034008d002400970030003c003000 -b300b401b30059039a0034005900a20030008d0034008b001d00970030003c0085003001 -a3008d005900e7003c00240030009a00e7003c009900e7003400590030009b00b401b500 -8b005902850059018400b500b400b500e700a3003c008500e800b500b400b500e7008d00 -59001b00a300b500b400b500a90034003c009a003400300034012f0034018d00f2003c00 -9900b50059003c00e700b501b4018d001d018500a3003c003400a400b5048400b504e700 -3400840059011d0034003c011d0034005900e7008501b50084001d00e700b501b401a700 -30001b003c00e700340059008b00b501b3007b00160032004a001701120017003a004200 -71004202170031003a00740063006f006300640062007f00640042003a0042003a002d00 -2c00740137001200280017000a0117011200280037013d001701120017010a0117011200 -3f0037010a002801170071003a004200310042013f013a0042002d00390048003e006400 -6e003a0042006e00dc003e0072004a007e0070016200a10042006f013a003e0064013a00 -4200740071003d003a002c003a011700120017010a003d0036003f000a0017000a001700 -28000a00280017010a003d00370128001701120017010a00170042007100420064004201 -170031003a00740063006f006200640062007f00640042003a0058003a00310037007100 -76002b000a001702120017011600170037003800370028010a0017020a00170128003d00 -37010a0017012c0042003a0042003a0042003e0042003f003a004a004b007d00b300b400 -b51de7003002a2003c00a20097009a001d003400f8003c00a200e70197003001e200e700 -b501e70030012f00a200e7003000f200590085008b00f8008b001d003401970085005900 -9700e7003400a300e70032009a0085005800a7003400e700e2001b003000a900b502e700 -8d0085018b0184018d00b500b400b500e7013000f200b501b400b500e70097001d008d00 -e700b5039c00a300e7008d003c00b3008d00300034005901a3003400b500b300e2003000 -e700e801b500b400e7003000a300e700a900a7009c00b5058d00b5059c01e7011d00a900 -9700a3003000e8009700e7003400a200b300e7003000e200b501b401e70058008500e700 -b400a301e700b500b300d0007b00160031004b0017002c000a002a002c013e0040004200 -2c014a0017002a0062006f006200640048006f0063003e002c0030002c003a0137003f00 -370017002c0017032c0017002c00370038003f0028002a001600180017002a0017002800 -17013f0037003800170028002b0016002d002c0032002c003a003d00420040003a002c00 -380039003e0139003e003a002c0064006e0031003a003e007e00630070003f003a002c00 -63013e01390038003a0164003a01420028003a0028002c000a002c0017013f0037004000 -28002b0017012a0017002c0017002a0028003d0137002c0017002c0017002a002b001700 -2c0137003a0042012c014a002c00280063006f006200640062006f0062004a002c003a00 -2c004a003d002c0042002b0017002a0017002c000a002a001701280038003f0037002c00 -17032c000a002c0017002b003700380037000a002a0017012c013a002c003a0037007400 -3e003a002c004b007d00b300b400b51d8d0030008d00f2008d001d008500300134025800 -3c00590134003c015900b5029700300085003000590130008d008b0030003c001d003000 -85003c0059009a0030008400b300e7002400e7009a001900590034008500590030008b00 -590130008400e700b501e8003402590034028d00e700b501a900590030008b00b500b400 -b5028b008d00e700b503b401b500a3003000590097003c0059001d003400850059003000 -8d009a003c0034009700b501b400b50086001d008b00b508a4008d00b504b400b5023c00 -34008b00a80034003c008b00f20084001d008500a90059001d008b00b501b400b5009a00 -1d008500b300b400b500b400b500b3008b00b3007b00170032004b001200170212002b00 -3f0036002c00170016001200170163006f0063006d0063006f0063000a0117000a012b00 -3f0036002b001701120017011200170127003d0037003f0012000a0017010b0017011200 -0a00280040002800370017001200160017010e001701120037013f000e00170038024a00 -390038002800170064006d0048003e016d006f006700620038016f006d004a0038021700 -12003d0037010a001701120017010a0012000a00360037003f001100170112000a001701 -0b0028013f002b003d0028000b0028000a011600170112003702280017010e0017002800 -66006f0063006d0063006f00630027001200170112003702270017010b00170116001200 -17000a003d0036003d000a00120017011200170212002b003f0036002c00170016001200 -1701120016001701370036003f0012000a004b007d00b300b400b51d970084008d00e700 -8d00840089008d0084008d018400a9008401a90084029900b301d1009a0084008b008d00 -84028d00e7008b008400a900840097008b008d009a0084008600b500e7003400a3009a00 -8b0084009700a700890084008d019a008d008400b504e800b502e700e800b500b400b501 -a90084018d00b300b5039b01b300b500b400b502b400b5009c0084018d008b008d008400 -8d01840085008d009a0085019900b500e700d100e7008d0084008600b508a9008d00b504 -b400b502850089008400a90089018d00b5008402a90084018b00e800e7029a008401e700 -b500b401e8009b003000d0007b00160032004b0017002c0017002c0017002c003e003700 -2d0016002c0028012b0062006f006300700063006f00630028002c0017002c0017002b00 -3f00370117002c0017002c002a0017002c0017002c0037003d003f0017002c0017002c00 -17002a00280017002c002800400037003d0017012c0017002c0017002c0028013d003700 -3f0028002c0038003e0239003e002c00170062026d0062006d0063064a003e0039003800 -2c00280040003d003f002a0028002c0017002c0017002c00170028003f0037003e002800 -2c0028002a0117002c0017002a0017003f0037012c0017002c0028002a002c0017002c00 -17002d0038003d002c0017002c000a002c00280063006f006300700063006f0062002b00 -17012c0017003a00370038002b0017022c0017002c00170028002b003d003f0037002c00 -170028002a0017002c0028002c0017002c003f0037002d0017002c0028002a022c001700 -2c0038003d003f0028002c004b007d00b300b400b523e700b400b501b400b502e700b401 -b500e700970030025900b500d100b300b504b400b502b400b500b400b5049700a300b400 -b50ab300b402b502b400b502b401b503e701b500b400b501b400b503b402b507b300b503 -b402b500e70134003002b300b502b401b516b401b500e700b300b500e800e700b3005900 -30029700b300b504e8009900e700d0007b00170031004a0017010b001e00250035025600 -24001e0016000a00170062006f00630070006f0163001700280012001701280036003701 -12002800170016000a001701120017002d0036003d0017011200170116000a0017011200 -370212001700280012001702120017002c002a003f0017012d00390048003e0038003e00 -170012006200640062026d00620063046d003e0139002d0017013f002800370017001200 -17021200280017000a003a0028003f000a0017001200170028000a002800170035002500 -35005600350124001600120017011200240154003500560025011c0017010a0063006f00 -6d0070006f0162002800170012001f00250054003500560025011c001701120017010a00 -160037013600170116000a00170112001f0025002600350225001e001700160117011200 -1700370217014b007d00b300b400b5c1d0007b00160031006b0039003e01340087008803 -870056002e003e016200630062006e0063006d00620039003e0048025800f8003c014a00 -4800390048003e0039003e0048004a0058005901350049003e0139003e01390049005600 -f8003c0058004a0048003e0048003e0038003e004800340058005900f80035004a004900 -48016400620048003e044800380048003e040600620064006200060062004b0034003c00 -590058004a004900480039003e01390048004a003c005900580035004900480039003e01 -48002d00870088039100540048013901480046008700880387004a00380048003e006301 -62006e00630162003e0039003e0046008200880387004a00380048003e01390049005801 -3c00f800560048003e00480039003e01450087008803870057002e0048003e0039003e00 -48004a005801f8003500490050007d00b300b400b5c1d0007b00160032004a000b001200 -0b001d009200880035018800920025000b010e003d0028014200270028003d000e010b00 -1f0087005700890087005a0057001f000b000e010b014600550089009300890082004f00 -0b0012000b0215005f0087005a009300570134000b0112000b001200450057005a008700 -5a0087005f0015000d0033003b00210220022100200021002000210020010e0012000b00 -0e0030001c000b001500470087005a008700570132000b0100010b003200570081008901 -82005f0015000b000e010b0191009200540035008100920054000b000e0000010b002400 -9400880035018800920024000b010e003d002801420028013d000e000001250092008800 -3501880092001e000b020e000b0047008700890093008900870047000b0100000e012400 -9200880035018800920024000e0012010b014600570089008700890087004f004b007d00 -b300b400b5c1d0007b00160032004a000b0000011d00910088000d018200940025000e00 -000136002a01420028002a0036000e0000000b001f005500810087015700550024000003 -0b0046008700810093008900820047000b0000010e000c0015005c008700890087005700 -550034000b000003450087005700870089008200550013001a0023008000230001082300 -01002300100000010c00300019000b0015005f0082005a00870057008700460000020e00 -0b0034008700570087005a008700470015000b0000000e010c00880092001b000c002500 -9200540000020c012400940082000c01880091001d000c0000000e003d0029002a004200 -27002a0036000e0000012500910081000c000d00880091001d000c0000000e010b004700 -8700890093008900870046000b0000020c001d00910088000d0182009100250000010e00 -00000b0046008700890093005a0082005b004b007d00b300b400b5c1d0007b0016003200 -4a000b0000011d0092009100190182009200250000000c000e0036002800270042002a00 -28003d000e0000011f005c0087025700870024000e0100000e000b004700870081009300 -810087005f000b000c0000010c0015005f008200890087008100870046000b0000000e00 -00000b004600870089008700890087005e0015001a008001230c10000002300019000000 -15005c008200890087005700550045000b0000020e003400870057009300890087005e00 -15000c0100010c00940092001d0019002500920054000004250092008200190188009200 -1d000c010e0036002a00270042002a0136000e00000125009200820019001a0088009200 -1d000b0000000c000e000b005c00820089008700890087005c000b000c000e000b000c00 -1d0092008800190182009200250000000c000e010b00470087005a008700890087005e00 -50007d00b300b400b5c1d0007b00160032004a0000000c0000001d009205250000010e00 -3d0027002800420027013d000e0000000e001f008f00870082018100870024000b000002 -0b004700870081008700810087005c000b0000010e00000015008f00820084008a008900 -8700460000000b000e0000000b004600870081008700890082005c0015001a0023008000 -200010010f0010000d010f000d001000230022002300100000000e013000190000001500 -5500820089018100870045000b0000000c000e0000003400870089008200890088005c00 -150000030c00920554000c0000010e000c0025009205240000010e003d00270142002800 -27003d000e000b01250092051d0000000b000c010b005c00870089008200810087005500 -0b0000000e010c0024009205250000010e010b004700870081008700810082005c004b00 -7d00b300b400b5c1d0007b00160032004a000b000e011e0087008f009402870024000b01 -0e003d0027002a00420027002a003d000e000b0000001f005c00460052005f004f004700 -1f000b000e0000000b0146005b004b00610052004f00470012000e01000115005d004700 -520061004b00470045000b010e010b0045004f004b0052014f0047001500100033003b00 -1a000c0037052b000c002f0033003b0029033a0019000e00150047005b00520061004600 -4f0045000b000e010b014500470057005f0052005c00470015000b000e000b0287008f00 -900094008700900054000b0100000e000c0024008f00900094018f0087001e000b000000 -0e003d0027002a0042002a00270037000e0000000b0024008700900194008f011d000e00 -12000b0000000b0047014b0061004b004f0047000b000e0200001e008f01940190008700 -24000b0000020b0045005b004b00610052004f0047004b007d00b300b400b5c1d0007b00 -160031004b002d02310052017b014b007b0045002d0142003f003e00380064003e024200 -2d0031004b004e0052007b014900530045002d044500530050006a014e0052002d042e00 -4e0053006a0053005000530045002d034a00450061006b0079006a00520061002e002d00 -3c0059003a002d0070007f00680070006f007f00640042003f0044019d01440142003a00 -2d002e0061016b007d006a004e004b004a002d034b005200500079006a004e0053002e00 -2d0452006000530078005000600045002d0445005201bc0061004b007b0045002d014a00 -3f003e0164003e0242002d003a004b004e005200bc007b004b0053002e002d044e005300 -50006a00500053004e002d0431004e005200530078004b00520045002d034a0045006100 -50006a016100600050007d00b300b400b5c1d0007b001600320052001f0031013200bf00 -db007d02bc0046002d007100f700740064003e0074006400ad0077007100300071007300 -4f006100ca00cb0052005f0046001f0031012d00310057004e00520078006b0047006000 -1f0031001f0031011f005f016b00530052004f00470031005800f7004a0073004b007300 -7d007b006b006100be00490048005800f8007500770063006e007700dd00640070007700 -740076004400430074007600440142004a0075007300bc0061007d00c4004b005f007b00 -32004a00310246005f004b0078006b004f006000450031031f005f016b0078006b004e00 -4f0031011f0031013400cb00ac00be0072007300bc0045001e0071009f0064013e007400 -7500ad00770071003100f800610047007800db00ca005200600045001e0031021f005f00 -520153006b004e005f0031011f00310132004f00610078006b0052005f0046001f007100 -f7004a0071005a009600780172005200bc0050007d00b300b400b50fb401b500b400b501 -97008d00b3009a00b501b401b5009a00a700b401a9008d00a900b502b401b502a7009a00 -e800b402b503b400b50cb400b504b401b502b3009a00b500b400b5009b00b300b501b400 -b501b401b506b401b500b401b500a9009c00b500b400b501b401b50ba401b401b501e800 -a401b500b400b500b401b50bb400b502a7009c00b504b4019b00b500b400b500b400b50e -b400b500b400b503a7007b00160032006100540056015400bd009a009600c00093009500 -87009b008400a000f8006400420074007100a1007400860081005600890095009300af00 -ce0093008f00870026005400820026005400550093005a00610052008f00870054025600 -54018f0087004b00610193005500540089009c0035009a0093009500730096007200bb00 -93005a004b008400580064016d0077004a00f70038007f006400ae0044009d004100f800 -7100440158008400960089009500bd006100bc008900bd00570089003500820054015500 -87005a00610052008f015401560081005400250087009300520061005a00930055005401 -810054015600c7009600980096009300bb0082008a008600a00042006400420074007100 -a10074008600800081008900bd008900c500ca0093008f00540026005400810054003500 -870093005a0061018f00870054018100540287005f005200610093008f00550026008a00 -950056009b00870095005a00a5007200bc00930052007d00b300b400b510b400b5029a00 -3c00a3003c001d009700b500b400b500e700340085009c00b5009a0030009700b500a700 -9a00a700e700a4009b009c008d003400a3009b00b5009b00a3009c00b402b500b3009a00 -a3009c00a7009900a7019a01a700e700a3009a00b3009a019c00a400b5009a009b00b300 -8d0034009a00b500a3005900a700b500a4009b00a900a3009a01a900b508b400b500a900 -84003c009a00a4009a00a3009c00b500a3009900b3009b009c009900b5019b009c01a700 -84008d00b400b3009b009c00a30059019a00b500a4009900a700a3009a00a300a700b500 -b400b500a4009900a3009c00b3019b009a00a90084003c009a00a3009a00a301e7009b00 -5900e7009b009a00a4009900a700b505a3009a00b3009a00a300a4009900a400a3009a00 -a301e7009c008b007b00160032005200820054002500540087009300520061018f005400 -8100800141006400420074004200640041003b0080002600810094005f0061015f008f00 -540281005401870093005f0061005200870126005600810054028701520061005a008f00 -55005400350082005401870161015a0093014b00520089003c0038003e0063010a001100 -3700630062003d004100430041000a0028004401580089005a004b0093015a0061019300 -55005600540082002600540055008f0061015a0087008f00540056008100540056005400 -87008f0061015a0087015400350082005400260087019300610193008f00540081008000 -3300420064004200f700420064003b003500800026008700930161005a0093008f005402 -8100540187008f00610287015401820054002600870193005200610089008f0054028100 -540056008700930061005a01930152007d00b300b400b513b3003c009700a30030001b00 -9a00b500e700e800f2003000340030009700f2003400a8008d0030003c00300085003401 -300085003c0030005900850034015900b502a30030003c001b00590030003c0030005900 -1b003c01590034013c0119003c0158003c0030008d00300032003c00e70085003000f200 -8b0034003c00300058001d0034005900e700b50359009b00b5039a001d00340058008b00 -1b00340030008d00340158003c003001850132003400590097001b00a700e2003c003400 -300059001b003c005900850034003c003000f8000d003c003400b50297000d0030015900 -3c011d0097001d00340058008b001b0034003000e20034005800e20059001b0085001d00 -8b00b504e80059003000f800340130003c003000850019003c0030005900340030007800 -160032004b0031011f0045004e005200780052004b005f00450031002c013e0064006200 -750062013e00300031001f0045004700520053006b004b005f00450031001f0131014600 -5200500078006b004f005f001f0031021f0032004e005f0078006b004b00600045003100 -1f00310246004f00500053006b0047005f00480049004a013e0062006301620063016600 -62003f0040004401430040006400440042004a004900480060004e006b00530147013102 -1f00310046005f00520053006b004e005f001f0031011f0031014700600052006b004b00 -6100460031002d0031011f0046004f005200530052004b005f003200310030002c003e00 -640062007400620063003f003a0030001f004600520153006b004b005f0031021f003101 -470060005000780050005f0047001f0031021f00450047004f0078006b004b005f004500 -310446005f005200530050004f00520050007d00b300b400b512e70059008400e7009700 -8b008400a300b502a3003400e2008500590097003c00e7003400a300e20034003000e200 -a70097003c001b008b00f200580030003c00b500b40259008b00a8001d0034001d003000 -1b005900f8008d005800190030028b005900f2009700340030001d00a3003400a3008600 -b500a2003400e7003400a300e2003000590085015900e700b503e701b503e7003400a800 -8b00e2003000f200e7005900300159003c00970059008500580030003c00e700f2003400 -a700a3003c002f008500e7003000e2008b003400a300a8003000a2003c00f200e700b300 -b400b500a2003c003400f8003c00340030002f00e7003400b7008b00a7003400f200b300 -b50059008500e700b30034003000e700b300b5059900300134003000a300f20034009a00 -3400f200a7003400f20059007800150032004b002e002d0145004e00530078006a005000 -530045002d002e002d003e002e0171003900380048002e012d0045004e0053006a015000 -600045002e044e016a0078006a004e0060002e002d022e0153016a0150004e0050002e04 -4e016a00790069004e0061002e002d003e004a002d016305620037003f00440043014400 -4000440042003e002d002e0053004e006a0078005000520045002d032e00450053005000 -790069004e0053002e032d002e0053016a0053014e012e012d012e0045004e0053016a00 -5000530045002e002d013e0039002e0071003e002e003e002e012d0045004e0078005300 -6a005000600045002e0452004e006a0053006a004e0052002e002d012e0145004e005300 -6a015000600045002e002d012e014e016b0079006a004e00530050007d00b300b400b511 -b3008d003c00b506b400b50084001b00300034008d0030001d0085005900300185003c00 -300159001b00a200190059001d003001e700b5028b001d0030003c008500300185003000 -590030003c0130018d001b00300059008b001d0034001b00a200340030003c008d003000 -1d0085005900300185001b0085001d005900b5043c00b502b400b500e700300159003c00 -1b003000b70030023c0019008d001b0058001d003001b300300019003c00590030015800 -e2001d00300059003c003000320085002f001d003c00e700b501e8003c0034001b003400 -30013c001900e7003001590034001b003000e70059001b0030008d001d00340019003c00 -a3003c00b5051d008500320059001d003000850030001b003400e20030011c006b001600 -320053005d005e004f005d005e004f00520060014f005b005e005d0047009402bd009402 -5d014f005d005e004f00520060005f004c005b005e004f0047005d005e014c0052006100 -52004f005d004f015e005d004f005d005e004f00520060005f004f005d005e004f015e00 -5d014f0052025d01150000001c00300000000e0037052b000e000a0029053a000a000000 -15004f005d0052005f0045005d005e0047005d014f015d004f0052005f00520060005d00 -4f015e004f015d005e004f005200600052004c005d014f015e005b005d01520260004f01 -5d014f009402bd009401bb004f005d004f005d01520260005d004c005f005e004f005b00 -5e014f005200600052004f005e005d004f005d014f005d005e004f00520060014f015e00 -5d005b005d024f005200530052005d014b007d00b300b400b510b3009c003500b300b400 -b501b401b501b401b501e701b500b300e700b501a900b500e701b503e800b301b500e700 -b300b500b401b500a700850030009700e701b305b500b300e701b301b501b300e701b400 -b500b300b500b400b500e700b503e700b500e701b300b507b402b500e701b501e701b501 -e701b500b300b500b300b502e700b401e700b401e701b502b300b501b300b500b300e701 -b501b401b500b400b500b301b501e701b400b500e800b401e700b500b400b500ab00e700 -b500b400e701b30059008d00b502b402b500b300b505b300b500b400b501e2007b001600 -320052004c0047005b005d004c0047005f00600045005b005e004c015b00900092009400 -95009400920091005b004c005b005d004c0047005200600045005b005e004c015b014c00 -5e005b005200610052005b004d005b014c015b014c005b005200600045004f005e004c00 -5b014c015e005b004500600052004c005b00150000001c0030000e020b0000000b010e01 -0c0000000e0110000c00000130001c00000015005d005b005200600052004c005d004d01 -4c005b004d005d004c005200600052004c015b014c015b014d005b00520147005b005e00 -4c005b014c015e004d0046006000520047005b005e004d004c005b0091019400bd009400 -920090005b0047004c005d005b00450060005f0047004c005e005b0047005b014c005b01 -52005f0052004f005d004c005b0147005b005d004c0047005200600045005b005e004c01 -5b014c005e005b004e00530052005b014b007d00b300b400b511a900b504b401b503b402 -b502b400b501e800e700b300b504b300b508a30059008d00e700b510e800b502e701b501 -e800b502b400e800b507b400b503b401b502b401b501b401b501b400b506b400b502b400 -b300b505b300b509b400b500b300b501b400b500b300b400b501b401b501b401b501b401 -b502b300b510b400b501e9007b001500320061004c005b014c005b004f005f0052004700 -5e004c015b004d008f009400240034001e009400900047004d005b004d005b004f005f00 -520047005e004c015b0147005b015d004b00610052005b004d005b004c015b014c005b00 -5e005200600045005e004c015b0147005b015d004700610052005b005e00150000001c00 -30000e0000000e0200030b0000050e0030001900000015005e005b005200600052005b00 -5d004c015b014c005b005d005200610052005b024c015b004c0047005b005e0052006100 -4b005d004c005b0147004c005b004d005b004f006000520047005d004c015b0190009400 -1e003500240094008f004c015b004d004f016000520047005d005b0047005b0147004c00 -5b005d004b0060004b005d004c005b004c015b014c005b004f006100520047005e004c01 -5b0147005b015d00470060004b005b005d004b007d00b300b400b513e800e700b505e700 -b503b400b504b403b501b400b500b401b501b401b503e701b500b400b508b400b505b400 -b500b402e800b503b400b501b400b500b400b505b402b507b401b501b401b50db401b501 -9900b502b400b501b400b503b400b506b400b506b400b511b401b505b400b502b400d000 -7b001500320052004c005b004c015b004700520060004e004c015b014700900094002400 -34001b00940090005b014c015b004700520060004f004c015b0147004d005b004c015200 -600052004c005b004c015b0147004c005b004c004b006000520047004c005b004c015b00 -4d004c015200600052005b005d0013000c001c0030000e0000050c0000040e000c000001 -300019000000150047005b005200600046005b004d0047005b014c015b004c0045006000 -52004f005b0047004c005b004c0047005b014c0052006000520047005b014c015b004c01 -5b00470052014f004d0047005b014c00900094001c0034002400940090004c004d005b00 -4c005b004e00600052004f004c014d005b004c015b004c015200600052004c005b014700 -5b014c015b004700520060004f004c015b004c0047004d005b004c015200600052004c00 -5d004b007d00b300b400b5139a00340030009a00e700b501b300e700b300e700b501b400 -b501a9003c0097001d00e700d100b400b500e800b502e700b500b402b500a40034003000 -a700590058009b00b5078d003400e700b505e7009c009b00b502e7003000a300e700b500 -86001d00b5008d003400e701b400b505e70034008b00e700b501a400a900b400e8009a00 -b300b50059008d00b501b402b500a3003c00a300b501b400b5028b005900a2003c009700 -e700b500b401e7009a00340030009a00e704b50ff20084003c00d100b502b400b5003c00 -8b00e700b3009a001d009700e700e800b500e800b500b300b500e7008b003c00e9007b00 -1500310052005b004c015d005e004f00520060005f005b014c0047005b008f0094005400 -89005400940090005b004c015d005e004f00520060004f005d005b014c015b004c005e00 -5b005200600052005d014c005b004c0047004d005d005e004f005200600052005b005e00 -4c015b014c005e005d0052005f0052005e005d00130000001b0030000b0000000c000e00 -00000c0000070e000001300019000b0015004f005d005200600052005d005b024c015b00 -4d005d005200600052005e005d004c005b004c014d005b005e005b005200600052004f00 -5e004c015b004c015e014e0052005f015d004d005b004c005b0091009400540089005400 -94008f005b004c015e014e005f015d015b014c015b004d005e005b005200600052005b00 -5e0047004c005b004c015d005e004f00520060005f005b0247005b014c005e005b005200 -5f0052005d014b007d00b300b400b5128d001d0185008b00340030008d00300134008400 -b501b400b500e7003c009700a800320059002400a700b502840059018400b502b3003c00 -970034009a0085003c00a700b5018400b5049a003c0034003500b503a3003c0034008d00 -b500b400b500e7001d0024003c00b300e2003400e7009a0034003c003400b5008e009900 -b503e7003c00850030008b00e7003c009a00d100e2003400e70197003c00b503b400b500 -59008600e700b500b400b502a3003400f20059000d003c00e700b500b400b5008d001d01 -85008b0034003000970030028600b502a9003c0030003c00a3003c003000590097003402 -850030019700b500b401e700340030003400a700e7003c009a00a3003c0024003c009a00 -35002400340097003c00340078001600320060004c025b004c0047005f00520046005b00 -5d0047004c005b008f009401bd00940247004c005b014c004700520145005b005e004700 -4c005b004c015b014700600052004c005d005b0147005b024c004f0052005f0046005b00 -5d0047005b0147005b014c004e00600052004c005b00150000001c00300000000b000e01 -0b000e0012000e020c0010000e01110230001c00000015005e0047004b0060004e004700 -5b014c015b034e006000520047005b014c0047005b004f004c005b01520060004b005b01 -4d005b004c0047005b005d004c0047006000520047005b005d004c015b00900091009400 -bd0094018f005b0047005b005d004c0047006000520047005b005e004c015b0147005b01 -520060004b004d005d005b014c0047005b014c0047005200610045005b005e0047004c00 -5b004c0047005b014700600052004c005b0050007d00b300b400b511e800f2003000a200 -a8003400a300a200320085003c00a9009a00b50397003c00b300a3001b003400f200e700 -b300b400b3008b0085018d00b5033000e7003400a3003c0097019a00b5009700b501b400 -b50185001900f800f200b501b400b50030003c00e200e701b5019a003400e20034009700 -8d005800e700850019005900e7019b00a400b500b400b501e20030001d00a30097003000 -19003000590030001b003000a8008d003c00b504a3003500a400b501b400b501e7003400 -a700e700340084003c00e700b500b400b300d1003000a3013400a7009a00340085005800 -a8009a00b50259003000f8002f0085003c00f800320034009a00a20085003c008b008500 -8400b500b400b500a7003000a000f8005900a3003400e7003c008b00f20030019700a300 -8500f800190085007c00170032005000450247005d004f00520053005200600047004501 -46005500810054008a00570054005700460045014f005d004f00520061004e005d004700 -460045035d004f005200610052005d01450447005d015200610052005d004f0045024600 -45004f005f00520061004b005d01150012002a003a000b00120063053e00120029004105 -3a0017000b00150060015200610052004f0145044f005d005200600052005d0145044600 -5d015200530052004f005d00450447005d00520060005201600047004600450046005700 -810054008900570081005700450146004f005d005200600052004f005d00460145035d01 -5200600052004f005d00450447005d004f0052014e005d004700460045035d004f005200 -600052004f0145007d00b300b400b50fb401b5008d001d008b009a001d00850030008500 -300059009700e800b502b3008d005800b5003c0059002f008b00e700b401a70034028600 -e801b500b300300059003c008d001d0059003000a3009b009a00b501b400b500a9001d00 -850030009700b503e700590030008d00b500b400b50059003000850030008d0034003c00 -9a003000850030009700e7008600e800b500b400b500b3008d0034013c00e2008500f800 -f2013c008d00e7013c009700b504e7003000b500b400b502e70059008d00b502e701b502 -e7008b001d008b009a003000590030008500300059009700e700b5023c00340159001d00 -34001d005800300059021d009a001d009700b501b3008d001b00850034008b003c003000 -8d00340059013400300059021d00850030007b00160032006a002e00390048017c017d00 -7c00dc00cc0050002e0064007500640062017200640075006e0073004800de007c005001 -7d00c2006a00500049002e00480139015000510069006a006900510148012e0048012e00 -5300500069006a0069005001390048007200480073004b00d9007c006a017b007a004900 -3e00480064026d007701dd0063007f006e007500640044017700ad006402480064004900 -bc007b00dc00cc006900530052004b004802390050026a0150005300480039002e003900 -48002e005300510069006a0069005100500048012e003900480049007d006e00cc007c00 -d900cc0049002e0064007700640062016e00640075006e0075004a00de007c0050006900 -cc007d005000510049002e00480139002e005000510069006c0069005100500048012e00 -39014800510050006a01510050012e004800720048007201cc006e006a017b0078005000 -7d00b300b400b50fb401b5008d0084008600b50099008400a3009a0084019900b501b401 -b30097003c00b5008600a3008d008600b500b401b501e700b300b500b402b500a3008400 -e7009700850084008d00b30034009a00b501b400b500a9008400e70084009900b505b300 -b5038d018400aa00970084008900a3008500b300890097008d003400b503b40099008d00 -9a008900b3008d00a700b400b5008600b500b300a7003400b501b400b501b4008d003c00 -b500b400b5028b005900e700b5088d0084008900b300970084009a0184019700b500b401 -b500e7008401970184008d01a30084008600a7008900a30084009b00b501b40099008d00 -84009a00a30084019700b30084008b00e700a3008401a9008900e70089007b0015003200 -520025003500250035009800c5006100bc0096009500560159008c00f800640042007101 -7700760059003300840089005f009300bf00ac0057008f00540024002500350034015500 -5f0061015a005f01250034003501250034005f008f00610152005f005500340089005a00 -580089005700950096007b007200bc014a00490058003c00770075006d00770075007700 -640077024401430042007100440142005800ac007300930175009600610093013c015600 -2500340055005f005200610052005f00870025003400350026003400240087008f006101 -5a005f00550025013500340025005600c100a500bc0073009600bd005400350059009700 -420064004200710075017400590035008900bc005f01cf00ac005f008f00540034003500 -2600340155005f006100520061005f00870025013501250046005f01610152008f004600 -2400890156008b00890095007d007b0073007b00bc0052007d00b300b400b50fb402b500 -b300b400b501b401b501b401b502b400b500e7008600e800b501b300b500b401b500b400 -b506b400b500e800b400b503b3009900e700b50cb401b501b401b500e800b500b400b501 -b400b300b502b300b5009b00b508b401b501b401b5028d00a300b500b401b501b400b300 -8400a400b5038600b300b500b400b508b300b502e700b500b401b501b401b50cb400b502 -b400b502a900b502b400e700b300e700b500b300b500b400b503b301d0007b0015003200 -52008100560054019501bc0096008900950087008e008401420064004200f70042007400 -42008401810089009501960161008f00570054018100540187008f005a00610052008700 -8f00540593008f00520061018700550054018a0056008900930095008900960072009301 -4b01890058003e00640063006d003a0042003f007e006400740044009d00410042016400 -44005800890073005a00bb00bd007300bc008900bd005500560035008100540187009300 -610152008f00930054059301520061005a00930087005401810054005600570095008900 -bc0096009300bb0081008a00840142006400420074004200770042008400810189009500 -8900bc007d0093008700540281005401870093005a0061005a0093008700540181005600 -54018700930061005a0093008f005500540081008a0056008a008700bd005a0096007300 -93015f007d00b300b400b50cb400b503b400b501e800b506b400b508b300b504b401b502 -b401b500b400b500e800b402b500b400b50cb400b506b400b501b300b402b500b300b507 -b400b502b400b501b401b501b405e700b500b401b501b400b500e700b513e800b502b400 -b506b400b506e800b400b500e701b507b300b503e700b501e800b401b502b300e700d000 -7b00160032005200540056002500540087005f00520061005a0093005500350033013a00 -64004200740042006400420033013500560087005f005200610057009300540035015600 -350155005f005a00610052008701250056005400460035005400870060004b0061005200 -5f0055003500340056002500350057005f005a0061007200870093004b015900f8003e01 -63012b0138006f006200370041004300410036014401580059004b019300870052006101 -8700570035002600560034003500550087005700610052005c0093003503560025008700 -5f00520061015f005500350154003500340055008700610052005a005700930054003501 -3300420064004200740042006400420033002600350057008700610052005a005f009300 -540035005601350054005f015a00610052005f0087003501540046003400540087006100 -5200610057005f00560035015600350155005f005a006100720087005f0052007d00b300 -b400b50cb401b508b401b502b400b5009b0097009b00b500990097019a009702a400b500 -b400b500a4009701a4009b009900a3009700a30097019c009700a40097009b00e7009700 -9b009c00b501840097005900e700b501b400b506b401b501ab00b501a3003c008d00a400 -97009900b5059a009700a700b5039a008b008900e701b500b4009b005900e700b503b400 -b50059008600e70184008600a400b500b400b508a7009b00a3009700a40097009b00b500 -9b00a400e70099008d0097019b00e7018400a4008d0097008400b501b400b5008d008500 -b50559009700b501b4019b003c00a4005900b300b500e700a4005900b300850097007b00 -160031004b0048012e004900500179006a0069005200490048003e016200630062007500 -62023e00480038004900500051006a016900520049004800390148015000530069006a00 -690051012e0048003e0039014800500052006a0169005300490048003800480139005000 -510178006a0050005300480062007100f800480062006305620140004402640068004400 -640162004800530050006e0078006a005001390048012e0048004b00510069006a006e00 -500051002e00480138003e004800520053006a0169005300490048003800480139004900 -5000510079006a005000530048013e0038006200630062006e0062023e01390049005000 -510079006a005000530048003e0131004801500053006a0169005300500039013e004800 -2e004900500051006a0150005200490048003e00390048015000530069006a0069005101 -50007d00b300b400b51de7003c003401970034003001580030011d008b00e800b400b500 -8d001d003c003200f8003200850030009700320030008d00300059003000590030003c00 -30008500e7003c008d00a300340085005900b500b400b5019a02a3009b02a400b400b501 -e70034008d0030009a002f005800e700b500b402b50034013c00b503590134008d005900 -840059009700300059009700a70085005900a400e80084003c00e70097003c003400a700 -b500b400b5029b00b50497001b0085001b00970030003400e7003c005900a2001d003400 -1d0030003c00e70085008400e8003c0084003c008500590089008500840030005900a301 -5901e20034003c005900b500b400b3003400a8003c0059009700a700850059003000b300 -340058006b00160032004a000b0000000b001e0055005c005f0155005c0024000e011200 -36002801420028013d0012000e000b001f0055005c00930155005c0024000b000e000b02 -46005c0057005f0155005c000b000e020b00150055005c005f0155005c00340012000e00 -00000e000000340055005c005f0155005c001500190033003b001a00110063053e001100 -2f0005024100430041003a002a000e0015005d0047004b0061005200470045000b000e01 -0b01450047016100520047004f0015000e030b0055005c005f0157005c0046000b000e02 -0b00240055005c005f00930055005f001f000b01110036002a0028004200280136001200 -00000b00320055005c005f0155005c001e000c000b010e000b0047004f00520061004b00 -470112000e010b011e0055005c005f0155005c0024000b000e0000000e000b0045004f00 -4b0060004b0047004f004b007d00b300b400b51de8003400a300850059003c001b008600 -a30030001b009700b300b500b401890030003c0158001d0030008500f3003c009a00f200 -34003c003400a3003c0034008500b3008b005900e7008500300034009700b500b400b500 -e7003c02f8003c029700b5029a003c00e2003400f2003400a800a300b504850034008d00 -b50386009a009700a300300085005900850030008b0030003400890085003400e7003c00 -8d00e8008d00a3008400b500b402b5015900b5048b003000f8003c00a20034003000f200 -34011b0058011b00f800a3009a003400b50184008d00a3009a001d008b0059013c008500 -340030008b0059005800300085003000a400e7003c008d00e20059003c0059003c005901 -3c00b3008b017b00160031004a000b0000011d009101940192009000250000010e003d00 -27014200270029003d000e000001240090009200940192009100250000010c0000015400 -910094009100940091010b0000020e001b00910194019200910035000e0000020b003500 -910092009401910119001a002300800020000d00120011000f0010000f0110000d002100 -2200230010000e001100100030001900000015005b0087005700930056005c0045000b00 -00010b0132005f00570093005a0087005c0015000e0000020c0094009100940291005400 -0b000e0000010c002500910092009401920091001d0000010e003d00270142002a002700 -3d000e00000125009000920094009100920091001d000c0000010e0000005c0055005a00 -93005a0055005b000b0000000e000b000c001d009100920094019200900025000c000002 -0b00470055005a0093005a0055005e004b007d00b300b400b51cb4009b003400a7003000 -9a00300097003c00a30034008d00b300b400b501b300340085008b00e2003400a8003400 -a300a7003000a70097003c0134008b0185003000e70059008d00e70034003c005900e200 -b300b500b3008b00300259003002f200b5029a003c00850059008d003c00a3003400b504 -3c00a900e700b500b400b504a3003400e200e7003c008b00a3003001e20089003c00e200 -3000a900b509b300b5043c008d001b008b00300034001b00e2003000f800340085003000 -9a003c00b5008b005900b300b501b400b5008d003c00e200b30030009a011b003c00e200 -3c0059003400e2003000e20086005900e7009a0089003c0085001d00a3003c008500b400 -b500d0007b00160032004a0000010b001d009400920054018800940024000b0000013d00 -27002a00420027002a003d000e000001240091009200540188009400250000020e000000 -54009200820054008100920088000d000c00000219009100920054018800940035000000 -0b00000235009200880054019200910019001a00800123002006210123020d0000000e00 -000030001900000015005c0082005700930081005f004600000446008700810087008900 -87005500150000020b000c00880092008100540082009200030000000e000b0100002400 -9400880054019101240000000c000e003d0029002a0042002a00270037000e010c002500 -920088005401920094001d000e0100010b0047008700890093005a00870046000b000000 -0c0100001d009100920054018800940024000c0000000b0000000b004600870089009300 -890087004f004b007d00b300b400b51ce7008500320034008d005900340032003c013200 -5900b300b400b500e700a3003401f200970034008d0034008d00340032003c00f8003400 -5900f80059003c0034009700e70059008d00b3003400e20034008500b500b400b501e702 -b500e701b504a90034003c00e70034028d00b5045900b502b401e800b5023c003401e200 -34003c0034009700590034005900b3003c003401e700b501b400b501e700b5018d008400 -b504340059003400590034008d00340032015900320134003201e70086005900e700b503 -34013c009c0034003c01a200580034008500840034008d003400a2003400e800b300d100 -8b008400e700860034003c005900b400b500d0007b00160032004a0000000c011d009100 -8800350030008100940081003c0019000e0036002a00270042002a003a003d000e010c00 -24009100880030000c0082009400560058000a0000010c000300920081003c001d00bd00 -88003400300000010c001b009100920034003000560095003500340000020c0026009200 -54003c001b00950088002400330023008000230001022300800001032300010023000d00 -0e01000030001900000015005c0082008b00930089009300460032000e00000246005500 -5a00bd00890095004f0032001c000e0100000c0091009200350034002500950082003400 -1c000e0000000c002500910082003c001d00880094005600f80000000e0036002a014200 -2700420036000e000c00000025009200820030000d00950094005600580000020c004600 -81008b00bc008901550034002c000e000c0000001d00910088003c003000820094003500 -300000010c000000460054008900bc00890147004b007d00b300b400b51db300e702b400 -b500e700b500b300b500e7013c0034013c00e700b300e800b401b300b502e701b500b400 -b300b501e701b501a3005900b400b504b400b508b400b500b401b501e704b501b400b500 -b400b501b400b501b400b501b402b500e700b500b401b501b401e700b500b400b500b300 -e700b501b401b508b402b500e800e700b502e700b501e700b5063c00e700b501b400b502 -e700b300e700b400b501e701b500b400b500b3015900a700b501b400b503e701b300b400 -b500c8007b001600320045000001f7005a0094008800590085008100950025004a001300 -0e0074013a0042003a002c0074000e000b012400880159003c0082009500240058001200 -000042005800880092008100580059009500880030010e000b00f7005a00910094005600 -5900810095005600340000013200580087009200810059003c00950094003c0180018e00 -830023018300800123050d0000000b0130000a00000015005c00870098009c0089009301 -1700300000003000f800570087005a00c10096008900600034002a000c00000071005800 -8800920059003c008100bd00540032001c000e001c008500810094008200f80059008800 -9400240058000b01740137004201270071000e010b00250092008100850034008a009400 -1d0058000001f80058005f0087008b0098008b009300470031002c0000000c008c005a00 -910088005900f800810095003500340000000c0042004a005f0081008b00c00096008900 -6000bc007d00b300b400b51ee800b501b400b502b401b500b400a401a700a400b400b500 -e700b400b507b403b501b401b501b401b500b300b500b401b503b400b503b400b502b400 -b508b402b500b300b508e700b500b401e800b500e800b500b400b500e800b501b402b501 -b402b505b401b502b300b500b400b501b301e700b500e800b400b500e700b501e700b500 -b400b500b400b502e800b501b400b501e700b400b502b300e700b501b400b503b401b503 -e800c8007b00160032004b003a002c00710056009501bd019400bd00890071003a017400 -64003e007700380064012c002d002c0034009201bd009500940095008900710031003000 -71004a008700bd009500bd009500bd00bb0073004a00300171004a0094009500bd009c00 -9400bd00890075003a00300042004a005700bd009400bd00950194004a00480032005800 -71004a003a0085003a0071002c072d024a0038002d015200890096009a00840096004b00 -4a002d00300042004a004b0096008b00b00097009a00610072007100300171004a009400 -bd009500bd009500bd00950071003a0271005700bb009400bd009500940095005a007100 -3a01760064003e00a1003f00640040002c002d002c0046009201bd0095009400bb005a00 -7100300171004a006100980097009c008b0098007b0072004a0030002c00710056009501 -bd0194009500890075003a00300071004a00520098008b009c008b009a00530050007d00 -b300b400b51cb400b500e700b501b400b500e700b501e701b501e800b501b301e701b500 -b402e700b500e701b503e701b500b400b5019a00b5009b00a7009c00b505b401b502b300 -9700b300b500b400b501b400b508e7009701e7009a01b300b501b401b500b401b500e700 -b500e701b506e702e800b500b400a300a401a3009900b503a4009a00b501b400b5029b00 -a400b500b402b5005900b3009700a900b400b5018d00b3009b00a4009b00b500b401b501 -b400b5019a00a700e800b400a9009c00b503b401b501d100a4009a00d0007b0016003100 -4b002c002d003100320087008200880082008800540034002d002c01640063016e006301 -62002d0037002b00340055008200880082008800540034002d012c003a002d0054008800 -82008700820217002d002c002d003a003100870082008800820234002d002b003a012d00 -350082028800540087002e00480049004200640049002d002b0039013800390138002b00 -2d012b002d0062003e004a004800620039002d001c0042003a012c002b002d013a003800 -2d012c003a022c002d002b002d012c003e002c008700820187008200880054002d002b00 -2d003a002d00340054008800820324002c002d002c00640063016e00620063003e002d01 -2b00350082008800820088008200870024002d012c003e002d0018002c003a022c002d00 -2b002d002c003101340082038800540034002d012c003a002d0018002d003a022c002d00 -4b007d00b300b400b51cb300e7003c001d0030008d0032001d009b00e7003c001b00e200 -a7003c003000340059001d0030001d00a300b400b500e700340030013400850032003400 -a7001d003001a400e70086005900e7003400840059009a019c019900a3009c00a9009900 -a3009900e7001d008d00a300b500a7009700a70099009c01a400b5039c003c0030005800 -9a003401a900e800b500b401b5029700300059001d008d0030003400d1005901e7003400 -30001d0030003400e7009a003c00a300890059003400a3009900a3018d0030009900b300 -e8009a01e7003c0059009a00b500e800b50059008d0089003c009b00b500a40097001d00 -a7003c0084005900e700b500b400b503b3003c0089009900a400a3003400e700b504b400 -b500b3008d003000a2007b00160032004900170116001c0230003a00310013002c001700 -2c00420062006f0170006f01630028002b0012001c0258004200310013002c0017010a00 -17001c0013001e002d013a001c001e000a002800170028000a0017001e00130031021300 -1c00170016002a00170113001c0031002c003a0032001e0038003e0239003e002b000a00 -63027000630070006200280017003a002c00480039003a003e012d001700280040003600 -370017014a00170112002b001701380036003f002801160017002a000a0017011c001900 -31003a0030001c011700160017002a0016001c0130002c003a002c0013001c0017003000 -420063006f0170006f016200280017000a001c013000580042002c0019001c0017002a00 -120017011600170037003d0037002a0017032800120017001c012c003a00310013001c00 -170228002a000a002a0037013d003a002b004b007d00b300b400b51cb400e7003c008b00 -3c008900f8008500b300e7005900300097005901e7005900e2001d003c005900b501b400 -a700340059013c003400a7003c008b003000a20030009a0099003c00b500e7003c005900 -a3003c0019003c0030000f003001580030028d0019003c003000850034003c0030001b00 -30001d003000e700b500ab00e80085001b003c009a00890097003c00e800b503b401e700 -a2001d008b003400e2003401e200590034003c00320085001d0059008b00b3003400a700 -e8003c0086008b00850019003c00300085001d0034003c0230005900340130009a00f200 -8d003c00e700840059018500300032003000e7003c0059009b00e800b500b400b501b400 -b500e70034003c0030008d00e7002400b504b401b500e70085003c003000780016003100 -4b00120017023a004200740042013a00170012003a0075006d006f017f00700242002c00 -4200300012002c0074012c001701120017010a00170128003d013f000a00170212001701 -0a0017002800400036003d001700160017003a002c00420058002c0058003a0037004000 -f700710038023e006e00640042003a0064007f006d007f006e00700062000a002c009e00 -4a003e014a00380064013a017400420037000a004a007500310017021300170037013f00 -0a0017010a0117002800120017013f0037003d0017001200170116000a00170028003a00 -6400740042013100170012004a00a10067006f0170016f006e0042002a0042002c001200 -37009e00740028001701120017000a0017001600170028003d013f001700160017011200 -17020a002b003f00370117010a004a0030003a0042002c0042003d0037004000f7004a00 -4b007d00b300b400b51da90030003c01f2003400a300850119001d0085003c009a00e700 -b300890058003c009700b300b401b300e7003400b3008d005800e7003c00850030003c00 -8400e70059008d00e700e800b5028b005900e7009a003c003400590085003c009a00e700 -8d005800f2003c001d00a300b7003000320059013400e700b401b50097003400f200e700 -b500e800e700b506e7005901300059011b01a80034003c0030005800340085005900a700 -97003c00b503e700a3003400e200e70034009a00f2001d003c00f2008d003c003000e200 -3400a300a8003400e7009a005900350085003400a30097003c00e700b500e800b505b400 -b500a90030001b00e200e700a3003400b300b506e8003c001b008b007b00160032004b00 -17002c002a002c004a00420076009d0071012c007100f800f70063006f00630064006300 -7f006800f7004200710042013a00ae00740037002a002c0028002c0128002c012d003f02 -2a002c0217002c012a002c01640037003d002c0375002c00f7004200f700710076006400 -e60071003e00390048004a006401420071006e00dd003a00710042007f00640071002c00 -a60071003e014a003e006401f800710074009d003a0071004200e6003a002c043d004001 -28002c012b002c012d0028002c0140003d003f002d0017002c0542006400760171013000 -42007100f70063006f006300740063007f006400f7004200f700420071003a00e6007400 -2c0228002c022a002c013f022c0017002c0128002d002c012b00370040003d0037002a00 -2c002800310074003a00f7004a00f700420077006400e60071004b007d00b300b400b51d -84001b005900f2005900190030002f001d0058003c001d0085001d00300059001d002f00 -1d005900e700b300e70158001b008b00a3003001590034001d008b00e70159008d00e703 -9a001b00300059003c011b0034003000190030008d003c001d0030003c00590030013c00 -190034003c003000f200e700e800e70030001d008500e700b502e70086008400b5041d00 -34001d003c0019008c001b003000190058001d003000190030001b00a30097003c00e700 -b501e800e70034001b003400e2001b003001850030013400850019008d0019009a003400 -a300e700b50086003c009700590030001d003c00b503a9003500b501b300b50184003400 -59001d00a90084005900e700b50059008600b503a4001b00a20019007800160032004b00 -4a0042003a0042004a00420271003a004a0042003a004200640070006e0077006e007000 -680042013a0042004a004201640071003a0042014a003a0042013a004201640042014a00 -3a0042023a004a013a004400420064003a0042013a0042023a004202640042004a004200 -640072003a0038003e0017000a006300660028000e002b006f0062002d00170012001700 -480038003a007200640042004a004200740042023a004a0042013a004202710042007400 -42004a003a004a013a004a0142003a00640142014a0042003a004a013a00420364004200 -3a004a0042013a0070016e0077006e007000640042004a003a004a004202640042003a00 -4a0042013a004204710042023a0042004a0042003a004a01420271003a0042053a004201 -640142004a0052007d00b300b400b51cb400b300e701b502e700b306b501e702a3008401 -85008d00e701b401e705b50186005900b501b402b501b400b500e700b505b400b505e703 -a700840186008d00e701e800b501b401b5003c00a400b504e70ab301e700b300b400a700 -3400b300b400b504e700b507e70359008600b300b502e801e703b5038401b500b300b500 -b400b501e702a4003500a400b500a9003500e800b504e701e9007b00160031006b001700 -2c0017002c0017002c003d003f003d0017002c0017012c0062006f006300700063006f00 -630017002c0017002c00170037003f004000370017002c0017002b002c003f0040033f01 -28002c0017002c0017002c00280017002c0028003f0040013f00400137002c0017002c00 -170028003d0140000a002c00380039003e032b0028006200660062000600620066004000 -28002a0017002c0048003e004a003e00390038002c002800640037003d002a0028002c00 -17002c003f0040013f0040003700400028002c00280017002a0017002c0017002c002800 -3f0040013f0040013f0028022c0017003d00370040002b0017002c0017002c0028006300 -6f006300700063006f0062002b0017002a002c0017003d00370040002b0028002c001700 -2c0028003f0040013f0040013d002c0017012c0028002c0017002c00170036003f004001 -3d0040013d002b0017002c0017002c003d003f0128002b004b007d00b300b400b521b400 -b500b300b400b503e800b501b400b500b4019b0059028600b501b402b502b403b500a900 -b501e800b401b501b400b504e701b300b509b400a40059028400b500b400b502b401b500 -a900b503b401b50eb400b500a900b500b403b50ea900b502b400b515b300a900b502a900 -b507d0007b00160031006e001200170212002b003f003600370017011200170028006200 -6f0170006f0163000a00170212002b003f00360117011200170028003f0036003f003d01 -37003d000a0017021200170028000a012800400028003f0037003f003600370028001200 -170028000a0037013f001200170038023e0039011701630066016f0066006f0062001600 -0a01170039013e003802280012003d0037010a00280017001200170037013f0037003f00 -37003f000a00280017000a01170028001200170028003f002b003d0237003f000a001600 -1701120037003d0128001700280012001700280063006f0170006f016200170016000a00 -2800120037013d00280017011200170028003f0036003f003d0137003d00280012001701 -120017000a0112002b003f0036003d003700400036003d00280012001701280037013f00 -120017004b007d00b300b400b51eb400b5019b00b300e700b506b400b500e800b500b400 -b500b400b500b300b502e800b500b400b502b400b500b400b501b400b500d100e700b400 -b500e800b501e700b500ab00b500b400b503b300b504b400b500b400b501e800b300b502 -b401b501b300e700b5039900b500b402b500b407b510b409b502b402b503b400b501b400 -b50fb402b502b400b503b400d0007b0016003100720017002b0016002c0017002b003f00 -370038001600180017012800380063016e00620063003e0017002b0016002c0017002b00 -380037010a002c0017023f0140003d0037022800170016002b001705380037003f003700 -40003f012c001700280016002a0037013f00280017002e00390048003e0039003e002b00 -17003e0062024000630038001800280017002b00480039003e00480039002d0017013f00 -3700380017032a0037003f0040003d003a0037003f0017002b001701280016002b001700 -280017003700380037003f0040003f0128011702370138002b0017022b0017003e006300 -62006e006200630039002b00170337013f002b0017022c00160040003f00400037003d00 -380037002b0017032c001600170128003d013f00370040003f01280017002c0016002b00 -37003d01170018004b007d00b300b400b51de800b5018d005900a3003c008600b500b401 -b501e700b300b500b300d100b300b500e7003500e700b300e702b300b50084009700e700 -d100e701e800b500b400b5008b003400e802b502b30097008400b5009c001d008600b500 -e70130009900e7003c00e800b500d100b300b500b301d100b300b400b502a3005901e700 -b50184005900b501b401b50bb400b503b411b505b400b503b400b508b400b503b401b503 -b400b503b401b502b400d0007b00160031006e00720577007500640072056e01d9007700 -6e00720375007201770075007201750072026e0075006400750072057500720575007202 -6e00750064007500720364007500770072047501720275006e017e006e027205ca007d00 -72006b0072016e0077006e0072046e0075006e0072007500720075007205750072057500 -64006e01720273007200640075017201750072036e007500dc0075006e00720373007200 -64007701720577007500640072037500720575007201750072026e016400720375006400 -750172017a007d00b300b400b51db400b300a7003400e20059000f003c00e700b300b400 -e7003000340030003c009700340030008d0034001b0030008d003000340030008b005900 -3000b3008b001d008b0030003400b5028b001d0030008500340097003c008b008d001d00 -a300b300e7003c009700a9003c003001a2003c01e2005900300185008b003402a900b501 -b3008b0019003000a900b5009a003500e701b50db402b501b400b525b401b503b401b508 -b401b502b400d0007b0017003200720089048b008c009600850089018b0089019c00f700 -9800af009800f7008d0089048b00960185008b0089008b018900f7000700f70089018b00 -89028b00890af700a500850089048500a200f70089008b0089018b009a00890375006e02 -7e006e00750089049a008b008904f700980071008b00890371009600f7008b005a008b00 -890b8b008901f700a500850089018b0089018500a500f70089008b0089039c00f7009800 -b100960085009a00890485009f00f70085008904f7009f00850089018b0089028b008909 -8b007300a50085008904f700a5007300890161007d00b300b400b51ef2003400a700b300 -3c0085003c00e800b400b500e7003c0059003c00300085005800340059008501e2015901 -a7009a00e7003000e701850034005900b300b400b500e70058008500a70030003c00a200 -3c009700e2003400a300b300a8003400e70059008500a3003000e700a3003400b3008500 -58008d003c003200a3005901b5033c0089003400b300b5003400a400b525b400b502b401 -b526d0007b0016003100720089008a008d0089015a00b200f5008b0098008900a7008901 -9c008c009600e000a200a5009c008a018902f80007018c0097008900a7008901f700b100 -850089009a00ee0097009c0089008d009c008a00890097008b008a008100d100ed008a00 -9a008c00f200850089009b008d0089018500f5009f009c008900c9019b008d009a008b00 -89017e026e02720089008a0089038b008a0189029f00b100f800a20089009b0089018500 -a800850089008a00ee009a009c008900d3008a0189009a008d008901a700ed008900a200 -f700b1008c0089008a008d0089015a00f500b20097008d008900b00089019a009e009800 -b100b000a5009c0089038a00f800b2009e0098008b0089009c0089019e00070085008900 -9c00d2008d009c008a0097009a0089018d008902ed00e7008a008d009e00e00085008900 -9b008d008901f700f5009e00a7008a007d01b300b400b51cb400b50059008b00b501e702 -b500b400b500a3001d003c0059002f001b0034001b0097003c005900340085001d005900 -9a00a300590030008d008b001d0034003c00a700b400b500e7001d00580059003c003000 -59001b009a0059001d008b00a700590030008b003c013401970034003c009a0030009700 -34005900300059001900a300b500b400b500b300e7033c008d00e700b504b400b524b400 -b526d0007b001600320072008b005a009a00970089008500b201f8008d019a008901a500 -ad00dc01770196008900810089008a0089005a00b2000700f8008b019a0089008b009e00 -0700f7008d008b009a008d00970089008b009a008901980097008901b000970089009700 -f700b10085008b028d008b00f800ba00a1008d0089009c009a008b01a300970089008b00 -7e013e002d003e006e0075008b0089018a0189009b018903a600e000f7009a019c009a00 -89009e00f5009e0089008d00a30097008d0089008d009700890198008d0089008b009a00 -8d0089009700f7000700f7008b0089008d018b00f800b900a600850084008a009c005a00 -8900da00ad007e00dc007e00770096008904f800e5009f008b0089008b00a3005a008900 -9e00b20071008b0097008b008d00970089008b008d008b005a00980097008901a7009700 -89009700f700e000f8008b0097008b02f700b2009e00970089007d01b300b400b51d8d00 -3c00b505b401b500a30084008d0185008b0085008d009a00a30084008d009a0085019a00 -a300840085009700860084008d008400a400b50284008d008b00e7009700840086009a00 -840085008600a70084018d00e70084008d0086009700840085009a008500970086008d00 -9a0059003400e700b400b500b300b500b300b500e70086005900e700b300b400b503b402 -b504b400b544d0007b001600320072005a00850097005900890085017101850059005a00 -5901ac006e01df007701720058005a0056015901f7007101850059015a00f8009e007101 -8b0089015900850089008b0089005a008400970059008900850159005a0085007100f700 -710059009700850059008b007100f70042008500890059018b00970159005a0085007200 -77002c000e002d006e00720056005a005602890159047100f70042008500590089005900 -85007400f8007100850059008500580089018b008900850197005900890359008b007100 -f700710059008b01580085007100f7007101850059018900f800dc006e007700df007701 -72005600590156005900f800f7007100850089005901890059009e0071018b0089015900 -8b0089008b0089005900890097003c00890085015900890085007100f7007100f8009700 -5a0059008b007100f70042008500890052007d00b300b400b51d8600b300b400b501b400 -b502b400b501e700b501e800b500e701b401b500b401e701b500b400b501b300b501b300 -b503b400b300b501b300b502b400b300b501b401b501b400b502b400b502e700b5023c00 -30009a00b500b400b500b400b500b400b5018600e700b501b401b502b402b504b400b519 -b400b503b400b524d0007b0016003200720012000e000c000b010a003f003d003f003600 -2a0012000b000e0049006e003e0071003e00700064000b010c000a0037013f003d002a00 -0e000b000e023d00280037000e0000000c0000000b0200010c000b020e00120000001200 -0b003d00290036000e0100000b0136003d003f000e000b021c0030000b0000000b016400 -6e0038002d003e006e004a000b03120130001c000b0100000e003f00370036000e000b02 -0e003600280036000e000b040e010b010f000e0100000e010b000e00370028003d000e00 -0b010e012a003d003f003d002a000a000e000b00120064006e003e0071003e006e004900 -0b0000000c002a002c003d013f000a000b000e010b013f00270036000e000c0000010b02 -0e0000000c000b010e010b020e003d002700360012000f0000010e0036003d003f001200 -0b004b007d00b300b400b51de800b300b400b501b400b500e800b504b401b500b400b300 -b500b404b500e700b300b403b506b401b500e700b401b501b400b502b402b500b400b501 -b401b500b401b500b401e703b504b400b500b400b501b401b501b401b514b400b509b400 -b500b400b52bd0007b00160031006e0038003e0139013e0064027700620039004a007400 -6d0070006200640062007e006e0064004a003e0176006400620040003e01390038003e01 -62023e0039003e01390048013e0038003e0539003e0162023e0038006400480064016201 -640042003e0039003e00640048004900640077007e00df007e00dd02750039003e007500 -3e014800640048013e004a0064006300620064013e0138003e0062023e0039003e013800 -3e0048003e0a620239013e013900620064026e00620038004a0072006e00700062007200 -64007f006e0064003e0048006200770062023e0239003e0162023e00380039003e003900 -48013e0038003e0062003e0038003e0139003e0164003e0062003e003900640048006401 -62006401490069007d00b300b400b51eb3008d009700e800b5008d003c008600b501b402 -b3008400b500e7003c00a900b500e8009a008b0059009700e700b505e701b50497005900 -a400b5005900e700b5015900e700b504b30097008400b504b400b50084008b00e2008900 -b506b400b508e800e700b5048b01b5023c008d00b507a3005900e700b502b300b502b401 -b5009a008b00b502a7003c00b523d0007b00160032006b00170028000a00170128007401 -770064003f002c0028004200640070006d006401dd007e006e0042002700370064004000 -3f0137000a002800170128003700380037002b0017010a0017003e0136003d0041004002 -3d002a0017023d01370028002c0042003a0174003f00400042004a002d0039003e017501 -2c004200ac00e6007e01df00dd0075002c002a0042001700480039003e0164004a004201 -40003f0074003a002d001701280037013f000a002c000a0036003d0040013f003d012a00 -48003e00170128000a00280037022801160017012b00710064007600740037002c014a00 -6e00700064016e00dd007e00640042002a003f00740040003d003e002b00170228000a00 -3f003701280017002b000a00280039003e0036003d0140013f003d00270017010a003f00 -37010a003a0042004a003a0074003f0064004a014b007d00b300b400b51cb400b5008d00 -3c00a700b30059001b0034009a00b501b400b3013c009700e70097001b00a900e7009a00 -3c00a7005900850059008d00b5038d0030003c00b500b400b5023c002f00b300b5003c00 -8d00b5013400a300b504e7003400a700b500e800b5038d003c00a3001d0019008b00b503 -9a00590085009a005900a700590085008b0059008b0159019900b502e700590034005900 -a700e70059008400e700970059008500e7008b00590084009a0030008b005900e7008400 -59008900b501b4018d001d001b009a00b500e7003400a400b523d0007b00160031007200 -120028000a001700160028003a013e003a003d0071003a007200640070017f0070007e00 -6e0049002c0042003e00740042002b000a00280117000a0028013d0037003d0028001600 -17023e0048003600410043004402410036000a0028013f00370128002c0042002c003a00 -3f00740064002c01380139004a0049004a003a01a5009f00ac00b2000800a10073007100 -2a0042003e024a00380064004a002c002d004000710038003a00170028000a0028003700 -3d00370028000a01360041004402430041003d003e0039001700160017000a0028003700 -3d003f00170228000a0028003a0042003f003a0142003a0072006e0070017f007e014900 -6400170071003e0071006400280017000a00170028000a0028013f0036003d002a000a00 -17000a00280039003e003d00410043004401430041002a000a0028001700400036003d00 -28002c0042002a003e003d00760040003a002c004b007d00b300b400b51cb400b300a300 -3000b300d10059003c008d00e700b501b400b5008501b5015901b300b5003c009a00e700 -300159009a00b500b400b500e7003000a0008d00b500b400b500e800b5008d005800b501 -59008b00b500b3003c00a300b400b501b400b5008b005900b300b501b400b501a3003c00 -a7009700320030009a00b5029a001d0085003400f8003000a30034003c00340085001d00 -f800300085003c00b501b400e7003c0059013c00f2003400a800970034008d0034003c01 -8d003000970030018d011d0059008500e700b502840034003000a700b50059008b00b506 -b400b51ab400b500d0007b00160031006e0016002c0028011700280117003f0037003f00 -17002b004800690070017f0070006e0148002b00280037013f00370017002c0017002b00 -17002b013f00370038002b0017002b00280017003e0048003d0041004300400144004300 -3d0017002b0028003e00370038002b0016002a0017013d0038003f000a002b0039024800 -3e012b00170072006e0075017e006e00720017022b003e014800390138002b0027003f00 -3700380028002b010a002b0037013f0028023d0041004400400143013d003e0128001700 -28012b00380037003800280117002c0017002c0028002b003700380037000a002b004800 -6e0070017f0070006e006400480017002800380036004000280117012b0016002b002800 -400037003d002b0017002b0017002b00390062003d004300400244004300360017002b00 -1700400037003800280017002a0017002b0037003d003f0017002b004b007d00b300b400 -b51cb400b300a3003400b300e2003c008b00b300b5043c009700b5015900b500b400b300 -3000e700a30034002f009700e700b5028b003c0019005900b500b401e700e2003c009700 -e7013400a400b500e7003000b300b500b400b5028b005900e700b500b400b501e7003c00 -9700b500a900a7009c00b500b400b50159003000320034008b003c003000850030003400 -320034003c008b0059008400b502e7001d00a2008d005900a8003000e2003c008900a300 -30019700a7008b0059003401e2003c0059001d00a300b5039c00b300a300e7008d003c00 -e701b505b401b501b400b501b400b511b400b500b400b500d0007b00160048006e003e07 -6d003e0062003e0162006e0070007e00dc007e006e007500640048003900620064006200 -3e00480138003e0048003e016200640040003e0048003e01480062026801620063006800 -440040003e0262006400400048013e01480062003e00640048003e004800620064014900 -64003e0039006e0070046e0048013e016d00620064016200480264003e00620048003900 -3e0262023e0062003a0040004400680062016400440040006d013e0462023e0048003900 -3e036200640040003e0048003e0062007e006e01dc007e006e006b006d003e0162016400 -3e0448003e0162023e023800480062014000680162006300680044003e0362023e014800 -380048006202480150007d00b300b400b51da30034015900970034019b00b5043c009700 -e800b5005900e700b300e7003000e7008b00590097003400a700b401b5009a0034005901 -b500b400b500e70059003401a3013500b5018d003c00b400b5043c008d00e700b500b400 -b500e80059008400b500b400b500b300b500e800b500b400b500b3003c0034005900e700 -99005900e7009700340032008b00340085003c005900b501b400990034013c009a003401 -5800a300340197009a00340186003c009a003c0059003c0034003c00a900b400b505a400 -3400e700b300b500b402b503b400b517b400b500b400b500d0007b001600320072000b00 -0e0512003d0027002c000e0112005a00f7009800e0009600f70089000b000e0012002a00 -3601270012000b000e000b000e000b000e003700280036000e000b010c000b0038002800 -3d004300400028003700440043002f00200019000e003f003d0112021e00240034002400 -580024010d000e001c0030000b0012000b0164006e006400490064006e00640012010000 -0e0012000b0030001c0012000d0024013500340124001c000b0012000e0037003f003d00 -1100190020002f004300440037002a00400043003d00280038000e0012000b010e003600 -28003d0012010b010e000b000e002700370028002a0012028b00f7009600e00096008500 -590012000e013601370012000e0012000e000b000e023d002a0036000e02000012003800 -2b003d004400400028003e0043012f00200010000e003f003d0112000e0012001e002400 -350024003c0024014b007d00b300b400b51cb400b503b300b5079a008400b502e800b500 -b40084009900b300e701b501b401b500b300b500e700b504b402b5005900a400b5015900 -a900b400b501b401b5008401b5039b005900b500b400b502e801b500b400b502e701b501 -b401b300b500b300b500b400b501b300b400b502b302b400b300e701b503e800e701e800 -e700b500b300b500e702b500b401b5045900a300b501b403b50bb401b511e800e9007b00 -1600310072000b0000000c010002120036002a010e0000000b005a0071009800b1009800 -710089000b0000000b002a00270036000a0000050e003d00270036000e0000000c010b00 -38002800360043053300220021000d003f002d0031001f02540088029400880119000000 -1c0030000c0000010b00640070002c000b002d006e0062000b0000020e000b0030001c00 -0000190088019400880254001f0231013a000f0020002200330043014400430236000e00 -380000000b0100000e003d0027003d000e0000050a00360028002a000002890085009800 -b10098007100590000010e002a00270036000e0000063d00270036000b0000000c000001 -380028003d00430244004300050023011a000c0042002d003a001f025400910088019400 -88014b007d00b300b400b51cb400b503b400b505b400b501e701b500b400e800b500b400 -b500e800b503b401b502b401b503b400b507e700b500b400b507b401b500b300b507b401 -b501b401b501b401b503e800b500b400b508b300b500e801b502b401b503b402b503b400 -b503b400b50db400b501b401b500b402b512d0007b001500320072000e00000511003d00 -36010e0100005a0074009600080096007500960000010e002a0136000a000e0100000e00 -00000e013700280036000e0000000e01120038000a003d00430244014300230121000d00 -4a0052004b004f005b018f0090008700820087009000910019000b001c0030000c010000 -0e0064006e002c000b002d006e00640000020e000c00000030001c000000190094008800 -870290008f005b014f004b006b004a000f0021002301430044004301440043003d001700 -38000c0000000e0236002a0036000e0100010e0000000e00270036012a000e0000017301 -96000800a5007500730000010e00360029003d000e0100030e013d00270036000e000c00 -00000e01380028003d00430244004301230120000b004b00520147005b018f0091008702 -900145007d00b300b400b51ee801b507b400b500e700a3008d00a700b400b501b401b506 -e800a300a400b500a700a300b502b400b507e7009a009700b500e702b502b400b500b400 -b502e7009a00a900b501b402b300e800b500b401b502b400e800b3008d00b500e700b508 -e7009a00b503b401b500b4059c00a400b5069900a400b5065900e2009a00e200b5059a00 -8d00a700b300b50eb404b5009c009a00d0007b001500320072000b0000030c0000000e00 -3d00270036000e00000164006e01dc006e0172000e0000012a0036010a0000050e003602 -0e000c000b0000000b003100120028003d003f0036003f0040002f002300220021000c00 -4b00520047005b004c018f009100250000000c0090009100190000001b00300000021200 -6e05640000030c013000190000001900910090000d000c00540090008f005b004c015200 -61004a000d002100220023002900400037003d00400036002a000a0038000b0000000c00 -000136002a0036000e000005270036012a00000272006e017e006e01640000010e003600 -28003d000e0000050e0036002a0036000e000c000002380017000a003f01360040003f00 -2f002300220020000c004b00520046005b004d0047008f00920024000b00190091009000 -4b007d00b300b400b51cb407b504a7008b0030003c009a019700e7009a02a900b5049a00 -3c00a40097008b008400e700b500b401b500b300b501b401b5019700340030009a003500 -1d008d00b505b400b500a900970059009700b501b401b500e20085008400b401b500a700 -9700a301a7001d009700a700b501b400b5049c0099003c00b300b400b501b400b3008d00 -9b00b500b3008400a700b50086005900b504e8009a003500a700b502b400b500e7005900 -8d00850030003c00e700b401b500a900840030003c009a00a3009700e7009a02a900b503 -a9009700a300e700a4009900a700b500a3009900a3008b00300098007b00160031007200 -0b0000030c0000000e003d00270036000e00000149006e017e006e0164000e000c000000 -2a0136000a0000050e003d00270036000e000002120038002b0037013f003e003f012a00 -2300220020000c004a00600052004c005b005d008f00900054000b000f00940091001900 -00001b0030000e0000000e014b006e044a000b000e0000000e00000130000a0000001900 -910090000d000c00250091008f004d005b005d00470061004a000c002000010023002a00 -380040003f02370028003800120000000e0000000b00360027003d000e0000010c000002 -0a0036002a0100000c00000064006e017e006e0149000b0000000e002a0136000e000005 -0e003d002a0036000e0000000e000b01380037013f00380162003d001a00220120000c00 -4b00600052005b004c005b008f00910024000b001b00880091004b007d00b300b400b51e -b401b502b400b5049a002f003400850059003c00340058003c001b003c005900b501b400 -b500b3003400a300b3003c0030003400e700b400b501580030013c00b5033c009a003c00 -9a008b005900e700b5015600b50499003c002f008500b501b400b500850034008500a400 -b502970019003c003000a3001b003c003000a9009b008400e800b500b400b50186003c00 -1b009700b502a900a30030009700a300a20030009a00b3009a003c00b504e70059008b00 -b300b502b400b5008d005900e700590019003c00b500b401b50097002f00340085005800 -3c003400590034001b003c005900b501e8009a0030003c003000970034003c0034008500 -34003c003000f800300032006b0017003100720000010e0000020e00110036002a003600 -0e00000149006e002d0032002a006e0064000b0000000e002a0028003600270000030e00 -00000e003d00270036000e000d001a0019000b00380063006603670037002a0023000100 -21000d004a00600052004c005d018f009001870003009101190000001c00300000035a00 -7200960075009600740058000005300019000000190091009000870055008f0091009000 -4d005d01470061004a000c002000010023002a003f006601670063006600630038000e00 -19010d000e00360028003d000e0100030e00270036012a0000010e0064006e0028004a00 -2d006e00490000010e00360028003d000e0100040e003d00270036000e0019001a001300 -12003e00630166026f0037001a002200010020000c004b00600052004f005d005e008f00 -91008f00870191014b007d00b300b400b51eb400b504b400b503e7003000a000a3003400 -e2009a003c008501e701b300b500b400b50097003c00e700b400e70059008b00b500b400 -b500a90059029700b5033400a7003400a3003c009a0084008600b507e7003400a300b300 -b502590034008d00b5039a003400a30034008500f800e7003400a300b301b500b402b501 -a7003400e700b5029a0034001d003c00590030013c00a3008b005900b501b300b400b500 -a9003400e700b504a7003400f200b5005900a3008400b503e7003000a3013400f2009700 -3c00f8008500e700b300b5023c001d0030001d003c00300134003000e200a70097003400 -a3005a007800160032007200000612003d0027002a000e0000000b0064006e003a003400 -2c006e010b0000012a0136000a0000050e0036020c003500260054000f00380063016603 -3f002a002300010020000d004b00600047005d015b008f00910190009200910119000000 -1c00300000038b00f7009601980071008b0000020c000001300019000000190092009100 -90009100920090008f005b005e004c00520060004a000c002100220023002a0037006601 -63016600630038000c00540026010e003d0027003d000e0000040e002700360027002a00 -000264006e0028004a0037006e0049000e0000000e002a0036010e0100040e003d002800 -36000e0026020e003f00630166033d001a00230022001a000b004b00600047005d005e00 -5b008f009200910390004b007d00b300b400b528e700590019003400e200340030003400 -85001b0030005900b500b400e700b400b50097003c00e700b300e7003400a300b401b500 -b30084008b0084009a00b5033c00300059008500190030002f00e7008401b501b400b502 -d1003000e700b401b501b400a40059008600b501e7003c00300059002f00340030015900 -e7003c009a00b500b400b502e70097003c00e700b400b50259008500b500e7003c009700 -e7013c009900b503b300a4003400e700b503e7003400a300b508590019003c00b3003001 -320085001b0030008500b500b400b50186003001f8003400300034013c00300159001900 -8b001c0078001600320072000b0000020e00000112003d0029002a000e0000000b006400 -6e006400750064006e0064000b0000012a0036010a0000030e0000000e003d002a003600 -0c0026020f00380062003e00120163013f002a002300010020000b004b00610046005b00 -4c005b005c038f0055008f0015000c002a00300000000c0000000b0072006e0471000003 -0c00000030001c00000015008f005c018f005c025b0047005b004b0061004a000c002100 -010023002a003f006300620012000a003e00620038000b00260200003d0028003d000002 -0c0000010e00270036012a00000264006e006400750064006e00490000010e0036002900 -3d000e0000000c0000043d002a0036000c0026020e003800630037001100120063006600 -3d001a002200010020000b00520146005b004c004d005c008f0055005c008f005c014b00 -7d00b300b400b529e702b301b500e700b300e700d100b300b500b400e700b400b500a700 -3400b5008d0085003400e700b505b300b504b300e800b502b300e800b4003500a900e800 -b502e800840059008500e700b504e800b300b401b500e700e800e70697005900b500b400 -b500b400b5009c00840034009900b300b400b502b300e700b500e800b500b400b5008d00 -3c00b504b4009b003400a300b50359008600b503b400b503b400b500e700d100b400b500 -e700b300b500e700f300e700b500b400b502e700b300b501b300e700d100b300b500e800 -ab00e700b500d0007b001700320072000b0200000e000c0000001100360028002a000e00 -00000b004a006e01dd006e0164000e0000012a0028003600270000030b010e003d002800 -2c000b0025002601120038006201110012006300660037002a002300220021000d004a00 -6000520047005c005b004d005b005c0147005c0115000d001c00300000000c000e016400 -6e03700049000e0100020e00300019000c00190055005b005c005b004c005b0147005b01 -52005f004b000d002100220023002a003f0063010a0012003e00630038000b0026012500 -0b002a012c000b020e0000010e00270036012a000e0275006e017e006e0164000b010e00 -360027003d00120000030e000b0012003d0027002c000b002500260025000b0039006300 -38001100120067006f003d001a002300220020000d004b006000520047005b0247005b02 -4c005e004b007d00b300b400b527b402b500b403b502b403b503a900b50086005900b300 -b400b502b400b507b400ab00b500b401b501b400b300b500b402b50159008400b300b501 -b402b500b401b500ab00b400b502b400b504a900b501b402b5009c0059008d00e700b401 -b502b400b503b401b500e700b500b401b501b400b500a900b400b503a900b502b407b500 -b401b503b400b500b400b500b400b505b401b502b401b503d0007b00160032006b005f00 -5d004700150000010c00110036002a0036000e000001580072007500a600960075007300 -00010c002a01360027000e0000000e000b005f005b0047005200610052004f008f009001 -5f0050006d0063003e0166013f0019002300800126005a00570190089100540026008100 -30000b0000000e000b0064006e002c0012002d006e0064000b000e043000810054019009 -570087005a0054008001230019003f0066006300620040006d0150005f008f0090008700 -5f004b0061004b004f0047005f000b0000000e010a0036002a010e000001730075009600 -da007500720071000b0000000e0036002a0036000e0000000e000c0015005f005d004700 -4b006100520047008f0090014f0069006d0062003e0040006700660037001a0023008001 -26005a009300570090088f0061007d00b300b400b527b403b502e803b501b400b300e700 -b501e701b400b500e700b300b401b504e700b507b400b301b500b400b506e702b300b500 -b401b502b300b500e800b500b401e700b404b500b401b505b300b501b400b500e700e800 -b500b401b507b400b500e800b501e701b400b506b401b507b400e700e800b500e701b403 -b505b401b504b402b500b400d0007b00150032006b004c015e00150000000c000e013d00 -27002a000e0000000c008900f7009800b1009800f7008b000c0000000c002a0136000a00 -0e0000000c000b004f004c005b005200600047005b008f0090008f005b0050006d006f00 -63032b0010002300800126005a01570090058f0190012601350030000c0100000b006e01 -2c000b003a006e0064000b0000000c010e0000003000260290018f0090058f005a009300 -58002600800123000d002b0063046d005100470090018f0047005200600052004c005b00 -47000b0000020a002a020002890085009800b10098007300590000010e002a0027003d00 -0e0000010c0013005d004c005b005200600046005c008f0090008f004f0050006d016303 -0a001a002300800126005a005f00570090028f00900552007d00b300b400b53559003c01 -9a0059003c009b00b50085003c00a700b50097003c00590084003c029c00b500b400b500 -850058019a008b003c019700a300590185003c0097003c0085003c0058003c009a00e700 -8d005902f200b400a4001d008400b50030009a00e700b502b400b505e800b50497003c01 -b300b400b500b400b300a7003c005900e700b502e7003c0086005900f201b300d100b300 -e701b300d100b300b501e702b5049a00340030009700340085008400b506b400b5038401 -3400e701b501e701d0007b00160031006b0047005b004f00150000010b0012003d002700 -2a000e0000015900f7009800a8009700f700890000022a002b0036000a000c0000010b00 -47005b00470052006000520047008f00900147004e00510069003e0327000f0021013300 -34004a004b015a0052034b0052004b0055008f0025013500300000000e010b0064006e00 -48003e006400700049000b000c0000010b0000003000350033002500900055004b005200 -4b0052044b0052004a00330121010c000a003e0369006a004e005b0090018f005b004b00 -600052005b004c004f000b0000000e01270036012a000e0000018900f7009700b1009800 -f700890000010e002c0027003d000e000c0000000b00130047004d005b00520060005200 -5b008f0090008f0047004e00500069003e030a001000210133014b025f00520257005a00 -520057008f0152007d00b300b400b524b400b50bb402e700590385003400a400d1008500 -1900a2008d00340097003000a20030003c003400b300b401b30059003c0059005800a300 -3c0059009a0030008d003c008b001d00970030003c00590030019a008d003c00e7003c00 -30019a00e7003c009700b3003400f80030009700e800b500e7008b005902850059018400 -b503a3005901ed00b501b400b500970059001d009a00b502e70034003c00970034001d00 -34011d003402300259001d00850030003400b50297001d015900a30034003c009c00b504 -8400b300b503e7003500850059011d0034013c001d0034007800170032006b004f005b01 -130000000b000000120036002a0036000e000c000000590085009600b1009800f7008500 -0c000e012a0028003600270000010b015c004d0047005200600052004c008f0090015b01 -4c004f00150012000b0012000b010d020b004a0061005200610060035200610052004f00 -5c0013000b001c00300000000c0000000b0064006e04490000000e0100010c0030001c00 -000015005b01520061004b00610060005f006001520061004b000b000d010b0212021500 -600047004c005b0090018f005b0047005f0052005b0047005c000b000e0000000e002700 -360028002a000e0000018b00f7009800b100960071005a000c000e012c0028003d001100 -00000b0113005f005b004700570060004e0047008f0090008f005b014c00470012010b03 -0c000d000b014b00610052006100600352006100520047005b004b007d00b300b400b534 -e70030029a003c0097021d00340059003c009700e7019a003001a800e700b501e7003200 -30001d009700e2003000e700840059008b0059008b001d0034019a008b0059009700b300 -3400a300b300340097008c003c00b7003200e700b3001b003000a300b500b401b3008d00 -85018b0185018d00b503f3003400a800b300b400b5029a0030008d00e700b503a301e700 -97003400e200970030003400f800320034003000590085008b0034005900a700b502e700 -30009a00b301a7009c00b5059900b501b4039c00a700b3013000a7009700a8003000d000 -7b00160032009300900091009000870019000c000f0012003d002a00360012000e001200 -71006e007e016e01720012022a00360128000e000c01820090009101940187005b008f00 -90015b004c015e005b004601470146015500460152014b0152004b0152004b0052004b00 -60005d0015000b001c00300012000b0013001700720075007e02770072000b000e001202 -0b0030001c000e0015004f0060004b0052004b0352004b0046004b005200460147014600 -470146015b014c005b0190018f0047008f00900094009101900082000c0000000c002700 -36002b002a0012000e00120072006e017e0075006e00720012000e00110036002a003d00 -11000e000000190082009000910194015c005b008f0090008f005b004c015e0047044601 -470146004b0052004b0152004b036b004b005d0150007d00b300b400b52fb403b5008d00 -30008b00e7008d001d0059003001340259003c00590134013c005900e700b5019b001d00 -85003000590130008b008d0030003c001d00340085003c005900a30030008500b300e700 -3000e7009a001b0059003c00890059002f008b0059003c0030005900e700b401e8003c00 -3401f80034028b00b502b30059001d008b00b300b501e800b5008d008b00e700b501ab00 -b400b5029c0034003c008b00590058001d003c003000590030015900300034003c00a300 -b5028d001d008400b501b401ab00b500b401b500b3008600b505e800e701590032008900 -b30034003c008b007b001600320093008f00910090008800190000002c0064006e007400 -6201490074006d0070017f0070007f006e007700480162007700640048002b000e000c00 -87009100900291008f005c008f0090014c015b0147005b004f0047014f0147005b015d00 -4c004f0050017d007800cc006a016e007d007a004800620164037700dc00df00dc00dd00 -dc00df00ac00480175003e006200480064024b007b007a006e006a006e007c0051025300 -4f004c005d005b0147004c004f0147004f014c005b014d0047008f0090008f005b008f00 -910088009001910087000c000e003a00640077006e0062003e0064006e006d0070017f00 -70007f006e007500390062017700630062001600000019008f0091018f0094015c018f00 -90008f005b004c005b004f0047004c004f0147004f005b004c015b005e0047004f005000 -51007d007800cc0069006a017d007a0050007d00b300b400b5349b0084008d00e7009700 -84018d0084008d018400a90086008400e70084029700e7029a0084008b00970084028d00 -e7008d008400a9008b008d02a30084008600e800e70034009a00a300860084009700a900 -84018d0197018400b501b401b300b509b300890084008600b503b4009c009b00e800b500 -b400b503b400a70084018d0285008d0084008d0085008d0089018d008900a300e7028d00 -8401b502b401b5048d00b5088402b300840089008b007b00160032004b00240190009400 -1c000e003a0042003700640037003e0017004a00620070006d0064017f006e0042001700 -48002d003f00400039002d0012000b00900091002401540094008f0047008f024c005d01 -530069016d00690250004f0147005d005b005d005000610153007b00520078006b00bc00 -7b00390038013e00770075002d004a00ad00de00dc00dd00df00dc0075002c000a004200 -170039003e004a00380064004a005300610053007b0072007c0053004e004f0050005d01 -4d004f0047004c00530069006d0069034e005d005b018f0090008f005b00870094005400 -24002500940088000b014201620040002d003e00170042006e0070006d0072006e007f00 -72004a0017003e00380074003f00380017000e001c0090012401540094008f0047009000 -8f014c005e005d00530069016d0069024e004c004f004c005b005d004f00510053006100 -53007b0052007b006b00bc0061004b007d00b300b400b544b400b5019b0030025900b50f -e700b50299009a00b300b504e800b512b400b507b401b501b401b503b400b500e800e700 -b502e700b502e700b503e7003c003002b300b505b400b513e700b3007b00150031005000 -2e0039006100520039003e006e0064006e007e006d00710031004a006400700062006400 -62007f006e004a01640177007e00620139003e00520061004800390049007b0052005300 -5f0061015200510169006d056900500051046c0069007c0079007c006b007d0078005200 -4e002e003e02620042002c003a006e007e007700dd006e007f006400f8002d0042003a00 -48003e02640049006100930072007d0050006e0051026c00510569006d05690051026102 -510053007b0049004801610052003e0039006e006d007e00770064014a0042006e007000 -620064017f00640042003100720064007e007700620048003e004800520061002e003900 -4b007b00520053005f00610052005300510169006d0162006d0269005101500051026c00 -6a007d0079007c007800be006b0052004e004b007d00b300b400b535b400b50de800b500 -e800b505b400b503b400b509b400b501b300b503e800b503b400b500b401b50db401b500 -b300b500b401b501b401b502b400b500e700b507b400b502b400b503b300b401b500e701 -b500b300e700b505b401b508b400b503e700b501e700d1007b00150032004b001f002400 -940087001e0016002b003e012800380048001701690070006d00640170006e0017002800 -3805280012008700bb0024001f00560093005f004f005f008f0087004e0251006d006200 -380162006d0051004e0047004f004e0251004e0269005000530050004e012e0039004800 -3e0038003e00170016006e00700049003e0064007000640017010a001700480038003e01 -39002e0053004e006b005300500069004e0251004e004f0047004e0250006d0063003801 -6d0150004f00600047008f015f004700930156001f0024008f0087000b00170039003800 -37013800390028016e007000620064006d0070006d0017001600480038002b003e012b00 -0a001c008700bb0024001e00570093005f004f005f008f005c004e004f004e0069006d00 -6200380163006d0050004e0047004f004e0251004e0251005000530050004e014b007d00 -b300b400b534b400b500b401b500b401b500b400b501b400b500b401b508b408b500b400 -b500b400b501b400b501b402b5019b00a3009701a7009700a700b5009700a900b3009702 -8d00a400b500b3008400e700840097008d00b503e701b503e800b5009a0086008d00b501 -a3008500b501e70059008b0084008600b500b400b5008601b500b300a4003c00a3005900 -a300b501e7003c00b300850097008600b500b400b503b400b50059009700e700b5098d00 -9b00b5008500b3007b00160032007b00870094008f0087001c0017002d00620448003e00 -620070006d007f006d0070006d003e016d0062016300620038001701870090008f008701 -94005c0047008f01870047005d004f0050006d006200120162006d00690047004f004e03 -690051026c0069006a015101490048006200640062013e016d0070006200480170006d00 -3e0248016200640062004800490051016a016901510269004e0147004e0147006a006d00 -620012000a0062006d0050004e004f004c0087008f005c004f005c0094008f0087008f00 -940087001700280038006200630062016d003e0039006d006f006d007f006d0070006200 -3e016201630162002d0017001e0087008f00940087018f005c0047008f015f0047005d00 -4e0050006d003e00120163006d00500047004e004f004e0047004e006900510150006c00 -69006a006900510150007d00b300b400b544b403b517b400b500e7005900340058003000 -8d001b008500e7001d009700850030021d008b00b3003c009700e700340059008b005903 -580085018d0059008b008500580085002f009700e7009a0034003c00b300e7008b005900 -9a003c008500a30159003c005900e7013400a40059019700a7008b0058003000b3003400 -59008400b500b401b503e7003c00850058008d00b501b400b500b400b5019b0058003c00 -8400b500590089007b001700320061008f01bb0087001c0017002d0039003f0037003800 -3e000b00120048006e0064007e006d0164001201380137003f003e0038002b0017005700 -8f009300bb018f006000470087008f014f014e0050006d00620028016200630062004b00 -49014b004901690050004e015100490052004b004f00470015000b001c00300012000b00 -0e0164006e003700280038006e00620012000b0100000b00120030001c000b0015004700 -4f0052004b0151004e02690049004b0049024b006200630128016d0151004e004f015f00 -8f005c004e005f008f02bb008f00870017002b0038003e003f003700380112000b006400 -6d0064007e0064006e00480012013e00380037003e012d0028001e008700bb0087009300 -bb008f00600047008f015f0047004f004e0069006d0062002801630149004b0049024b00 -4900690052004e016900490052004b005f00470050007d00b300b400b548b403b515e700 -3c00340058008b00f8003c003400f2001d00340019008c00300019009700e70084005900 -e700b3008b01e700850030008b0059001b0030003c015900580034008500f2003000e200 -9a0034003c008500e7009a003c00e200970034003c00970030008b0030009700f2005900 -8b00a90059003c0059013c0085003000e7008601a900b501b400b503e70030018500a300 -b506a4008d003c008400e70085005a007b0016003100530050005100530048003e026400 -63003e00620038000b0000000e0037002800420028003d000e0000012d0062043e003800 -4800530051005300510053004e00510052006101510269006d0063006d006f0066016202 -640162016d004801390062002c002a0036000e000b000e011b00300000000c010e006e03 -7700700064000005300019000c0000000b0012003d0028002c006200390048016d006205 -630166006f026d006900510053005000610250005301510153005000480039003e006202 -640062002d000e0112003d00270042002a0036000e000001380062003e00630064003e02 -48005300500053015102520061005f00510269006d0066006d006f006601620563006400 -48012e00620036002a0036000e000b004b007d00b300b400b54ab400b510b400b502b400 -b500e700300085001d0097001d00340030008b003c0058003000970032008c003c00e700 -3c009700e700b502e20059008500e2008500590030003c008c00f80030005900e2008b00 -3c00e200850034001b005900e2003c009900b5008d003c00340084003c00a2003000a700 -8d005900e700a3008b003c00f80030009a005901e700b502e700a900b502b400b500a300 -34002f009700e701a900b505e7003400a700b5003c009a007b0016003200610047004f00 -5f0015000b0012010a003700280036000e000c0000000e003d00270042002a0036000e00 -00010e002a00360127000e0012000e000b0047005d004f005d0247008f0247005e005d00 -50006d03630140003d003600410429000e011100360028003d000e000c0000000e001c00 -300000000c01000064006e0277006e0049000b00000430001c0000020e003f0027003600 -12000e001100290041043d003f00400063006f006d0350005d015b0088008f0087004f00 -5d034f0112000b000e0012000a002b00360028000e0100000e003600280042002a003d00 -0e0000010e00360028003d0011000e000b01150047004f005d014f005d004f008f025b00 -5e005d0050006d026f0063013f003d0041034300410029000e000b000e00360028003d00 -0e000b004b007d00b300b400b537b400b51bb400b506b400b502b400b5008d0034005900 -3c0134008c003402590034035900e7003c009700b500b401b5009700340185003c005900 -34005900340159003400590034018600e70085003400970059008600b500b400b5005900 -8d00e7003c01340097003400b501b40099005900a800970034003c005900b500b401b500 -a9001d00e700b300b500b401840059008d003400a7005901b505a7003400e700b5003000 -d0007b001700320045000b02000311003600280036000e000c0000000e00370027004200 -29003d000e000c0000000e002a01360027000c0000000c0000000b030f000b000d002500 -26010b0024005b004c004f0147004f001e0012000e0011000500430441000e0000000e00 -2c0027003f000e0000000c0000001c00300000010b01850071009800960174005a000c00 -0e00000330001b0000010e0136002800360000010e0041004304050011000e0012001e00 -4f0147015b0124000b00260125000c000b050c0000010e00270036002a010e000c000000 -0e003d002a00420027003d000e0000000c000e00360027003d000e010c0000010b021200 -0f0012000d00260125000b0045005b004c0047004f014e00150012000e00110043054100 -0e02360027003d000e000b004b007d00b300b400b534b400b501b401b501b400e700b500 -b401b505b401b502b401b502b400b501b401b503b400b500b300b500b401b503e700b508 -e700b503b4009a008400b300b400b503e700b503e700b503b301b500b300b501e7009900 -8400e700b500b401b501b400b5025900a400b50bb400b5008600a300b500b401b505e700 -5900b400b500b300b50234018600e80059009b00d0007b00150032004a000b000f000c00 -00020e0136020e0100000e0036002a00420027003d000e0000010e002a0029003d002700 -0e0000030e0129033b020c001f0047005b014c015d001e00000111000500430041024300 -4100100000000e0036013d000e0000000e000b001c00300000000b0000000b0073007500 -73009601750073000b000e0000000e010000300019000e000b000e013d0036010e000b00 -0e0041004301410143010e000f000b001e005b004c015b01470024000c003b0229030003 -0c000001270037002a010e0100000e003d002700420036010e0100000e0036002a003600 -11000c0000030c000e0029033b0133000b00450047004c005b014c005d0015000c000000 -110043014101430136000e023600280037000e000b004b007d00b300b400b534b400b501 -b400b502b401b500b401b510b401b500b400b503b400b501e700d100b300b501b401b501 -b401b507b400b501b400b500e700b500b400b501b401b50bb400b500b401b500b400b501 -b400b502e800e704b50bb401e801b401b508e700b503b400b500a701e700b502d0007b00 -16003200710000040e0012002d0064013e002d013a002d004000380064003e003f002d00 -42003a002d003800640040003800120000020c0241004300050243000500100024004f00 -5b004c015b004f001e0000000b00100005004300290011002900430041002a002d007100 -40003f0040003a002d0231004a002d014a00710075007e017f007e00dc006e002d014a00 -2d024a003a002d013e00420062003d003f003e002d002a004100430029000e0029004300 -0500100000011e0047004c0247005b001f000f000502430005004300410010000c000e00 -000213003700640138002d013a002d0040003e006400380040002d00710031002d003f00 -42003e002d000f000b0000020c000f000500430005040f0046004c005b004f0047005b00 -5f00150000000c0011000500430011000e004100430041002a002d00640040003f003e00 -3a002d0050007d00b300b400b534b400b500e800b501e700b500b402b504e700b301e701 -b502e800b500e700e800b500e800b502e701b5039900e8009a00a7009b00b501b400b500 -e800b501b400b503b400b5009900b500b400b501b400b500a3008d00a7009a00a7009c00 -b401b502b400b500b400b502b400b501b400b501b400b500e800b503b400b3009a00d100 -97009a00a700b507b403a4008d00a900b501a701b5028400a30099009c00b501e7009700 -a400b501a4008400a7009700b502a7007b001500320071000e000b0000020e0042006400 -400076003e0048003e0071002b0062016e00640077003a00640042004800390076006200 -3e002b000b0000030e00410043004102430041000f00310052004e0252004e001e000e00 -1a0105004300110129004300410077002d00420064016200420064003e024a0077012d00 -71007500df006e007700dd00df0075002d0174002d0048014a003e0075004a0039007100 -4000620077003e024100430036000e002900430005001a0100001e0052004e0252013100 -0e0005004300410243004100110000010b0000000e0071006402390048003e004a002d00 -400062006e00640009002b006e0048013e00740062003e0016000b000e0100010e004100 -43014101430041000b00310052004e0152015000150010001a0105004300110136004300 -410077002d00420064023e0071004b007d00b300b400b534e7003c001d0030008b003400 -1d009700e70059001b00a800e2005900300159001d0030001d009b00b400b500e8003c00 -30001d003000850034003000a3001d003001a300e70086005900e8003400890059009a00 -97009a0197009a009c00a40097009a00a3009700e70085001d00b500b400b501b3008600 -30003c009a00300085008400b503b401b5013400850030003c0059001b00a3009a003000 -e700f80030001d0030001d009a00e2003c008d00a30034003c0097019a009700a3009a02 -a3009700a70097009a0035003c005900e700a30030005900b5018b0059008d003c008400 -e700a900970034008600b500e7003400a3003c01e7019a008b007b001700320071002b00 -28001700280017014200750077007400400071003a0072002a003e016400620076004a00 -75003a004200620077013e003800280017002803410044003d0028003d00440041002b00 -39006d0063006d0338001c00330143014101430141007700640074006400770040003a01 -39024a00720064003e0042007500df004a0071004200df00640071002a0071003e033900 -64007100420140007700640138003e003f004300410243013301170038006d053e002800 -41004400360028003600430041001704280072007400770064014200300074002c004000 -620064017400420075003a0071003e00770064003e002d00170128011700280043004400 -360028003d00440041002b003e006d026f006d0063002b002a0033014301410143014400 -770072007100640077004000420031004b007d00b300b400b534e7003c00850058005900 -85005900e700e200590032008d0085005900e7005900f2001d0034005900b500b401e700 -340059013c003400a800590085003200a200300097009a003400e700b5003c005900a300 -5900190058003000100030013c00300058003201f80058003c00e700b401b5009a003000 -34008500e2005901a900b503b401b300e700340058003c009700590030008b009a001b00 -85001900a3001d0034005900f20059008400b50086008d003c00a3003001320030001d00 -1b003000f8001b008c00190034003c0097003c00a3003c003200a300e7009a003500a700 -8b003c0059008b0030003c001b00a400b50059008900b500590058005901340030007800 -17003200720038012d0038002e01390062013e0148001700480028003e0164003e003f00 -17003e0028003e01480249002e002d00390038013700400044003d0038003f0044013e00 -62006f0163016d013e002c0059008400440343004400400062002d0038003e0064003f00 -17013800390048003a0039003e00170016006e012d002c003e006e0064002d002a000a00 -2800480038003e0139002d00170028003f0064003e0038002d0062004000440043004402 -4200840059002c00620063016d016f0162003e0044013f0038003f004400400038002d00 -38002e002d002e00490048023e012b003e0017003f003e0064003e01280048000a004800 -3e014800490039002e012d0138002d0044013d0038004000440040003e0063006f016301 -6d006f003e002d00810084004400430044033f0062002d0038003e0063003d0017014b00 -7d00b300b400b534b30030003c01e2003c00a300840085001b001d0059003c008d00e700 -a9008b003c019700b500b400b501e7003400a30097003c00e7003c00850030003c005900 -e70059008b00e700b500e800b500e7008d005900e2009a003c0034005901a3001d005900 -97001b003001e700b400b501e2003000a200b301e701b506e700a3003401320097001b00 -1d005900850058001d0030008b003c018d00e7003000b500b400b501e7013c009700f200 -5900850034003c00a20085001b00a2008b0059008500590034002f0019008b00e2003500 -9a00b30059003c0059003c008d00a3003400e20097003c00e7008d0059003c008d003200 -f200580078001600320071001700180132008701930061007b009300450062002b006200 -2b006201740062003f002b0062002d0048016100930061018701320018002b0028004100 -440043004101440043003d0062006d006200120162006d0038001700560035003c002a00 -36012a00360162002b002d003e00620040002b002d0039003e02390048002d002b006d00 -70006d006e006d00700064002d002b012d0048003e00480239002d002b0062013e002b01 -620036012a0036023400350056000a0038006d0062000a00120062006d0040003d004300 -44004100430144003d002a001801320087016101930148003e002d0062002b0040006200 -6400620040002b0062002b006200450093006101930087011f0018002d000a0043004400 -43004100430044004100380062006f003e00120162006d002b001c0035013a0029003603 -2c0062002b002d003e00620040002b002d004b007d00b300b400b53485001b005800f200 -5900190030001d013c011d0085001d00300059002f001d0030005900e700e800b5015900 -19008500a700300158003c001d008400e800e70059008b00e700b400b500b3009a001d00 -300059003c0034001b003c00300019003c0019008b009a001b005900e700b501e7005900 -19003400b500b401b5019c003c00b50459001b003c0034001d003c0058001d001b003200 -3c001b001d002f0030005800e2003000e700b500b400b500e7008500190030008d001b00 -3c0030001d003000190034001d008d001d003400a700b3003c001b00e20059008d00b501 -a90034008d008b001d0030001d00a8003400b500b400b3005901a300340030001c006b00 -160031007200120031005f0047009000940093007b0172004b0049002d0240003e007400 -3e00400037002d01480161017b00930094008f005f004f00310028004100430536006200 -6d006200120162006d002b00170081002500240017001300160018001700120062003e00 -380062006d0062002d033e004a002d0037002d016d0070016e01700064002d054a003e00 -2d0362006d00620038003e00060012001700160015001600170024002500810017002b00 -6d0062000a00120062006f0062003600430541000a004500470093008f00870093007800 -7b00610048012d0240003e0074003e0040002d01380062004b0052007b00780093008700 -94005f0047001f00270043054100370062006f003e0012016d00630017001e0054002500 -1e00160112001701120062003e0162006d0062002d014b007d00b300b400b535e800b500 -b400b501e800b504e701b500b300e700b300d100a70084028d00b500b401b504e700b500 -b400b5008d003c00e700b402b500e701b500b400b500e704e800b502e7008b0089008500 -8400a900e701b401b50284008d00b505e701b500e700b501e700b501e700b500b400b500 -e800b400b5003c009700b401b505e701e800e701e800e700e800b400e700e800b500b400 -e70184005900e700b401b502d100e701a9003500a300b505e701e9007b00160032004b00 -17003100470060005f0057002d0039004b005a00320039000b000e0136002a0042002800 -3d000e00000012003800310057004b002d002e00570055004f004e0045002b002a003d01 -40003d003f004000370062006d0162016d0179004f009300870060004e00520060014e00 -600069002b01380062003d0012000b0100001c0030000e0112000b007100750296007500 -710000020e010b00300019000e033d00620038002b016900530160024f005f0087009300 -4e0051006d0162016d01620037003f0040003d003f013d0036002b0045004f015c005700 -2e002d004b005a0031002e000b000e013d002700420036010e000b013e0032005a004a00 -39002d005700870047004f00310017003d0036003f0040003d003f004000380062006f00 -630062016d0153005f00870160004e0160014e005300490017002d00380062003d001200 -0b004b007d00b300b400b537b400b50ea40059028b00b400b502e800b506b400b300b504 -b400b504b400b300e800b500b401b50284005902a900b400b500b401b512b401b500b400 -b500e800b401a900b401b510b400b503b300b501b400b501b400b503b400b301e700b502 -b400b500d100b500d0007b00150032004b002e0049004e0061005f0052002e014b005a00 -4a00180000000c000e003d00270042002a0036000e0000000e0017004a00610052003100 -2e004b005f00600053004b002e0031023e0238003e0062006d0263006d01510050009300 -60005f004e00530060004e005301500031003900620040003d000e0000000c000e001c00 -300000000e0000000c008b007300960098009600720085000c000e000003300019000002 -11003f004000620039003100500053004e00530250006001930050006c006d0363006d00 -620038003e013a013e00390031002e00490053004f005f012e014b0061004a0017000001 -0e003d00270042002800370000021c004a0073004b003900310061005f00530145003102 -38013e003a003e01620063006d0163006d0151004e00600152004e0053024e0053005000 -31003e00400136000b0000004b007d00b300b400b537b301e700b502b400b501b400b500 -b400b500e701b500e701b300b507b401b500e700e800b501b300b501e700b50ae700b500 -b400e800b503b301b501e800b504b402b510e800e700b500b400b501b400b503b400b502 -e800b500b300b505b400b503a7009b00e800b503e700b501b400b5009900e701b500e800 -b501a9009a00e700d0007b0016003200530047005d005e005c0090008f00540187008800 -34000e033d00270042002a0036000e000c000e000c002400870154018f0090008f005b00 -4f02470046000b010e0000000b0031006a005001510150004e005b0090015c005b009000 -91009403570037003f003d003f000e0100011c00300000000c0000000b0072006e027500 -6e00710000053000190000020e0040003d003f003a00810094019100900094008f005b00 -550090015b004e00500051006a005001510031000b0445004f0047004f005d015e009001 -5401870093001d0000010c000e0036002a00420027003d000e020c003400870154019001 -5e005d004c005d004f00470045000b0000010e000b004500500051005000510150004700 -5c00900155005b00900091009403560037003f003d010e000b004b007d00b300b400b534 -b30059003c019a0059003c009b00b50084003c00a900e70097003c00590085003c02a300 -b501e70085003c015900a3005901e7003c015900a900e700a7003c00b5003c008b005900 -e700f300b300b5005901e700b400a7001d008400b400b5009a003000b501b400b501a300 -34003000970034008b005900b501b403b501590097003c00840085003c00a700a3005900 -e7008d003c03a300b50086008400f300340059009a00b300e7021d00a300e700b5008600 -1d00b400b300d1005901e800b300a4003c009a003c005900e7023c008900b50184005900 -8b0024003c00e800b500b3003c009700590058007b001500320052004f005b005d005c00 -9000910090019100900025000c0000000e0136002a00420027003d000e0000010c002400 -940091019000910090008f005b005d004c004d005b00450000010e0000000b0024004701 -4f005b004f015d005b0090018f005b0090009200910094019200820028003d002a003d00 -0e0000021c00300000010e00120064006e0077006e02640000053000190000010c000e00 -36002a003d002700820094029000920090005b005c00900147005b005d005b0047004f01 -470024000e0000020b0046004c005b015d004d008f01910390001d000c0000000e013d00 -27004200280036000e0000010c002500900091009000910090015c004d005e004c015b00 -45000e0100000e000b00450047015b005d004c005d005b005c0090015c004c0090009100 -94019100920054002a003d0028003d000e000b004b007d00b300b400b534e70059038500 -3c00a700e700840019009a0097003400970034009a0030003c003400a900b401e7003000 -5900340130008b003c008b0030008b0034009700e2003400a400e800340059008d003c00 -1d00340059003c0030019a00e7003c009700b3009a003401e700b500e80197001d015900 -b70034003c009a00e701b501b401b500e7003c0058003c008900850019009a00a2001d00 -a2001d00850030003c003400a7008d005900b5008d00590034009a003000340030009700 -1d0030003500b300e2003000b500d100590034008500e7013c008d01580059008d005900 -30018b00e7009a003500e2003000e7003000e70184005900e20034005900780016003200 -52005b004c015c0090008f0190008f01240000020e0036002a00420027003d000e000002 -240090008f0190008f015c005b0047004d005b004c0046000b000e0000010b0024004c00 -5b014c005b014d005b0090015c005b009000940025001d002400940082002c0036013d00 -0e0000021c0030000e0000010e006e012d00280031006e0064000b010003300019000001 -0b000e003d0036012c008200940024001d00240092008f0047008f0090015b005d005b00 -4c005b004d004c0047001f000b0000000e010b0045005b0147004c005b005c008f049000 -1e0000020e003d00270042002a0036000e00000234008f0190008f025c005b004c015b01 -450000030b00450047005b014d004c005e005b00550090015c004c0091011d0125009400 -56002c0036020e000b004b007d00b300b400b534b3003002a2003c0097021d0034005900 -3c009700f200e7009a003001a800b500b401b500970034009a008b003c00f20059008500 -1b0030003400a8008401e700b500a3009c00b300a2003400e2009a0034009a008d003c00 -e2003200e7009a001d003c003000e700b400ab00e800e70034009700e700b5009c01b501 -b300b504e200300034003000e2001d0034005900970030001b01a2003001e200e7003400 -a700b500a700b3009c00e70059008900a3008d003400b7003c0097008d005800e7008900 -30018500e70084005900e700590058003c008b003c00f2003000a300b3003400a400a300 -3400e2003000e70097003c00f2008b003c00340078001600320061004c005b014d005b02 -4c005b005c0024000b000d000c013d00290042002a0036000f000d0100001e0055005b03 -5c004d004c005b02470046000b0010000d000c00000024005b014c005b005c005b004c00 -5b00900155005c00900091001d000d001d009400540000000e0000051c0030000e000000 -0c00000072006e002c000e002d006e00640000000e0000033000190000020e0000000e02 -540091001d000c001d0091008f0055005c0090015b004d005b005c005e004c005b005c00 -1f000b000c000d000c000b0046005b0047005b014c005b005c005b0047005c015b001e00 -0b000d010e003d002a00420027003d000c020b0024005c005b004c005b005c005b014c00 -5b02470045000c0000000c000f00000045005b014c005c005b014c005c00900155005b00 -910119000c002400940026000c000b0000020b004b007d00b300b400b5348d002f008b00 -e7008d001d005900300134025900340059013c0034003c005900e700b500b400b5008b00 -1d0097009a00300059001d00590034009700e70159008b00e700b500e800b500a7003400 -3c008b00a200190059003c00850059002f008b00a70085001d003c00b300b401b5008d00 -1d008400b300b401b5028400b504840030003c003404300058003c00300034013c005900 -e7003000e700b402b30097001d0059009a0059003000590030008b0034003c009a009700 -580019008d0097003c00e700b500e7003c005900850034003c001d00e2003c008d00e700 -a7001d003c008b00a3003500a700e800e70059017800160032005f008f0390008f019000 -8f0154002600230121003d002700420027003d00200023012600540090008f0190008f07 -5500260125000c0125009001910090025c0190018f005b008f0091002502920003000c00 -0e0300021c00300000000c010e00640070003e003a003e006e00490000000e0000033000 -190000010e0000030f0082009200540025005400920090005c00550090015b005c009100 -90019101900024000c01260255008f0390008f0290008f01900054002600230120003d00 -2a00420027003a0020002301260003008f0190008f0390008f0290005400260125000c01 -540090019100900191005c0190015c005b00910125015400920003000c0000010e010b00 -4b007d00b300b400b5349a0084008d00b300970084018d0089008d018400a7008401e700 -84029900e701b300b5008d0084009a00e7009a008400e7008d0085009a00b50184005900 -e700b502a40084018d00a3008b0086009700a700840085008d00b500a30085009700e700 -b302970084008600b503e80084003c00b504970084008d0184008d00970084018b018402 -85009700e7003400a300e800b501e800970084019c008d018400a700970084019a00e800 -97008900a30035009c00b500b400b5008600a400e7008b008d00850084005900b5028d01 -b5003c008d00b5028d009a007b00160032009300900954002600800121002a0142002900 -3d002000800126000300900b8f0026020c01250087009100870090018f005c0047009100 -90008f005b008f0091008f0090008f009100540000071c00300000000c0000000e006400 -6e007700750077006e004a000b0000043000190000010e0000000e000c0000000c005400 -92008f0091008f0091008f005b008f00900147005c008f0090018f009100870024000c00 -0f00260125008f00900b03002600800120003d00270042002a0121008001260054009100 -900a8700260125000001250090018f0091008f0090005c00550090015c00470090009100 -90018f00910026000c0000030b004b007d00b300b400b538b400b500e700b506e800e700 -b300b501990030025900e700b502b400b501b400b501b401b3008d00b501b400b507b401 -b505e7003c003002a700b300b501b401b5019a00b300b5159700a300b50cb300b501e800 -b4019700a300b500b400b502b400b502e8008600b501b400b500b400e7009c009700b502 -b400b500c8007b00160032005f008f088700540025008000230021003f00370074003d00 -3f002000230080002600030090008f0a5500260125000c01340095008700240190015b01 -90008f0055005b008f0090009100900091008f00540000000e000b0100010b000e001c00 -30000e01120172006e0177007e006e00720012000e0000010e0130001c0000010b000000 -0e0000000e000b0054008f0091009000910090008f004d008f0190005b005c0090008f00 -24018700950034000b0126002500260055008f0a9000030026008000230020003f003d00 -740037003d00210023008000260054008f0690008f035400260025010b00000035009400 -570024002500900094005b018f0155005b008f009000910090018f0025000b0000000e00 -00010b004b007d00b300b400b545b300b506b300e800b502b400b502b401b50cb401e800 -b500b401b502e701b505b400b503b400b508e700b500b400b501b400b502b300b500b300 -b513b400b502b401e700e800b502b400b502b401b500e800b500b300b400b500b400b500 -e800e701d0007b00160032007800510053005000510253017c00c2004900390058008600 -3a0062016e00620064004200ac008c002e004900bc005301510053004e00510549003904 -49007b004b0048003900520153004e0061025000510053004e0053005000780048007700 -6e0039003e0064004a003e00480062004a00480064017700df00dd007e00dd00de00df00 -77003e017400390062003e006400490048004900640077003e0038004a00640039005300 -500053004e00530051005300520061014e00530052012e0039004b007b00490048003903 -5000510453004e00510053017d00be0049002e00f80085003a0062017600620064004a00 -a10085003e004900bc0053004e0053004e0151005200530050005101490039022e003900 -4b007b004b0039002e0052006100530052006100600053004e0051005301510052007800 -48007e00640039003e00710049006b007d00b300b400b534b4009b008d01b30097008d00 -a400b4009b008d00b300b500b3008d009a009b0097008d01a900b501e7009a008d019700 -b50099009b00b50097008d009900b500b300b5005900b300850097008600b501b300b500 -85008600b500b400a9003c009700b501a9005900b500b301b501a90085003c0097008500 -97008d00b5079700a4008d009a018d00b300a7009700b500a3008d0097008d01a700b500 -9c008400b500590086009c00b5033c00a700b4018d003c00b400b50197008600b500b400 -b5005900970084008b00b300b500e70084008d00b5019a003c009a0084008d00b5028401 -8b0089007b001600310069024e014f015200610052007d0045002a003300f8002f004000 -62007400640076003b00f80083002c001f007b0052004e0247004e015000690362004800 -45025700930057001e001f0087015d00470087008f005f004e014f014e005f0073003100 -3a004a002c0017004201380039014a0075012c007100de00ae00dc01de00dc0075002c00 -17004a002b003e023900640042002d00580017002c0042003a00310045004f004e004f00 -5d004f004e005f008f0147004f008f0087001f001e009301570045024800620069044e01 -47004e007b0061005200bc001f001c00330059002f00400062006e006400740033007100 -59001c0045007b004e004f0145004e0269043e00480045025700930057001e001f008700 -8f004f018f015f0047004e004f005d004e005f0073002c004a003a002c002d003a004a00 -4b007d00b300b400b5353c003000340059003c0030009a00e70059000d00a30130005800 -1d0085001d0034001b00a300b401b500340130013c01300097002f003c0030009700e700 -3c008d00e70034005900850059028d00580034005900b300e7003c008600b300e2003c00 -1d00b500b401b5009a003c001b005900a800300059008600b506e7003000590030005900 -f8000d00a300a2001d00e7003c0034001d0034001b00a3013c00a70097003c0034009700 -3c0085005800a30030003c008500e700a3003000e701970030005900b300e80084005900 -8d003c008500a3009a0058003c008900e7013400a70085001d00a300b500e70099003c00 -e700340085007b00160048006e006d014e004f004e00470061014f005700450058003b00 -850033003f003e006400620074003b00f8003b0058003200bc0061004f0147014f004e00 -69006d0163006d0169004e024f009400bb0087018f015c0047008f015c0047004f005d00 -4f004e004f005a002c003a003000f8002c003a002c002d0039003e0149004a002c003a00 -7500dc007700dd007e00dd00640071002c0042003a00480039003e004800640042003a01 -2c00f8002c003a00160047004f004e005d004f004e0047005f008f014c005e0087008f01 -8700bb0094005f004f0047004e00690063006d02630069004e014c004f00930052006101 -320058005900850030003f003e006400620071003300710033005800450061005f004f00 -4e004f0047004e016d0569004e0047004f005c00940090008f0087008f014f0047008f01 -5c0047004f005d004f004e005f005a002a0042002c00710017003a002b004b007d00b300 -b400b534e70034003c0030008b0059008b00a700e20034003c00850059008b00f2009700 -e2001b0030009a00b300b401b500f8003c008b00f8003c00e20085011d0058003000a300 -8d005900e7018b01b3008d001d008d00590034005902e7003000e700b3003400f8003c00 -e700b502a700340085009a00b3008b01a900b500b400b504e70034003c003400a3003400 -58005a0097001d0030000d00a8001b0030009a00e7003c009700b5009700a3008b00a700 -3c0185008d001d008b00300097009a003400e700970034003c008d00e70097003c00e700 -8d003c018d0030008d001d00a700e7003c008d00b300e7003000e700b300a3003500a400 -a30034003c00780016003100690063006d0052004e054f002e001c0033004a002f004000 -6200640040003f002c004a0033000a002e004e0650006d00630062003e00620063006900 -4e025f00bb0093028f014f005f0087015f004e024f004e01520017012b000a002b002800 -2b0038003e02390048002b0028006e01640062006e00700064002b002a0017002b004800 -39003e0139003800280017002b0017002b00170152004e044f00470087005f004f004700 -bb008f0093008f00bb0160004e0269006f0062003e0062006f006d004e014f004e015200 -4e012e00130033004a0030003f003e0064003e012f004a002f002a0031005f004e066d00 -63003e016200630069004e01450093028700bb00930147005f0087015f004f004e014f00 -4e014b0016002c001700280017012b004b007d00b300b400b534a300300085008d00b300 -3000a0003c005800300159003c008900a3008b005901f8008500b500b401b500e2003000 -a70097003000a300300085003c008b009a00e70059008600e700b500e700b400b3005901 -a700e2001d00a30085005900a3003400b30097003c001d003400e700b401e800a8001d00 -a300b500b401b502a700b50497003c0134008500300158005900f8003c0032008500f801 -8900e7003000e700b503e20034009a00e20085003c00a7003c009a0059008500e7008500 -340019008500a7003500a300b3008b003c01590197003000b30085005900b30185005900 -b3013c008d00e7009700590034006b001600320049006f01480139004801310048013e00 -3100420064003a00620063006e0064014a00420148003e00310048013e00480239006d00 -6f002b000b002d006f006d006a005000510069006a01530150005300480173004b004a00 -480039003e004801310048013e0562026400620148003e006d0070006200480062007000 -6d003e0148016201640062024800380048003e02480131004802390048004a004b005a00 -480153005100500053006c006a005000510150006d006f0037000e002b006f0063003900 -48013e00310048013e01480042004a0163006d006e0062006400420064004a003a003e00 -48003e003100480131004801630066000a0012003e006f006900510379006a0050005302 -480031004b01480239004801390048003e01390048013e00480069007d00b300b400b534 -860034005900e700590034013c003400590134009a00350034008d0034028500e800b502 -590034008b00e700590034009700590034008400e800b50059008600b5039c0034015900 -8d003c00340059009a0034015900b3009a0034008500e700b502850034003c00b503e800 -9a003000b5048400340059013400590134013c0134038400e7003000e700e800b500b400 -b500850034018d0059003c0034008400860034018d00e700850034009a003c009700e700 -b50159009700e2003c0134009a003400e700b500860034018b0084005900b500e800b500 -84008b007b001600310049006f006d000a00110029052f00200023012100360142002800 -3d002000230120001a0029050a00120063006f002b000e0038006f0069004e0047004f00 -4b00520061014c006100bc004a000d0054002600240000000b000e0012000b000c000000 -0b0000000e010b000e0112011c0030000e010b00120064006e002b0012002d006e004900 -12000b00000012000f000b0030001c00120200000b000e0100000e020b000e0012000e00 -00002400260054000d001e0060004c005d0060005200bc004b0060005f00610069007000 -2d0012002b006f0062001200270029052001230120003d00280042003601210023012000 -1a002905110012006d006f000a0012003e00630069004e004f014b00610072004f006000 -61005f0032001d00540026001d000b010e010b0000000e020b000e0212004b007d00b300 -b400b537b401b502b300e701b502b300b5039a0034025900b502b400b501b400b500e700 -b502a4005900b501b402b500b300b502e700b300b400b500e701b5033c003402a700b500 -e800b503e7008400a700b505e800e700b503b300d100e700b300b500b300b50384008d00 -b500b402b500e800b500b401e701b401e701b400e800b500b3008d008600a900b502e800 -b502e700e8005900a700e700e801e701a3005900b300b503d0007b00170048006e006f00 -660036004100430205004300050122002300010021003d002900420029003d0021002200 -230022002300050043010500430005004100360063006f0370007e006100bd0061007300 -7b00a500bc005f001f003200f8000d008100540033000c00000c0c011c00300000020b00 -6e05640012000c0100000c0130001c0000040c0000050e0000010c003300540081008500 -300085005a00930061009600c0006100bb00470061007c006f0070006f026d002a004100 -43040500330022002300220021003d002800420027003d00210001002300220033000500 -4300050043000500430036016f037f0070007f00bc00930057007300c1007300bb006000 -4a00130034003000810054001d000c000b000e0100000e0000010e0000000c0100000b00 -4b007d00b300b400b534b401b504b402b504e800b500b401b300a400a900a701b500b400 -b501b400b508b300b502e800b300b500b300b500b400b500b401e800b500b400b503a900 -a701b300e702b500b402b50bb400b50be701b510b401e701b500b400b501b400b505b400 -b502b400b300b501b401b500b401c8007b00160031006e006f0128004100430141010502 -230221003600270042002a00360021002303050141014301410036006d006f0370006900 -600093017300bc0072006100bc0015002f003000000010000d000b000e000c0000010c00 -00020e0100051c00300000020e0064006e0449000e0000000b000e00000130001c000c00 -00040e0100030c0000020c000d0130000e0032004a00930057007200bc007b004f009300 -bf006e0070006f0266006700360041004301410005022303210036002a00420027003d00 -210023020502410143013d0036006f0370006f006e0061024b007b007300930047005800 -3a003c0034000d010c0000010c0100020c0000020c0000000b004b007d00b300b400b534 -b400b500e700b501e800b500b401b502b401b500e800b400b500e701b501b300e701b300 -e701b502b400e702e800b5019900e7009a00a7009a00b506b400b500e8009900b500b400 -b501e701a3008d00a3009a00a3009a00b50eb400b501e800b500e701b502e8009900b500 -9a00a300a400b508e7009900b500b400b500a3008400a4009700b502a4009700b5028400 -a30099009c00b400b5019700a400a300a7009900b500b401b500b400b500d0007b001600 -310049003d002b002a003600430041001101410005002f001a0010023600280042002700 -3d000d0010022f000501110141004300410027002b003f0036002b003d0037000a001500 -130015002c013a0013010b0000151b003000000312001604120000040b00300019000015 -0b00130137002c0115020a0037003f00370036003f003700290041004300410010001100 -05012f0010033d00280042002a0036000d0010001a012f00050041001000110043013600 -2a0037003f0036013f003d0016001500130015002c01370015001300000d0c0000040b00 -4b007d00b300b400b534e7003c0030018b0034001d009700e20058001b00a800e2005800 -300159001d0030001d009b00ab01b5003c003002850034003000a3001d003001a300e700 -8b005900e7003400850059009a0097009a00a4009700a3009900b400e7008b001b00a900 -b402b30097001d0034008d003c0084003c00b506e7003c0085003000340085001d008d00 -f2001d00e2008b001d0030011d008d00f20059008400a90030005900860097009a009900 -a40097009b01b500e70059001d00e700b500b3003400a3003c005900e7019a008b003000 -b5018b0059008d003c008400e700a900970034008b00590084003400e700b502b400b500 -d0007b00160032004b003f0036002900360043011101410005002900100000000c013600 -2a00420029003d0000000c010e00290005004100110141004300410029002a003f003601 -3f0037000e0000022c002a003600120000171c003000000d0c000001300019000c000016 -12003d002a0036000e0000010e003d003f0036013d002800290041004300410011014100 -050029000c020e003d00280042002a00360000000c00000010002f000500410011014100 -430036002a0027003d0136003f003d000e000b0000000e00360027003d000e0000140b00 -4b007d00b300b400b534e7003c00850059018501e701590032008d0085005900e7005900 -f2001d0034005900b500b402340059013c003400a8005900850030009700340097009a00 -3400e700b5003c005900a3005900190058003c002f003400300085008b0058003000e700 -b500b401b30030015900e7003c0059009a00b505b400d1003c015900850134005900e200 -190085001b00970030015900e70086005900b5009a0059003c00e70034001d003c005800 -19003c0030009700590058003c00e70159008b00f2003c0159003c0130005900e7009a00 -3c00a7008b003c0059008b0030003c001d00a30058008b008d00b505d0007b0016003200 -49003d003601410043014101050129000e0000010e003d00270042002a00360000020e00 -2900050141014301410036023d0227000e0000010e00360027003d000e0000171c003000 -00030e0000030e0100030c000000300019000c0000120e0000010e0011003d0028003600 -0e0000010e0027003f003d02280036004100430141010501290000010e013d0028004200 -290037000e0000010e002900050043000500430241002a0029003d0136003d000a000002 -0e0036002a003d000e0000140b004b007d00b300b400b534e20030003c01e2003c00a200 -840085001b001d0059003c009700e200a8008b003c019700e700b502e7003400a3009700 -3c00f2003c00850030003c008500e70059008b00e700b301b400b3008d005900e2013400 -a70097003c001b0030001b00e200b501b400b30034009700e700b500e800e701b505b301 -340058003000a2001d013c0097003c001d0030008d00340058008b00b3003400a300b300 -b50359008b00e700a3003400f20059003c001b003001f2008d005900b3008d003c003500 -8d003400f2003c008d00e20035009a00b30059003c0059003c008d00a3003400b302b503 -e800b501d0007b00160032004a002a012900360043000500430005004300050029000e00 -00010e003d002700420029003d000e0329004100050043020500360029012a0227000e00 -00010c000e00360027003d000e0000171c0030000c01000d0c003000190000160c001200 -360027002a0000030e000a0027002a0029002a0029004100430205004300050029000c00 -00000e013d002a00420029003d000e0100000e00290005004304360029012a0127000a00 -0e000c0000000c000e0036002a0036000e0000120c0000000b004b007d00b300b400b534 -85001b005800f2005900190030001d013c011d0085001d00300059001d0130005900e700 -e800b500e800590019008500a70030013c011d008400b500b30059008600e700b400b500 -b4009b001d002f005900e2001b00300034009a00a8001d003c00e700b400e700b5008900 -19003000b300b400b5033500b300b50386001b003c00300285001b001d01580019003000 -1b0030003400b3003400a300b500e800b5018b001b003000890097001b0030003400e700 -97001b005900a3003400e700b500e7003c005900a30030011b008b0059008d00b501a700 -34008d008b001d0030001d00e701b5023c009b00e800b501d0007b00160032004a000b00 -000111002905110000000c0000000e0036002a00420027003d0000031100290511000e01 -00020b0000000c0000010e002a0136000e0000171c0030000c00000d0e01300019000000 -0e0000110e000002110036002a0036000e0100020e000b0000000c0000000e0011002905 -11000c0000010e003d00290042002a0036000e0000000c011100290511000e0100040c00 -00010e00360027003d000e0100130b004b007d00b300b400b536e800b502e800b500e701 -e800e700e800b503e701a700840089018d00e700b401b501b300b501e700b5028d003c00 -b502b400b500e701b30059003400aa00e800b500b300e7018d008402a300f200e700b401 -b501b30086008400b503b400b500e702b500b300e701b300e700d100e700d100e702b500 -59008400b401b500b401e700e800b50034005900e800b501e701a4003500a300b500b401 -b501e701b50184005900e700b505e700b501b400b500b400b50099005900b500e800b300 -b500d0007b00160031004a000b000e0412000e020b010e00120137002800420028003d00 -0e0012000e000b000e0400000e0012000b0100000e020b0100000e013600280036001200 -0e030b01000012000b0100000b030e010b010e0212000b002a00300012010b0812000b01 -0000120130001c0012010b0300000b01120000000e000b010e020b0212000b0012000e00 -12003d00280036000e00120000010b02120000000e050b000e020b0112013d0027004200 -2800370012010e0300010e020b030e0000000e00120000000e02360028003d000e050b02 -1200000012010000120000000b000e000000120100000b004b007d00b300b400b537b401 -b504b400b504b401b5009c0059028b00b503b400b500e800b400b500b400b502b300b501 -e801b502b3008b005900a900e800b500b4028b0059029c00b502b400b503b300b503b400 -b503b400b505e800b400b501b402b500b401b500b401e800e700b3008401b503b400b500 -b300b500b400b507a900e700b505b400b502b400b500b402b504d0007b00160031004b00 -3e0838003e0262003e00640062006e0062013e0062003e0039003e0538003e0538003e04 -62003e0063003e0438003e0539003e0539003e02480062006401620064003e0339003e02 -39003e0138003e006201640162003e0339003e0538003e0538003e0464003e0062003e04 -39003e0538003e0139003e0238003e0062003e0062017700620064003e0062003e023900 -3e0539003e0538003e0262023e0838003e0538003e0569007d00b300b400b534b400b501 -b401b503b401b509e800b505b401b501b400b500ab00b501b301b500b400b502b401b501 -b401b501e800e701b300b503b400b50bb400b500b402b504b400b500b400b500b400b502 -e700b500b400e800b500b400b502e800b500b400b501b401b501b401b503b403b50ce800 -b505b400b500d0007b00160032004b00150017002800170128010a00280017010a002800 -48000a003f003e0064003e00400028003e0017021600280116002800170028000a001700 -28000a0017020a0017010a0037013f000a0017011600170212001701160017020a002801 -170128010a00280038023e00390128001701160017011200170216001700280039014a00 -3802170012002802170028010a00170216001701120017021600170237020a0017002800 -0a001702120017010a0028022700280017000a00170128003e0028004000060064003e00 -3f000a00480017001600170128000a0028010a0028021200170116001701280012001700 -37013d00170112001701160017000a001702120017010a0028020a002b0028000a001700 -4b007d00d000b5bdb401b500b400b500c8007b00160031004b0017003800630538002a01 -17013e0028003f003e00640062003f0028003e002d000a002d0017002b0063053e001701 -2a0013002a001702280037013f002800170312002c0017032a00120028003e0063026f00 -630138002d013e0239003e0028012a0117002c002a002c0016002c00170028002b004800 -39003e013900380017002b0063046d004000280012002a0017040a002a00170228003f00 -370128001700280017002c000a001c0017013e0063052b002c002a000a002b0062002800 -400174003e003f00280048002b0028002c000a0038006305380017002800170216002c00 -1700280037003d003f000a001702160017022a000a002a00170128006200630462003a00 -2c004b007d00b300b500ab00b5bbb401b500b400b500d0007b00160032004a0017003800 -63016d027f003e0071002c0017001c007700280040003e00640140003a00640071003a00 -710017002b0064006e0063033e00280017002a0012002a001703370036003f0028010a00 -170028000a002a001700280017012a0031002800640070007e00700163013a0071003800 -39003e01490064003a0042003a0042007100f700710074002c0042004a00730028004800 -39003e01640048003a0074006d007f006302700040002b0012002a0028000a0028001701 -0a002a0017022800400028003700170412002a0028013e00630270006d007f003e007100 -170012003a00750028003f003e007400640040003a00640042003a0071000a003e006400 -6e006303380028001700160017002a000a001701280037013f000a00170128000a002a01 -28002b000a002a00170031002b00640070006e0070007700630062003e004a004b007d00 -d000b503b300b5bdd0007b00160032004b00120038006300620042017600dd0064007400 -2c013e00dc0028003f003e006400620076004200720075004a0075002a003e007f00ad00 -2b01620063003e00280012000a0017002800120017010a0037013f000a0017010a001702 -0a00280017000a012c00710064007000770042007400700063003a004200390038003900 -4a0064006e00f70171004200f7009e00420071003a0071003a0071002b003e014a003800 -6401420074007f0137003e00400070006400280017011600170028001200170216001701 -0a003d0037010a001701120017000a00170012001700390063006200420177007f006400 -f7002a002d003a00a1002c003f00620064006200770042006e0075003a0071003a003700 -7e0077002b01620063003f00120017010a0117011200280037013d001701120017010a01 -1200170212003a0042007700700077003a007400700063003a004a004b00bc00d000b400 -b502b300b5bdd0007b00160032004b0017003e0062003e000a0140006d003e003a002d00 -42002a00620028003f003e006400620040002b0048002d003a0037003a003e0063006200 -120138006200390017012b0017002c0017012a001700380037003f0017002a0028001700 -2b0017002c0016002c0017012800170037003e0070003f002c002a00700063002c002d00 -380039003e004a003e012c0031002c003a0031004a00300042002c004a002c004a003a00 -3e014a003e00390038002d003a006300680028004200370070003e002b0017032c001600 -2c0017002a00170028002a0028003f003d003f00170028002b0017002c0017002a000a00 -2b003e00620038002a00120062006d003e003a002c0042002b003e002b00400062006400 -3e004000170064002d002c002d004a003e0062003e0012013e0062003900170228002a00 -17002c000a002b0037013f0028002c000a002c0017032c0017002a0017002a003a006200 -700037002c002d00700062003a002c004b007d00c800b300b5bdb300b500b400b500d100 -7b00150031004a001700370063013701630139001200170112003e0028003f003e006400 -3e003f000a003e0017000e000a0017002b00630066003701630066003e000a0017010b00 -1701160012001700370028003f0028000a0117011200170016010a002800170012001700 -06006f0006003700380066006300280016002d0039003e003a0038003e000a0012001701 -120017021200170112001700480038003a003e0039002d001700280063006f0038003700 -62006f003e0017001200170112000a0017010e0017010a0128003f002800370017001200 -0a0017010b0017010a003e00630137016600630028000a0017000000280048000a003f00 -3e0064003e003f0028003e0012000a001700120038006301370038006300660037001700 -130012001701120017000a0137013f00120017010a00120017030e0017010a0162006f00 -38026f006300280016004b009600d100b500b400b5bcb400b500b400b500d000be004a00 -32007b0017003e0063006600630166006300380017002c0017002b006200280040003e00 -6400620040002b0048002b0017002c0017003700630066016300660063003e002a003400 -560034002c0017002a01170038003700400028002c0017012c0017002c0017002c002a00 -28002a0017002c003900660065006301660063000a002c0039013e004a003e012c002800 -2a00280017002c0017002c00170028002a0017002c0048003e004a003e00390038002c00 -1700630066006302660039002c0017002b00280017002a0028002c0017002c0017002a00 -2c002800400037003d0017002a0117002c003400560034002a003e006300660063006600 -67006300370017002c0017002d0048002b003f006200640062004000280048002b001700 -2b0028003800630066006301660063003e001700560130002a0017002c0017002c003700 -3d003f0028002c000a002c0028002a0028012c0017002c0017002c002b0006006f006300 -6600630066006200280018004b007300b302d000b300d000b3bde300be004b0032006100 -1200380063052b0017011200170048000a003f003e0064003e00400028003e0017021200 -2b006305370017003500540025001700120017010a0037013f000a001701130116001700 -1200170113001600170028003e006304620012001700380139004a003901170113011701 -1200170116001300170139014a00380217000a00630467003e0017011600130016001700 -120017011600120017010a00370212001701120017002500540035001700380063052b00 -1200170128003e0017003f00620064003e003f000a004800170013000a0028002b006305 -38000f005600540034001300160017001200170037022800170012001700160013011701 -0b0017010a013e006303670062000a0017004b007800c500bf00bebfbf00c5017d004900 -3200610058004a003e0064007400640271004a03720071006401770064014a006e004a05 -6401420064014a0181024a0058004a02420164004a013c00560135005602350056003c00 -4a0042004a00640040007100640040004a0058004a017201710064014a0558004a056e00 -6400710072006e0064004a00580071006402420064004a02580056003500560235005601 -3c004a01740042014a0258015600870081004a0164014200640074006400420058004a00 -320071006e004a00640177006401710072004a00580132004a006401420064024a005800 -890081005a004a0464024a015800560035005601350056013c014a005800420064007400 -640042006400710058004a006b006a0078004b0032074a0032b64a007d00780149003200 -7b00750077006e027e006e0175007d0075027e00750077007e00dc007e0077007e007501 -7d0075007d0075006e017e016e0175007700730275037c006e007e006e00750196008900 -73008b0089008b0289007300750277047500960075027e00dc007e00750d7e007500dc00 -75007e0075017d007500770275006e0075007d01730089008b0289018b0089009600ac00 -75006e007e006e0075007c00750077017302750077006e007e0177006e007e0075047c00 -750077007e00dc0077006e007e00750577007e016e017e0075017302770075027c006e01 -770075019600890073018b0189018b00960075007d0177047d027c007a007c004b0015c0 -7d007a014b00320061006400760077006e03750096008b0097008b008d0097008b007400 -f7000700f70074008b0097018b0097008b008c0075006e04760044008500590085007400 -6400750172007502970184008a0897008b009700f7028c00740097008b008d0097008b00 -9a00a2008b0097018b0097008d008b0097008b0097018b0097018b0097018d009a008b01 -970084009700f7028c00f70097018b008a088e008b009600750372007500640185005900 -890064016e047500960089008d0097008b009701f70107008c0074008b008d0097008b00 -9701730075006e04740044008900590058006400750072007501720175008b0097008a09 -97008b008c007400f7027400980097008b007b00530050017a6179007a5d780050007800 -4b00320089006400760064013e016400720096008e0084008e0184009700f70107008c00 -f7009900840097008e008400970172006e003e0164017401840059008500440076007500 -64004a016e007500f70185008a078400f70275007302740096008d008e0084008e009900 -9b00970086008e0184008e00990084008e0184008e008d0086008e008d0097009b008600 -99008e0084008e008b007400750073017500f70284008a0384008a028500f7016e007500 -4a014b007500760044005902440076006e0064003e0048006e0075008b008e0184008d00 -86008d00f7008c000700f7019700990084008d008e0086009600750064003e0048006400 -750064004400840059008500440064006e0042004a017501f70184008a0484008a018400 -f7027400f7007301750096008e008b007b0050007a07510079567a04795f7c0049003200 -7300640076006e0064000b0000006400750096008e049700f7008c000700f70199008e04 -8d00730072000e0012004a0075007600440084018500440074006e003a000b0012006e01 -640076007100840059058400850076004400740075006e0375008d0197008e009b018e10 -9b0099008e01970175006e0175006e007500740076004400850059038400590184007400 -440175006e0012000b004a007500740159018400760175004a0000000b00720075009700 -8e04970074008c000700f70199008e049600750071000b0171007500740184005900f800 -7400750131000b002a0075006e0074018500840059038400590185004400760075006e01 -75006e0173008d0097007b0050007a0079007a01450049004b007a0050007a0079547a00 -50002e004b007a016c007a0079007a0079017a0179517a0079027a0079007a004a003200 -61004400760075004a000e000b004a007500960084008e0086008e00990086007400f700 -9e00f700740086008d00970084008e008b017500640012013e0075007600440084005900 -8400740064006e003a000e0012006e017600440042008400590084005903840085004401 -76006e0064004a016e0075008b008e01840099009b0084008e0184008e008d0086008e00 -84008e0184008e0184008e018d0099008d0086008e00860075006e004a0164006e007600 -4401850059048400590084007100440076006e01120000003a0075007400440084005900 -84004400640075004a000b017200750097008400970186008d009700740071009e00f700 -740086008e01840099009700850075004a000b000e007100750076004400840159007400 -75006e002c00120028006e01440076008500590385005902f8007600440074006e006400 -4a0064006e0096008e0089007b0079027a01500052007d007a00500079557a0118007a00 -1f002e00490031004b002e0045004b002e017a0179537a0079007a001500320089007400 -76007200750072017500720096008e0084008e0184009700f7010700f700740099008400 -8e0184009700960072006e00720175007200640074008401f80044007400750072026e00 -7500440174008400590685004400760064006e003a000e0016007500720097008e008400 -9901a300990084008e008d0086008e01840099008e0084008e008d0086008e0099009700 -a300860097008e0084008d0075010a0012003a0075006400440074008500590584017100 -760064006e01720175006e0074006400590084005900440076006e00750072016e007500 -8b008e0184008e0086008d007400f7000700f70199008e0084008e018400960075006e00 -7500720075006e0064004400840059008500440064006e00720175006e00770044017100 -8400590584008500440175006e002c000e002a006e0073008b0097007b007a0079017a01 -78017a01500079571f007a001f007800450031004a0018007b004500310049007a007951 -6c0079026c007a001600320073006400740075037200750096008b0097008d008e018d00 -f7019e00f70074008d0099008e00860099008d008b007500720075037401840081008400 -6400740075046e004400740071008400590084005900840059037400440074006e003a00 -0e000a00740075008d008e0186009b0186008e0186008e0386008e0186008e0186008e00 -9900970099008d018e008b0075006e000a000e003a006e00740285005904840059008100 -7100440175006e00750374018400590084007401750473008d008b008e0186008e009700 -7400f7009e00f7018d0199008d008e008d008b0075027200750174004400840059008500 -7400750674004400f8005905840059008500440175006e002c000e002a006e0075009700 -8d007b0079027a007801530250007957490079004b007a0050004b0249006b0045005200 -79577a001600320093008c0197008d009700960197008d0197008d008e0097008d007400 -f7009e00f7018d0097008d018e008d0197058d018a028d0097029600f70174008c018d00 -8a088c009e0073007500720275018b0097008e008d0099009b008d008e018d008e018d00 -8e008d008e018d008e0499018e018d0175006e0072027500f7008c008d008a088d008c00 -9e007400f701960197018d008a028d008c009700980097028b0097008d00970099008d00 -97017400f7000700f70074008d038e018d00970496008c008d008a028c008b008d009700 -9600f70174008c018a098c01750172026e0073008d017b00790378005300510053017918 -7a0079477a0179046c007a01792c7a0079017a00791a7a0079037a00160032005a001c00 -1b001c011b001c011b001c001b001c001b021c003a002c00f8003a011c001b001c011b02 -1c001b011c001b001c011b00800126001b031c003a002c003f002a001c001d008a088400 -97007300750472008d01860097009b018e0084008d008e0084008e0184008e0184008e00 -8d0086008e02a30086008e008d008400970073007504730097008e008a081d001b002a00 -3a002a003a002a001c001b02260180001b001c001b001c011b001c001b021c001b021c00 -3a01f8002c003a001c001b001c011b011c011b011c021b01800126001b001c011b013a02 -1c001b0025008a0884009700730075047300860097007b00790078007a0878007a147800 -7a0079017a1478007a1d78007a0078007a3578007a0d780179017a0079007a1f16003200 -56000c0200000c000e0000010c0100010c0000000e0036002a00420027003d000e000000 -0c0100000c000b0000000e0000010e010b000d00800123000c0000000b0000000e003600 -2a003d00110000001b008400050583008a008e0084009700f7037400960084008d009700 -86009900a40084008e01840097008d008600970089008d00990084008e0184008e018d00 -99008e008d0097008400960074007300f70297008e0084008a00830005058a001b000000 -110036012a000e010c000b000d002300800110000c010e0100010e010b010e000c000000 -0e003d00270042002a0036000e0000000e0000010d0000000b0000051000800121000c00 -00020e00360027003d000e000c001d008400050583008a008e008d008b0074008c00f701 -730097018b007b01c003af00c019af01cb00cd00cb01cd00cb08cd07cb00cd00c000c300 -cb00cd00cb05cd01cb11c400cb00bf00cd02cb0ccd02cb03c000c300cd00cb0fcd02cb09 -c000ca00cd00c300cb09cd00c400cb00c300bf00c000af00c100c01cbf007b0016003200 -5900100011000e000b0012000a0012010a00120011000e0000010e003600290042002800 -3d000e010c000e0012000a0112030c000000100123021000110000000e0136002a003600 -12000c001b008600430583008e029700f7008c01f7007400970099008e01970099009b00 -97008e018d009701980097028d0097008d008e008d008e019a0099008e018d008e009700 -74008c02f7008d0099008d008e00830043058e001b00000011003d00280036000e000001 -110010002302100011000e0012040a010e0200000e003d0027004200280036000e020b00 -12000a0012020a0012000e000c00110010002301210010000f000002360027003d001100 -000030008600430583008e019701f7008c00f7008c00740097008e0097007b007d00d000 -b500d100b300b500b302d101b300d113b300e30070006f1570007e0070006f1c6d007000 -6f166e0070006f1d7e006f0f70007500e200d100b300d116b501d100b500b301d0007b00 -160032007100410043002a002b0063016f006d0070007e00380012000e002a000e003d00 -2700420028003600130017000b000e002b006d0067007001630137002a00410043000500 -4302410011000e000b00360028003d0012000b001c008500430111001000410043009d00 -8d008b0097008b00f7008c009e0174008b00990097008b008d009a00a20097008b009900 -96006e006d0170017e00770097008b0098009702a2008b0097018d009701f7019e000700 -9e008b0097018d00830043004100110143018d001c000b0012003d00280036000e000b00 -0e00410043000502430041000a00380063016f00630070012b000e000b002a000e003600 -2b00420028003d00190012000b01380068006f00700163012b002a004301050143013600 -11000e01370028003d0012000b003000f70043011101410043009d0097008b008d009700 -8c00f70007009e0074008b008d0097007b007d00b300b501b300b51ab400f20070006600 -670065006700650a67006503660163006e006f0066016500660065026700650067006506 -670065056604630070006603670165026700650467016502660167006e006f0066046500 -660165016701650467016504660463006e006f006601650b660063007300b51bb300b500 -b400b5017b00160031006e007700760077006d0063006600700163007700620039006400 -75003e0063016e006d0077006e01640048003e007f006f017f0063016d00770044006800 -440340003e02620163003e004800490077007600680040003e0077000901ac00ca007200 -ac00ae007701a1006e0075009600ac007e006e00ca00dc007e00dc00d900750070006f01 -7f006d007f007e007500ac00e600dc007e0175007e00dc01ad00ac0075007700dc00ad00 -7700dc00ca007501ac007600680064003f003e006800440077004a003e00390062023e00 -48003e0040004403090077006400700063006f007f006d00630070003e00480064007100 -3e0063006d006e006d00770064006e0064003e0062007f006301700066016e0074004405 -40003e0262023e0048004a007700760044003e017600090175007d007501de007500dc00 -7e007700ca00ac00dc007a007d00b300b51db300e3007000670065066701650167016500 -6700650267006500670063006e006f006502670165016701650067006501670265036802 -650067006502670062007e00660065036701650167006501670065016701650167006501 -670072006f00660065016700650167016801670068006500670265016800650068026500 -67006502670063006e006f00650267006500670165006701650467007300b300b500e700 -b51ab400b500b3007b00160032004b007600440077006400630062003a00420040007700 -3e004a002d0071002b0040003e00640174004a0077003e0017003800770064003a004200 -6200640174004400430036002a00360043003d00280017002800380037003f0028012d00 -f70044014300410076009d009e00da009602b2009e00a10296000800a50075007e00ac01 -d9007e00e400da006d0070003e0071004a007f007700a5009800f500a5007e01ac007500 -dc00ac00e400da00960074009f00ae009e009f00960008000700da009d00440141014401 -8c002d002b002800400037003d002800170028003d00410029002c003f00760174006400 -6300620042003a00640077003e003a002d0074002b004000620064037e002d0028003e00 -7e0062003e00420064006800640074004301360028003d00430036002a0017002b003d01 -3f0028002c003a00f700440141019d019e00080073009600a500ae00a1039600a5017b00 -7d00b301b51cb400e3007000670066006502670065016801650067026502670265006700 -63006e006f00650067016500670465006800670065006702650468006700650067046200 -7e006600650167006500670165006701650167006504670065016700680072006f006500 -670165006700650167026502670065006700650167006501680067006500670463006e00 -6f0067006501670065006703650067006501670168007300b300b51aab00b500b400b500 -d1007b00160032004a004400430036004000700064002a013e00630038003a0028004a00 -280040003e0064003e003f00280048002c0042006400630062000a0162006d0040003f00 -430136002a0029004300410027000a001700370036003f00280017002c00f70044004301 -44029d0098009a00af00070075008c01f7009e008c009800960075007e00ca00a5007d00 -7500960177007f003a002a003a0070006e00a50097009a0096007501a50096007d009601 -9800a5009e008c00f7028b00a20097009600f70043014401430044008c002c0017002800 -400028003d002800170027004100430029002a0143013d006200770064002a0162006300 -3e002c01620028003f003e0064003e004000280048002c0042006400630040000a016400 -680062003d0043012a000a003d0043003d002800170137013f000a0028003200f7004300 -4401430144009d0098009600b10098007700f70396008d0096007b01b301b51cab00e200 -7000671563006e006f0067106800670a63007f00660067156e006f00671c63006e006f00 -670e63007300e800b500b400b517b300b500e700b400b500d0007b001600320072004301 -37003f0063013f003e0062013e001700280048000a0040003e0064003e003f002b003e00 -2b0017003700630062003e0163014000370043013d014100430041002a00170016003d00 -37003f000a002b0031008c00740044007600440076004400710096017300980074007300 -89038a00890096007500ac01720075009600730070006d0040003e0040006f006e007300 -9601730075019600ac0075007d0089008a0089037300740096018b009600f70044007600 -44017600740096002d002a000a003e00370038000a0017002a004100430041003d004100 -43013d00400063013f003e0062006300370028013e0028003f00620064003e003f000a00 -48002a0016003e00630062003e003f0063013800370043013f003d00410043003d002a00 -0a002a003d0037003d0017002a003100f70076004401760144008c00850096008c007300 -74008b0089057b007d00b300b400b51de2007c00641549007500641c4901750064154900 -72006e0064004900641a49007500640f4a007300e200b500b400b51ab400b500d0007b00 -16003100720044013e006200630462013e03620174006201390048003e00380062006305 -62003e00440340004400400039013e0062003e0064003e0148007200770675036e007500 -73017200730272007500ca00ac0075036d0070016f0070016d007501730075007c007500 -ac0075007c007d005a007301720173007500770075017d00720075007704750148003e01 -62003e0062003e0039003e00400044004000440240003e0062006305620038003e004800 -3e0062016e0062013e0139016201630462003e0044024000440140003e02620238003e00 -4a007500740077037400750172007d01770075007301720073027b007d00b300b400b51b -b400c900b400e900e201e701e20fe700b300e200d002e201e700e217ea00e215e701d100 -b300e900e200e900e701e216e702e200e900d000e200e701e206e701e200d001e700b51f -d0007b00160032004a00410111002800620440002b0012000e0237002800420028003d00 -0e03280062052b000e003600410429000001120036002800360011000e001c0097017400 -f7038d0397007400890135001e001d008a0082008e008d0098009a008d00970275006e01 -70016e00770097028d019700a30097018e0088008a001d01350089008500740097018d00 -9701f7008c01f7018c0097001c000b000a003d00280036000e000b001200290041043600 -11002b0062044000280012000e000b0012003d0028004200280037000e0012000e012b00 -6205280011004105290000000b000e00360028003d000e000b00300097008c00f7049700 -8d00970274008900820034001e00240088008a007b007d00b300b400b51cb300b500ab00 -f000b500b400b300b501b42db508b413b300b42cb300b501ab00b51ed0007b0016003200 -4a001200110000010b010e000b0012000e000b0000000b0000000e003600280042002a00 -36000e0100000c000e0312000e0100010f000e0111000e0200010e0036002a003d000e00 -00001c0097008d00f7008c00f7008c00f70086008e0186009700f700840134000c000d00 -820088008e00860099009a0084008e01840097008c007100f7007100970184008e009700 -84008e0099008d009a008d008a008800820000000c0035008401850097008e0086008d01 -85008c00f7008c00f700860097001b000e0012003d0027002a000e0000010e0310010e00 -00010e020b000e0012000b0000033601420027003d000e0000020e0600010f000e050002 -36002a003d000e000000300097008c00f7018c029700840099008d01f70084008a003000 -0b001b008a0082007b007d00b300b400b51cab00b500ab00b500b300b400b300b533b403 -b513ab00b500ab00b529e702b521d0007b00160032004a000b000e000c000e0000020b00 -0e000c020e000c0010003d002800420029003d000e0000010c0300000b0000010e010c00 -00010e0100030e00360027003d000e000c001b0086009700f70085008c01f70099008d00 -86008e00860071008400820035001d01880184008e009a018e0086008d008e0086009700 -f7029700840097008d0086008e02a30086008e01820088001d0135008100850071008600 -8e0184009700f7008c02710097008d001b00000012003600290036000e0200020e020000 -11000e0000050c020e013d002a004200290036000e0000000c000b000c0100000b000006 -0e030c0000010e0036002a0036000e000000300097008500f7008c01f700f8008d008e00 -84009900970071008400820035001d002400820088007b007d00b300b400b51db300b500 -b402b532b406b53fb402b503b300b51cd0007b00160032004a0000000e0000000e000000 -0c020e000c0025011d000c000e0036002a00420027003d000e0000001d0026010d000002 -0e020006100011000f000e0036020e0000001b0097008d00f7008c02f70086008e009900 -86009900f7008400820181008a00820088008e00840097009b0086008e008d008b008e00 -8d007100f700710097008e0086008e00990084008e008d00970099008e008a0088008201 -84008a0082008400850097008e0086008e008d0085008c0274008b0097001b0000001200 -3d0036010e0300030e000c0100000e0000000c0000000e000d0026011d0000000e003d00 -2700420036010e000c001d0025010c0000010b0000000f0000010e0000020e0000000e00 -1100100011003d0029003d000e000000300097008c00f7008c0085008c00850097008600 -99008e008d00f700840082008a0084008200880082007b007d00b300b400b59cb403b520 -d0007b00160031004a000b010e050b000000540025010b00120037002800420028003700 -0e0130002600540013000e010b000e0000000b000c000e0100000b000e01290041044300 -110000001c0097008c0074008c00f7028d0097018d009700f7008b008a0189008a008200 -8a008d019a018d0097008d008b008d0097007400f700740097008d0197018d0097019a00 -97018d008a0082008a0089008a018500f70097018d019700f7048c0097001c000e001100 -410529000e0100000b040e0000000b0012000e0019005400250024000b000e0037002800 -42002800370012000b00250154000f000e0300000e0100000b000e010b000e0029004105 -11000b00300097008c00f70497008d03f70089008a0082008a0088008a0082007b007d00 -b300b400b51fb300b500b300b500b410b501b41db507b40fb501b42db500ab01b521d000 -7b00160031004b00390131003e0031003e013100480031005a014a004800310062016e00 -6201390048004a0057005a00310039003e0231003e0538003e00400044053e0275017704 -750173007d0075006e00770075016e0072007d0172007500ca00ac0075017d0096007200 -7501770175007200750173007d007501ac0075007c00750072007d0075006e0075017701 -72007d01730075017700750077006e0075013e02440540003e0038003e0139003e023100 -3e02390031005a0056004a004800390062003e0074006201310048004b015a002e003e02 -31003e0138003e054000440538003e004a007501770175007700740075007d0072007501 -770075057d007b007d00b300b400b522b401b54bb300b52eb301b51ed0007b0016003200 -4b00160031003400460134013500450032005700550056004b0046004b0173004b014500 -5000460054008700450134004601340046011e0028001700280017002a003d0043004100 -3d00410043004400270017003100960174007500f7007700740085009601730075007000 -6e01700068007700f70096007501ca00ac0072007c009600850096017400750071009601 -73009601730075019600ca007d007500960073007700680070026e007500960073009600 -8c0074007500f70075007600730096002c002a00270044013f003d004100430036002b00 -280117012c004600350034014600340045018700540046004b0034004b0173004b004a00 -46004900560055005700450146003401350046003400310016002b0028023d0043003d00 -4101430128002c0031009600f700750496008b0096017500680070006e01680077009600 -73007b007d00b300b400b5c1d0007b001600320049001600240087009400870194009500 -5700600093008f0087007b0093017b00bd007b009300bb0050009300940095004f004700 -9500bd0087009000940087003400130017002800120028003d004300360027002a004100 -430027000a001c0096017400f70274009600970196006e006f0070006f0070006f01da00 -96017500ca00a50075019600a200980007009e00a600a100b1009800b1009800b1009600 -75007d00a5007d007e009601a60070026f017f007500960097008b0096007400f7017500 -7400960098001c000a0028004300410029002700360043003d0028001200280017001600 -340087019400bb008700bd005f00610087008f0061007b0093017b00c1007b0095005f00 -530095009300950047005f009501940187008f0031001701120028002a00410043003600 -2701430041000a00170032009600f703750074009600970096016e006f0070006f007000 -6f006e00b10096007b007d00b300b400b5c1d0007b00160032004b001700320087018901 -9500c100bc0193008f0057007b005f0093006b00bc007800bc00bd007d00c000bd00c100 -47005f009301570046009300870034001c0017002c0016002c003d00430036002a003600 -410043002a012c00f700750596019800a5007e0070007e007400770068006d00da009600 -7501ac00a600dc01e5010700b100ad00ae00a1000801a500b10196007c007500a5007500 -d900ac009800e4007f01620163007f00740096018b009600750596002d002a0143004100 -36002a003600430036002c000a002c00280017003400870093008901bd00c1009300c000 -87019300be0093014b0096007200980093007d00c100bd014f005f008700950046005700 -8701320017002c0017002a013d00430036002a01410127002c0032009600720075037200 -9601a20008007f017700640077006f007000da0096007b007d00b300b400b5c1d0007b00 -160031004b000b00240087005500300031008100bd009300bc009400bd0093007b008700 -95004b004a01bd0093007b00bd009500bd009301bd011300150054009400340017000b00 -0a00170141004305110017002c00960075006e0175016e00730096009800080077007f00 -42003a0042007f007000e400a3007d007200a5017500ac00a500e400a000a800a100b200 -9e00b9009800f500a200e200a500750196009f00ac019a00e40070007f002c0071003e00 -7f00770096008b00960073006e0175007c006e00720096002c0017001100430536002700 -16011200170034008f00540032001e00bd019300bc00bb0095017b00bb0095004a014b00 -bd0093007b00bc0095017b005f00bd008a001700130087008f0024000e00170112000a00 -410043044100270017003000960075006e0075016e0075009600850098016e007f004200 -3a0042007f007700e400a5007b007d00b300b400b5c1d0007b00160032004b0017003200 -8700570017001c0057015f0047008f0093005f0051005f0093004b004a0193005f005300 -47008f0087004f004700870057001c00150057008700340017012c000a002c003d004305 -28002a002c0073007c006e00720064006e0175008b0196006e0067003f0011000a006800 -6d0096017501ac00a500750196018b0096007400f700740096008b0096008c008b009600 -7e007500a50075017d008b009e0070006800270011003e006f006e00960097008b007d00 -6e0164016e007500960030002a0143053d002c0016002c00170134009300460015001c00 -5700870047004f008f014f0053005f0093004a01490093005f0051005f00870093004700 -6000870057001600170057008700320017002a0028012c004100430527002c0032009600 -72006e0064016e01750096008b0096006e006700370012002b0067006e0096017d01d100 -b400b5c1d0007b001600310049001600240094009500930087009400930055005b008f01 -550051005f0093007b00c0007b00930150005f0090008f0047005b00bb0095009301bb00 -9300350013001701120017002700290033013b0011002a00270017002c00960075006e00 -1700280048006e0096018c0096006e006f01670063006f0196027500ac00a50075019600 -970096017400f70196008c0096009701960075007d00a50075007d0096019e006f026300 -67006f006e0096009700960175004a0017002800750196002c0017012800110033012f00 -2700170112002800170016003400870093009400930187005f004f008f015f0051008700 -93007b00c1007b009300870051005f008f015b005f008701940087009300870024001701 -160017010a002a00330229002a0012001700320096006e00640028000a00720075007300 -96026e006f0163006f01700096008b007b007d00b300b532b400b58ed0007b0016003100 -4b0016003400870093009400bb00930087005f004f008f015f0051005f0093006100c100 -7b0093005f0051005f008f0147005d0087009300bb02870034002a001700280017002a00 -0a002a002f00200033000a002a000a002c00310096006e012b000a0064006e0072009e00 -f70074006e006f0366006f00730096007501ac01720075009600850096008c007400f700 -7100960185009601730075019600ac0075007d009600f7006f057000770071009e007500 -6e0049000a002b006e00690096002c00280016002b002700330021002f002a0016002800 -170028000a00170034009500bb008f00bb024f00470087008f005f00500093017b00bd00 -610093008f0051004f008f014f01bb04930032000a002800170128012a00200033011702 -2a00310075006e00640028016400750171008c0075006d006f047000960073007b007d00 -d100b400b532b400b58dd0007b00160032004b002b0048004b005300600053006b005200 -60004e0093005f00600051004e00520079007d0079006b0053015200930060004f004e01 -530061015300520045002d002b002d0138002b002d0030013b002d0038002b002d003e00 -72006e006d026e006d006e0064017600630068006702660063009f00960072007500ca00 -ac007e006e0096017300960077007501960073009601730096007e01ac00750273009f00 -680067036800630068006e0064006e0070006d036e00960039002d002b0037002d003400 -30003a002d002b0038002d012b002d00450061005300610053006100520050004f009301 -5200510053006b006a007d0079005000600051005f0093005f004e005300610053016100 -5300520048002b002d053000320030002d033e0075006d006e016d006e006d0176006401 -680067046800730096007c007d009a00a900b5059900a401b5068400b5089b01b5059c00 -8e00b50ea4019900b58bd0007b00160031004b002d0048006b0078016b00780053014e00 -93015f005200530050006b007d0078006b0053006000470093015f004e00520078006b00 -6a0078006b0049002d0037012d0237003a003b012d0037012d00380075007e0070006e01 -70006e0168099604a5009605740077007400960d6801670068037600680177006e007001 -6e027500380037002d0037002d003b013a002d01370449006b0278006b00500052006000 -5f0093005f004f0053006b007800be006b00500053004e00600093014e00600052006b00 -78016b00490048002d0037022d0037013a003b012d0237003e0077006e0070016e007001 -6e0068087600960073007b007d008b009a00a30089008d008b0184003c008b009a005900 -84008b005900a900b500a40097009a005900840059008b0084008b0059008b008d00b300 -b502e70059008900e20089008d0059009a0059008b0059009a0059008d00b500b3008b01 -8d0085008b0097003c008d00b300b400b507b400b511b300b56cd0007b00160032004b00 -37013d003f013d00380031001f001e005400030054001e001f003e002d00710031003a00 -1f012500030054001f023f00400036003d003f00370036003d0136013d013b0236013d01 -3a00740064006803640176004401760044006803440086009701860099009a008b009701 -86008d017100f700710097008d008b0097008e00860097038d0286004400680344007600 -440176016400680474003f0036003d0136003b0236003d0136013d01360040003f003600 -3f003e002d001f015400030025001f013e0031005a002d003e001f013500030054001f01 -31003e0037003d0040003f0036003d0136003d0136013b0236003d003601420074006400 -680376014400760044016804760097008b007b007d008b0059008b005900840035003c00 -59003c008600840285008400b500b401b50097003c008400a4009a00590084003500a300 -b50199008d00b50159008400a3003c00840034008b00340059003400850034008d00b500 -a9003c0084003c0034008600840086008400b501b400b504b402b50eb401b56ed0007b00 -160032004a002a0029003d0136013d002a000d01800026003300000137002a0042002700 -3d0000012500260080001a000d0019003d00360029003d0129002a00290127002a002901 -33003b0129002a00270029003a00f7004405740044017600440697008e0089008e009900 -9b00970084008e0184009700f702990084008e008d0086008e0099008d009b0086008e01 -84009700440776004407f7002c0029002a00270029003b0033012a01290027002a002901 -2a003d0129003d00360019000d001a002601240000013d002a004200270037000e000b00 -25002600800010000d002a0036042a00290027002a01270029002a0033013b0029002a00 -27002a003a00f7004402680044027600440886008d007b00bc00b301e700b300b500a900 -b300e700b302b500b3008b005900a900b4029b0059009a00b501b300a90084008d00b500 -b4009b00b5028600b503b300b500b302b500b300b503b302b503e800b501b400b510b404 -b570d0007b0016003200580033013b0041023b002301800221000d000e0036002a004200 -29003d000e000c002000800123023b0041023b0033003b0233013b0033003b0033003b00 -33003b0159003c0085007100740071028500840471008500710174008400880284009900 -9b0086008e0186008e008d007100f701970184008e0099008600a301970099008e008a00 -88008a00840074007102f8008404f800740071007400710185003c0080003b0033013b00 -33003b0033003b0233003b0033013b0041023b002302800120000c000e003d0027004200 -2a0036000e000d0023008001230241033b0033003b0033023b0333003b0359003c008500 -71048500840389007100f700f80071008500840088019300bc00a7008b00a900b502b300 -b5029c00b300a700b503b400b5009c00e700b50de701b5019c00b501a3008b009b00b503 -b300b400b301a900a400b400b50097008600a900b400b500a900a300e700e800b500a400 -860099009c00a30099009b00b502a300b5049c00b500a300a4008b009c00b56ad0007b00 -1600320056002100010021003300830133002200800321000c000e003600270042002a00 -36000e000c00200023008000220001012100f80083003b00210080013300210001022200 -23000100230022000100230080018a008400f8005903860084008b008d009a008c009e00 -7100740076008d008a0088018e009b018d008e018d008e009700f70007009e0097009a00 -8d009900e7008d009a00a3009a0099009b0188008a008400710483008400860084008b00 -8c0007008d00a20059019b00840080002300010022002300220023000100210001022100 -010121003b008300f800210001008002230020000c000e003d002700420027003d000e00 -0c0021002300800001023300590083003300210059012100010423000100230001012300 -80018a005900f800850084015900860084008b0097018c009d00710074009d008d008a00 -880061007d00e2003c0085008400970284008d0086003c0097018b00860097008400a400 -b50084019a008400970099009700e70159009700b5018d019a0059009a008d0086008400 -9a00e700840059009900e700a400a300970059009a0097018401b500e7005901b300b500 -9a00840059009a013c00a300970084005900a30086005900e700b5008d003c008d009700 -9a0059009a003c00a3003500a9008b008d00b56ad0007b00160032004a00200021002000 -2f009d013b023c00200021001a000c000e003d00270042002a0036000e000c001a002104 -20009d0083003b0133003b00330021082000210126008a008500f8008502f8008c000700 -9e009700b9009d009e009d0074009d00f7008a028e009b01970084008e01840097009e02 -a8008b0099008d00a0009b00a3028d009b018a018500740171007401850207009e008c00 -a000a200a0008c0086009b005900210a2000210333008300f7003b0033003b003c002000 -21001a000c000e0036002a00420027003d000e000c001a0021042f0083013b023c002109 -2000210135008a00f8008501f80085018c000702a0009e009d009e0074009e008c008a01 -7b007d00b3003c0059008b005900840059018400590035009a00840059008b0059008400 -e70159008b003c008d00840059009700b500e8008600a300b30186008400a7008b009a00 -99008b0084009a008b0097008d008400b500a70059018600a70097009a0084019c008d00 -86008400a300b30084025900a3008400b30084009a003c00890059008d00e700b5005900 -350084003c00a3008b008d003c008b0035009a008400b300b56ad0007b00160032004a00 -0c010f0029003d012c002f000b0019000f000d000c0000000e0036002a00420027003d00 -0e0000000c010f000c010f0011003d003a00360030000c0019000c040d000c020d000c00 -0d000c001b008d00640174004401740044007601440076014400760044028b008e018400 -99009b0084008e0184008e008d0071009e007100970099019b0186009b0097019a008d01 -8e0086004408760044007400760044007400760044008d001b000c010f000c0c2a003a00 -3d002f001c000f010d010c0000013d00270042002a0036000e0000000c000f000c000d00 -0f000d0029003a0037002c002f000c0019000c0a0f000c0030008c007400440074016400 -740044017600440176004400760044017400990089007b01a7008d00b3009700a4009900 -a7019c009b019c009b009c00a7008b003c00a400b500a7009a00e7008d00a400a900a400 -b50186009b00b501a4009c00a7008600b5029c00b5008400b5008d00b501a40084018600 -9c00b501a7019b008600a4009900b501a9009b01b500a4008400a900a700b5009900a700 -8d009900b5019c009a008b005900a3008600e700a300e700a700b500a700b56bd0007b00 -160032004a0000010e002a01360027000e0000000c000e0000000b0019000e0036014200 -29003d000e0000000c0000000e00000113000a003d002a0036000e0100000e0000000e00 -00000c0000050e011b008c00750277017500760068004402680144006801440097018d00 -8e009b0197008d008e018d009700f70297008d008e008d0199018e00a30099008d009700 -8d009700440068034404760075006e0075016e00750097001b000e0200070e0000020e00 -2a002900360012000b000e000c000f000000120019000e003d00270042002a0036000e00 -00000b000e00000213002a0036002a0027000e000c0000040c0000020c0000010e000c00 -30008c00740075006e0175007700760044036803440197008d007b00bc00b301e701b501 -e700a900b506e700b300b500b400b300b502e800b505b400b505b300b508e701e800a900 -b503a900a400b500a400b500a900b503a900b504b300b500a900b400a900b508b401b56c -d0007b00160032004a0000000e0129003d013a0030001c00300000013400f8002c003d01 -420040003d002a003200190030001c000c000e00f800f7003d002900360011000e000000 -0c000b0000040c0100010e0000001b008b00750172006e02760044036801440068014400 -7401850097009900a300970086008e0186009700f702990084008e008d0199008e019b00 -8d009900970071009d004400680444016800440076006e0175017200750097001c000004 -0c0000070c00110036003d0042003a002f01300000015800f8000a0036003d0071003f00 -3d002a00320013003a0019000e00000071009d0036012900110000010c000e0000000e00 -0c0000020c0000020c0030009600720075006e0074007500640068004401680644007400 -f7007d019a00840085008900a3019a00350097008b009a0097008d009a008b005901e701 -84008d00e7008400a300a4009b00e700b50084009900b5019b009a0159008d008400a400 -b5009a00e7009a005900a30084009700b501860059009a018d0086008d003c008d008b00 -8d005900b501e7008b005900e2009a005900a3008b0085008d00590085009700e700b576 -d0007b001600320045000b00290041017601440083003a0042000b001c005800f8002a00 -3f017400400076003a00340030003a00300019019e009d0040004301410029000e000c00 -000b1b009700750072002d002c004a00770064006803440268014400740285009700a300 -86009701840097008d0071007400710097008e0084008d00970086008d0097008d009900 -9700f700740076004400680444006802640077004a002c002d00750196001b0000010c01 -00040c000e0000010e002900410043009d007600440042003a0032000c002a007100f800 -0a003f01740040007600300034003000340030002a000a009e009d004301410129000c01 -000b3000960072012d002c00640077006400680244006804440074017c007d008b005900 -35005901840059008400a3003c0259018b0084009700a400e70059008d003400a3008400 -59009a00b5018d00a700b50186008400e7008d0084019c00b500860084018d0097008d00 -8400b500a4008400350084008b00a3009a018b005901a3008400b50184008d0035008400 -59008d00a40059023c015900b577d0007b00160032004b003a004200830074009d019e00 -9d0185005800f700f8009e0042017600740242008c0058008c00f80185009d009e007601 -9d00830042013400320042003c0034063c00340058009800ac00a600320171007700760a -9f009e01a000a800e700a4009900a4019700a3009e00b2009e00a3009900aa00a3009b00 -a402e2009a00a0009e010700760a7700710034019f00ac00a2003c01420034003c013400 -420034013c00420444009d029e009d008c00f80185018c00420044007402710042008c00 -f8008c005800f700f8009e017601440083004201340042013c0034053c014200f800a200 -96009f0032004a007400770076097700a600a1007d00bc009a00a9008d008b009b008b00 -99009a009700990197008d009a01a9008600b50199008600a90084009b00a3009900b501 -84009700b50199019a005900b3009900b501990084008b003c00b3009900b50286009700 -9a018d0086009b00b5009a008b008d005900a400b500b30086008d00840086005900a300 -b3009a00e70099008d01b577d0007b001600320045000e00290005004300410143004100 -29000f000c000e0000000e013f0176003f010e0000020e01290005004102430041002900 -11000e00000b1c008b00730075002c014a0077006400440168034401680044009d007400 -f7008d009a009b008d008e028d009700f7028d008e018d0197008e009700a30097008c00 -7400f7009d0044026800440068034400640077004a002c01750197001b0000050c000005 -10002f004301410040004300050029000e0000010c0000000e003f0176003f003d000e00 -00030e0029004100430041014300410029000e0000000c00000a30009600730072002c01 -64007700440168044403f700740073007b00b300b501e700b50cb400b5169c00b5179c00 -b300b509b400b574d0007b001600320045000c002f000500410011014100050029000002 -0c010e003d003f0071003f0036000e0000000b000e000c000f0029000500410011014100 -05002f000f000d010c0000091b009600730072007500720075006e007600440268004400 -68004400680144007401f70085009a009b00840099008e0084008e008d028b008e009900 -86008e0184008e0099008d0099008c00f700740144006800440068014402680044007600 -6e017502720097001b0000010b0000020c0000020d000c0110002f0005002f0011014100 -050029000e0000010c010e0036003f0071003d010e0000020e0129000500410011014100 -05002f000f000c000d000c000009300096007300720075016e0176004404680344007401 -7c00bc00b300b52cb400b507b400b58bd0007b0016003200560021003300050129014100 -0500290000040e0036002a00420027003d0000052900050129010502210220000c000007 -0c001b008b00730075027300750074017601440074007600740144019d00f7018d009900 -9b008e0084008e0184008e00990084008e0184008e008d0086008d008e01a30086008d00 -f7024400760044007601740044007400760074017504730097001b0000080c0020002102 -05022901050129000e0000010e023d00280042002a00360000020e000001290005004100 -29010501330021021a000c0000070c0030008d0073017501730075007401760174014400 -740076004401f7017300bc00b300b502b400b5bed0007b00160032005900210005062900 -0e0000030e0036002a00420028003d000b0000000e000002290043000502430005012202 -21000c0000081b0097018d0097008d0097018d00970099008d0097018d009701f7018c00 -f701860099009b008d008e018d008e018d008e008d008e0099008d0099008e008d008e01 -9a0099008d00f7008c01f7018d0097018d0097018d0097018d0097008d0097018d008e00 -1b0000000c0000060d0021002202050343000501290000020e023d00270042002a003600 -0e0000000c0000022900050343000500330022002300010021000c00000830008d029701 -8d0097018d0097018d0097008d009701f7037b01b300b5c2d0007b001600320059002300 -3b000500430005014300050029000e0000030e003d00270042002a00360000040e002900 -4300050043000500430005012301220023000d0000070c001b008d018e0186008e018600 -8e018d009700990086008e008d0085008c02f700850099009b0086008e00990086009900 -8e008d008e0086008e009900860099008e0086008e01970099008d00f7008c02f7008600 -8d01840097008e00860099008d008e0186008e0184008e001c000b0000000c010e010001 -0e000d0023030501430005014300050029000e0000030e0036002a00420027003d000e00 -00030e002900410043010500430005003300230221000c0000070c0030008e0184008e01 -86008e0186008e008d01970086008e01f7018c0173007d00b300b5c2d0007b0016003200 -59000d00100011010a0111000f002a0030000e000c0000010e0036002800420027003d00 -0e0000030c000e01100011002a001100100019003b002300010022000c0000070c001b00 -840097008e0084008e009900840097008d00860097018e00a3008b00970007009e008c01 -f7008d0099009b008e0084008e0184008e0184008e0184008e008d0086008e02a3008600 -8d00f7028c00f7008e008d018e0084008e018400970099009b009700a30084009700a300 -3c0000030e0000020e000d000101220010000f0011012a00110110002c0100000e000001 -0e003d002a004200270036000e0000040f00100011000a0111011b003300230001002100 -0c0000070c003000970086008e008d008600990084009701840099009b008600a3008e00 -86009e018c0085007d01b300b5c2d0007b0016003200590000010e0000003a002f000001 -34003a00130000010c000e0036002a00420027003d000e000c000b000e000c0000010b00 -00002a003a00000132001b008000220021000c0000081b008d008e0086008e0086008e01 -9700a300a8009700e200a30197008d00f7009e008c01f700850099009b0084008e018400 -8e008d0086008e0084008e0184008e0184008e018d0099008c00f7008c02f70084008e01 -86008e018d00a300a700a300e2009a00aa008d008400a2003c0000080c00210022000100 -0d0000000e000c0058000f0000000e00420034000c000e0000000c000e003d0027004200 -2a0036000e000c010e0000010c000e00000032002f0000000b0032003000230001002100 -0c000008300097008e0084008e0186008e00a3009700a400a800aa00a40097008d009900 -9e0007008c0173007d00b300b400b5c1d0007b001600320059000003300242001b003000 -0c0000000e0000000e003d00270042002a0036000e0000010c0100010b0000002a004200 -1900f800190034002300010023000c0000060e0000001b0099008e059700a3009a00a301 -a400a300a9009b0007018c008500f7008c0099009b008d008e0d97008e009b0099008c00 -f7008c01f7018d008e0397008e00a3009900a400a302a4009b00a4003c000e0000000c00 -00050d002100010023000d0000000e00000034001c003c0030002f0030000c000b010000 -0e003d0028004200290036000e000b0000000b0100010e01300242001c00300023002200 -21000c00000830008e0399008e019900a3009b00a700a000a7009a00e7009a0007018c01 -78007d00b300b400b5c1d0007b001600320059000c0013002c0630011d001e0030002c00 -3e00370074003d003e002c0030001d0230002f002c050a000d002300010021000c000008 -1b0084008a0184008a0184008b00730089008a0084008a0184008e007400730086018500 -8a008e009b008e0084008e0184008e0184008e0184008e008d0086008e0099008e009b00 -8a0186008b008400f70074008d008a0284008a008d0073008b008a0084008a0184008a00 -8e001b000e0000070c00210001010d000a002c012b002c0330002f0030001d0030002c00 -3f003d00710037003e002c001e0130001d012c060a000d002300010021000c0000083000 -8e0084008a0384008b00960084008a0184008a01890074008500860089007b007d00b300 -b400b5c1d0007b0016003200560000002d0064006e0496005a0085008b0085005a007200 -6e017e006e0172008b015a0085008b0073006e0464003a000f002200010021000c000008 -1b008e008201880082025a006a009300820388008900490072008a01820081008a018400 -8e0184008e008d0086008e0084008e0184008e0184008e008a0282008a00820172006400 -81008203880057006a005200820088008201880081008e001b0000080c00210001002200 -0f003a0064006e037500710089008b00850089008b0075006e007700dc006e0175008500 -5a0085008b00850073006e0464002d000d002300220021000c00000830008a0182008800 -820193005200500093008201880081008200890064007200820161007d00b300b400b5c1 -d0007b0016003200560000002d00620064016e0275008c0475006e017e006e0175009600 -8c0197008c0075006e0164006e00640062003a000f00230001010c0000060e0000001b00 -8a00880181028700520069005a00870081028700570069006b00890081028a028d008e01 -8d008e018d008e018d008e018d008e018a01820081018200890072006400930087008102 -82005a006900520082008700810188018e001b0000080c00210001010f003a0064016e03 -750096008c0196016e027e006e00700075008c0196008c00f700ac006e03640062002d00 -0d002300010021000c00000830008a008201810182008700520069005700870081028200 -5a0064005a00820161007d00b300b400b5c1d0007b0016003200590000002d0049003e00 -120164006e00730098019700980175006e003a0042002c006e007500960097009a009701 -9600750112013e0064003a000f00210001010c0000060e0000001b008a0088008a000d00 -0c003400890052006900610087001e0000001b0089016d006b00890056000c0181009500 -8a00860097008e0086008e0186008e0186008e008d018e018a0181000d000c0056008900 -4b006d00890087001c000c00300082006100690052008900340000000d00820088008e00 -1b0000000e0000060c00210001010f003100490039000b0012006e01a500970198019600 -6e01280042002d006e00750098009a009701980096007500640012000e003e0062002d00 -0d002300010021000c0000060e00000030008a00820081000d000c00560089006b006900 -610081001b000b001d0087005a0069005a00810035004b007d00b300b400b5c1d0007b00 -16003200590000002d00640048000b0164006e009600980097019a00980075006e003700 -42002b006e0196009a0098008b00980096006e010e013e0064003a000f00230001010c00 -00070e001b008e00880082000d00000034008900520069006100820030000b001c008200 -930069006b00890056000c0181008a0084008e00990084008e008d008600990084008e01 -84008e00990084008e008a0181000d000c005600890053006900890082001c000b001e00 -8200610069005200890034000c018a0082008e001b0000000e0000060c00210001002200 -0f00310064003e000e0012006e019600970098018d00980075006e002c004a003a006e00 -750098019701980075006e0064000e014a0064002d000d002300010021000c0000083000 -8a0154000d0000005600890053006900570082001c000b001d0093005a00690072008900 -35004b007d00b300b400b5c1d0007b001600320059000c002d00620164016e0196008c00 -98019700960075006e006400750064006e0198009a00960098009a0096006e0164004a00 -490062003a000f00010121000c0000081b00840088013501810089005200690052008200 -560281005700640072008900810035018a018e0084008e0184008e0184008e0184008e00 -8d0086008e018a018100560035008100890052006d005a00870056003500560087005a00 -69005200570081003500540082008a008e001c0000080c00210001010f003a0062004900 -640049006e01960098018c00980177006e006400750064006e0075009600970098018c00 -96006e01490248002d000d002300010021000c00000830008a0082015400350081005a00 -530069005a00870056003500560089005a006d005a00810161007d00b300b400b5c1d000 -7b0016003200590000002d0064006e0375007200f8008501f800710075006e01dc006e01 -75008500f8018501710075006e0364003a000d00230001010c0000081c008e0088028200 -880087005a006b008900820188008201890064006b0082018a0082008a028e0e8a028800 -82008800890072006400870088018201880089006a005a0082008800820088028e001c00 -00000c0000060c002100010023000f003a0064006e0471008500f801850071006e02dc00 -6e017200f8008501f80175006e036d0064002d000d002300010021000c0000060c000000 -30008a0088038200890072006b00870088008a0082018800890064005a0082008a006100 -7d00b300b400b5c1d0007b00160032005600000017003a043100320034043a0040003e00 -74003e0040003a003404320031003a003e003a022a000c002300010021000c0000070c00 -1b008e008a058900730089008a057400730084028a008e009b0084008e00990084008e00 -8d0086008e0084008e0184008e0186008e019b008a0184018900730072008a0589007300 -89008a058e001c0000080c00210001010d002c0031003a033100320034043a0040003e00 -74003e0064003a0032003403320031003a040a000d002300010021000c00000830008e00 -8a05890073008a05890072007300840089007b007d00b300b400b5c1d0007b0016003200 -59000e0100020e0100060e0036002800420027003d000e0000010c0000020b000e020b00 -00000c000d00230001010c0000070c001b0086008e0189008e00990084008d008b008900 -8e0084008e0184009900f7018c0185008d0099009b0099008600990184008e0184008e01 -84008e008d0086008e019900a30086008d00f7008c02f70097008d008a008e0084008e01 -89008d008e0084008e0184008e0099001c0000080c0021000100220010000e000b010e01 -0b0100050e003d00270042002a0036000e000b000c0000050e0000000b01000010002300 -010021000c0000083000990084008e008d0084008e0084008e008d0084008e0184008e01 -8400f7008c0185007b007d00b300b400b5c1d0007b0016003200590000000e00000b0e00 -36002a00420027003d000b0000080e010b0000000d002300010021000c0000081b009900 -8e088d0099008e008d008e00970085008c01f7018b009a009b008d008e018d008e018d00 -8e008d008e018d008e018d008e01970099008c00f7008c01f7018d0099008e008d008e03 -8d018e008d0099018d0099001b0000080c002100010022000d0000010b0000010e000006 -0e003d00270042002a00360000090e000b0000010d002300010021000c00000830009900 -8e008d0099018d008e018d008e038d019900f7008c00f7008c0073007d00b300b400b5c1 -d0007b001600320056000c0000030c0000070e003d00270042002a0036000e0100070c00 -00020d00010121000c0000081c0099008e008d008e008d008e018d008e018d0097018d00 -8e008d0085008c00f7008c00f700860099009b0086008e018d008e008d018e008d008e01 -86008e0186008e01970099008d00f7008c00f7008c00f7008d008e018d0097008e008600 -8e008d008e0186008e009700860097001c0000080c00210001010d0000020c0000080e00 -36002a00420027003d000e000c0000070e0000020d002300010021000c00000830009700 -8e00860099008e0086008e0099008d008e018d00970086008e009700f7008c0272007d00 -b300b400b5c1d0007b001600320056000c0100020e0000030e0100010e003d0027004200 -28003d000e010c0000010e0100020c0000010e0010002200010021000c0000081c008400 -8e0184008e01860097008e0086008e0084008e00990084008e00f7028c00f7008d009900 -9b008e0084008e0184008e0184008e0184008e008d00860097008e01a30086008d00f701 -8c01f70097008d018e00840099008e0084008e0186008e0184008d008e001c0000080c00 -2100010023000d0000060b000e0300000e0036002a00420027003d000e0100000c020006 -0e000d002300010021000c0000083000970084008e008d008400970084008d008e008400 -8e00990084008e018600f7008c01f7007d01b300b400b5c1d0007b001600320056000004 -0e000c0000000b0300000b0000002a0142000a003a000b060c0000000b0300000c000100 -220021000c0000081b0099008d008600970086008d0097008b0099009700840097009900 -8b0097008d007100f7008c01f700850099009b0084008e0184008e008d0086008e008400 -8e0184008e00990086008e018d0099008c00f7018c01f7008b0097008d00840097018b00 -97008b008d00970086008e009700860099001b000c0000070c00210001010c0000010c01 -00000c010b0012000b0100000c0000003a000a0042002a010b0012000b0000000b020000 -0c0000000b0100010f002300010021000c000008300097018b009700990089008d009700 -840097008d008b008e0084009701f7008c00f7017b007d00b300b400b5c1d0007b001600 -320056000c001d0081008203540055004602450154008200540095008201540046004501 -46028100820181008200810024000d002300010021000c0000081b009700730496007402 -760174017505f7008d009a009b008e109b0099008c0074007503730075007405f7007304 -960097001c0000080c002100010023000d00240081008202810146024501460054008200 -8700950081008200540046004500460145005500540082018100820081001d000d002300 -010021000c00000830009700960073007500730175007401760074007600740075007300 -75047c007d00b300b400b5c1d0007b001600320059000d0024008f009001940090008f00 -87004b0152014b00870088009400bd00940088008700460052004b005201570088019400 -8800900125000d002200010021000c0000081b0085007501720075016400760044047600 -640075026e007500f7008d0099009b008e0084008e0184008e0184008e0184008e008d00 -86008e02a30086008c00f7006e0375007400640044047600750072007501640075009700 -1c0000080c00210001010c00350088009100880091009000940057004b0052004b005201 -940088009400bd009401870052004b015200460055008f009100880190008f0024001000 -2300010021000c00000830009600720075007201750064014403400074006e0064006e02 -75007c007d00b300b400b5c1d0007b001600320056000c00240090008200250035008800 -94008f005f0060025f00940154008100350094015f0060035f0094008800250154009000 -25001000220121000c0000081c0096007201310164006e00640068004400680264006e00 -4a003a016e017400850097009b0084008e0184008e008d0086008e0084008e0184008e01 -84008e0099008d0099008c0071006e0075003a0164006e00640068024400680064006e00 -64003a01720197001b0000010c0000050c00210001010d00350090008700250191009400 -5f0060015f01600091009400350081005400940090005f0060025f008f00940088002501 -8800900024000d002300220021000c0000070e003000960075004b0031003a0064006e00 -680576006e004a0031003e006e0178007d00b300b400b5c1d0007b001600320056000c00 -2400900055000c000b00870090005e00600490009400240034001e00940160045f009400 -88000c0154008f0035000d002300010021000d0000081c008b0075010b0000003e006e00 -7600680464006e003e000e00000074006e0074008c009a009b008e008d008e018d008e01 -86008e018d008e008d018e019900a3008d008c0074006e0074000e013e006e0064006804 -64006e003e000b000e007200750097001b000c0000070d00010122000d00250090005400 -0c01870094005e006004940088001b003400240094015f0060025f008f00940087000d00 -0c005400900024000c002300010021000c00000830009600720071000b000e004a007400 -680576006e002d0000000a006e017c007d00b300b400b5c1d0007b001600320056000c00 -2400910087001b001c00870094008f006004940124003c001d008800940060045f009400 -88001b015400940035000d0001020c0000060e0000001b008b007500740017013e006e00 -64006803440064006e003e0017016e0174008c0097009b0099008d008e018d008e018d00 -8e0186008e018d008e019900a3008d008c0074006e0117000a003e007500640068046400 -6e003e0017017200750096001b000c0000070d002100010022000d003500910054001b01 -8700940060045f00940088001d003c002400940160048f00940082001b018f0091002400 -0d002300010021000c0000083000960072006400170164006e006804440076006e003e00 -17002c006e017c007d00b300b400b5c1d0007b001600320056000c002400880091009400 -91009200940087004b00520387009401bd00940252014b0052015f009400910094019101 -25000d002200010021000c0000060c0000001b00970075006e0075026e00640044006802 -440064006e057400850099009b0084008e0184008e008d0086008e0084008e0184008e01 -84008e0099008d0099008c00f70075006e0175006e01640068004401680176006e017502 -720096001b000c0100060d00210001011000350090009200940191009400570052035f00 -9402bd0094018f0052045f0094009200940192009100240010002300010021000c000006 -0c013000960075006e0075016e01640044016801440074006e0475007b007d00b300b400 -b5c1d0007b001600320059000c002400910092009101920091008f005b005d014d005b00 -8f0094019500940190005e005b015e015c0091039200900035000d00010121000c000008 -1b008b0075016e00750177007600440168014400760075016e02770074008c0099009b00 -8e0084008e0184008e0184008e0184008e008d018e019900a30086008c00740075006e01 -75006e00750074004401680144007600750597001c000b000e0100020e0000010c002100 -01010d00250091029200910090005c005e015b005d005e0090009401950094018f005b01 -5e005b018f00900091039400240010002300010021000c0000050e010000300096007504 -770074004404760075016e02750078007d00b300b400b5c1d0007b001600320059000b00 -1f005c005b014c005b024d005e005b004c005b0146005f00bc005f0047005b014c005b00 -5e004d015c005b0047005b005c00550034000d002300010023000d000c070d001b008c00 -740076004400760144017600440276004400740144016800440074008c0099009b009900 -8e0e99009a0099008d007400440068004402740076004401760044017601440174004401 -8d001b000c080d002100010023000d0024005c0047005b035d005b004d005b005c004c00 -470057005f00bc005f0046005b004c005b024d005e005b0047005c014c005b001f000d00 -2300010021000d000c0830008c0044017401440074007600440176004402740044036400 -7c007d00b300b400b5c1d0007b001600320056001d0025005c0055005c008f0055015c01 -8f0055008f00550152006000bc005f0052005c0055005c0155018f005c0055005c015501 -54001d00230022002300200933008a00f8018500f8037101f8007100f801850071004401 -680044009d00850099009b0084008e0184008e008d0086008e0084008e0184008e018400 -8e0099008d0099008c00760068024400f8017100f8007101f80085007102f8007101f800 -8e0025002009220123002000540055005c0155005c008f005c0055005c008f0055005c01 -52006000bc006000520055008f005c0055008f005c0055015c0155005c01250020002300 -22002300200935008400f8017101f8008500f80042007101f8008500f801710044006801 -440073007d00b300b400b500b300b5bdd600b500c8007b00170032005600260003009009 -91018f004b006000bc006000520055009101900954002600800123000100220001012200 -01002200230180018a008400830084005900840059018400590084005900840081008200 -84004400680274008d0099009b008e0084008e0184008e0184008e0184008e008d008600 -8e02a30086008c0076004400680144008400820081008400590084005900840159008400 -59008400590084008a008001230122000100220001032300800126005400900991018f00 -52006000bc0060004b008f00910190090300260080012300220101002200010022012301 -80018a008402590084005900840059008401590084008100820084004400680144007d01 -b5c2e700c6007b0016003200810026005400900991018f0057006000bc00600052008f00 -9101900982002600800123002200230322002302f90080008a008100840a820184004400 -6800440174008b0099009b008d008e0186008e008d018e0086008e0186008e018d008e01 -99018c007400680244008400820184078100840181008a00800123042201230001002300 -800126008200900991018f0052006000bc005f0057008f00910190095400260080012300 -2200230022002300220023028000f90080008a00840b820184004400680144007c00be00 -b300b5c2c8007d001f004a0059001b0024005c0155005c045e005500900091008f005200 -6000bc005f0052008f00900091005c035e005b0055005c015b0046001a00230022011a06 -21002200230021008d007103740071007401710074007101840081008400440068014400 -9d0086009700a3008d008e018d008e008d018e008d008e018d008e0099008d008e008d00 -99018c007400440068014400840081008400710074017100740071007401710174007100 -8d002100230121001a062300220023001a0025005c0055005c015b005c0255005c009001 -550052006000bc00600052008f00910090005c0455005c0155005c0024001a0023002200 -23001a062100220023003300860071007401710074007101740271018400810084004400 -6801440075007300d100b5bfb400b300b500b300be0078007d003c000c001f005b004c00 -5c0155005c005e005c005b018f0090008f0052006100bc0060004b00550090015b004d00 -5c005e005c0055005c0147005b0024000d002300010021000d000c0300000d0020000100 -230020008500440164007601440076006400440076004401850059008400440068027400 -8d0099009b008e0084008e0184008e0184008e0184008e008d00860099008e009700a300 -86008c009d0044006801440084005900f800760044026400740064017600640044007600 -970020002300010020000c0000020c0000000d00220123000d0034004c005b005c005500 -5c005e005c015e005b0090018f0052005f00bc0060004b008f0090015b005e005c005b00 -5c0255005b005d001f000d002300010021000c0000030c000d002100220023003000f700 -44007600440064007600440176004403850059008500440068014400ca005a00d001c6bb -c802c601e900c600be006b007b00340012001f0047005c00900394008f005c005e008f01 -55005201bc00600052005c008f015b005e00900094008f00900094008f005c005d004500 -1300210120000b0412000b001a0021011d008c006401750072006e007500720075006e00 -640258005a008900640244007400850098009a0089008d0189008d008b018d0089008d01 -89008d0189008d008b0198008c00710044006801640089005a00f8006403750072017500 -72006e00640040008c001d00210120000b011202150013002102130045005d005e008f00 -90028f015e005b0090008f0152006000bc0052018f025c005e008f00900194008f015e00 -4f001f001300210120000b0112031300200021013000f70064016e016b006e0274006401 -74005a01f800440164017d0079007d0078017a0178007ab879007a0078007a00be007d00 -7a006b007a007b007d0078005300790053067a00610053007a0079007a03530178007900 -78007a005300610053017a01530078017b0178007a067b027a0078007a0179067a037801 -7a0079017a0678007a0078007a0678007a0078007a0078007a0479007a007c007b007800 -7a0779027a0079007a017b017a077b007a0078007a00790053007a007801530279027b00 -5300780079017a0079017800610078005301610253017b00530178007a0078017a067900 -7b027a0379007a0079037a0478007a027d017b00 -%%EndData -end -%%PageTrailer -%%Trailer -%%BoundingBox: 0 0 400 310 -%%EOF - -%%EndDocument - - endTexFig - 1322 1399 a Fg(Figur)o(e)20 b(2:)25 b(A)20 b(typical)h(r)o(un)g(of)g -Fd(genview)p Fg(.)180 1672 y Fc(3.1)99 b(T)-11 b(ools)305 -1863 y Fe(\017)41 b Fd(asimut)31 b Fg(is)j(a)e Ff(VHDL)h -Fg(logic)g(simulator)-6 b(.)63 b(The)33 b(supported)f -Ff(VHDL)h Fg(subset)g(allows)h(both)f(str)o(uctural)388 -1963 y(and)28 b(behavioral)g(data-\003ow)g(description)h(\(without)g -(timing)h(information\).)50 b(Complex)29 b(systems)g(and)388 -2062 y(micr)o(opr)o(ocessors,)d(including)h Ff(INTEL)f -Fg(8086)e(and)i Ff(MIPS)f Fg(R3000)g(have)g(been)h(successfully)g -(simulated)388 2162 y(with)19 b Fd(asimut)p Fg(.)24 b -Fd(Asimut)18 b Fg(is)h(based)f(on)i(an)e(event-driven)g(algorithm)i -(and)f(powerful)f(r)o(epr)o(esentation)g(of)388 2262 -y(boolean)j(functions)g(using)h(binary)f(decision)g(diagrams.)305 -2428 y Fe(\017)41 b Fd(genpat)22 b Fg(is)h(a)g(language)f(interpr)o -(eter)g(dedicated)f(to)j(ef)o(\002cient)e(descriptions)i(of)f -(simulation)h(stimuli.)34 b(It)388 2527 y(generates)25 -b(an)i Ff(ASCII)f Fg(\002le)h(that)f(can)h(act)f(as)g(an)g(input)h(of)g -Fd(asimut)p Fg(.)41 b(A)26 b Fd(genpat)g Fg(\002le)h(format)f(to)h -Ff(MSA)388 2627 y Fg(translator)f(allows)h(the)f(generation)h(of)g -(appr)o(opriate)d(simulation)k(patterns)e(for)g(the)h(T)-8 -b(ektr)o(onix)26 b(L)-8 b(V500)388 2726 y(tester)i(.)24 -b(This)c(allows)f(to)h(perform)f(functional)g(tests)h(when)f(the)h(cir) -o(cuits)e(comes)i(back)e(fr)o(om)h(the)g(foundry)-9 b(.)305 -2892 y Fe(\017)41 b Fd(glop)16 b Fg(is)i(a)f(gate)g(level)g(netlist)i -(optimizer)-6 b(.)24 b(If)17 b(the)h(output)g(of)f(the)h(logic)g -(synthesis)h(takes)e(into)h(account)g(the)388 2992 y(internal)h(delays) -h(of)f(the)h(cells)g(during)g(the)g(mapping)g(phase,)f(it)h(doesn't)g -(take)f(into)i(account)f(the)f(fan-out)388 3092 y(pr)o(oblems.)30 -b Fd(Netoptim)21 b Fg(work)h(is)h(to)g(ensur)o(e)f(that)g(the)h(drive)e -(capabilities)h(of)g(all)h(cells)f(ar)o(e)f(corr)o(ect,)g(and)388 -3191 y(to)g(try)f(to)i(minimize)f(the)g(delays)f(on)i(the)f(critical)f -(pathes)g(in)i(inserting)f(buf)o(fers)f(wher)o(e)g(appr)o(opriate.)305 -3357 y Fe(\017)41 b Fd(genlib)25 b Fg(is)h(a)g(pr)o(ocedural)f -(language)h(for)g(netlist)h(captur)o(e)e(and)h(placement)g(description) -g(\(ther)o(e)g(is)g(no)388 3457 y(schematic)e(editor)h(in)g(the)g -Ff(Alliance)d Fg(system\).)38 b Fd(Genlib)23 b Fg(pr)o(ovides)h(a)h -(consistent)h(set)e(of)h Ff(C)g Fg(primitives,)388 3557 -y(giving)d(the)f(designers)h(the)f(ability)g(to)h(describe)f -Ff(VLSI)f Fg(cir)o(cuit)h(netlists)h(in)g(terms)g(of)f(terminals,)g -(signals)388 3656 y(and)32 b(instances,)j(or)e(cir)o(cuit)f(topologies) -i(in)f(terms)g(of)g(placement)f(of)g(abutment)h(boxes.)61 -b Fd(Genlib)32 b Fg(is)388 3756 y(mainly)21 b(used)f(to)i(build)e -(parameterized)f(netlist)i(and)f(layout)i(generators.)305 -3922 y Fe(\017)41 b Fd(genview)22 b Fg(is)h(a)g(debugging)h(tool)g(for) -f(the)g(development)g(of)h(the)f(layout)h(view)f(of)g(parameterized)e -(gen-)388 4022 y(erators.)53 b(It)31 b(is)g(a)f(graphical)f(envir)o -(onment)i(that)g(integrates)f(a)g Fd(genlib)f Fg(interpr)o(eter)-6 -b(,)31 b(a)f(step)h(by)f(step)388 4121 y(debugger)-6 -b(,)28 b(and)g(a)f(window)i(in)g(the)f(which)h(the)f(cir)o(cuit)f -(under)h(constr)o(uction)h(is)g(visualized.)46 b(All)28 -b(the)388 4221 y(parameterized)20 b(generators)i(of)g -Ff(Alliance)e Fg(have)i(been)g(developed)g(using)h(this)h(tool.)31 -b(Part)22 b(of)h(the)g Fj(ROM)388 4320 y Fg(generator)d -Fd(grog)g Fg(under)g(constr)o(uction)j(is)e(shown)h(\002gur)o(e)e(2.) -388 4453 y Fd(Genview)h Fg(uses)i(the)f(GNU)h Fd(gcc)f -Fg(compiler)h(parameterized)d(for)i(a)g(virtual)g(ar)o(chitectur)o(e)f -(as)h(basis)h(to)g(its)388 4553 y Fd(genlib)c Fg(interpr)o(eter)-6 -b(.)305 4719 y Fe(\017)41 b Fd(fpgen)17 b Fg(is)i(a)f(language)g(that)g -(has)h(mor)o(eorless)f(the)h(same)f(functionalities)h(as)f -Fd(genlib)p Fg(,)g(but)g(it)h(is)g(dedicat-)388 4819 -y(ed)e(to)h(datapath)f(description.)25 b(Its)18 b(primary)f(dif)o(fer)o -(ence)f(with)i Fd(genlib)f Fg(is)h(that)g(it)g(allows)h(to)f -(manipulate)388 4918 y(vectors)j(of)h(cells,)g(like)g(32)f(two)h -(inputs)h Fd(nand)e Fg(gates)h(or)g(a)f(32)g(bits)h(adder)-6 -b(.)27 b(It)22 b(contains)g(many)h(primitives)388 5018 -y(that)d(gr)o(eatly)g(simplify)i(the)e(description)i(of)e(operative)g -(parts,)g(in)h(an)g(optimized)g(manner)-6 b(.)305 5184 -y Fe(\017)41 b Fd(bop)26 b Fg(is)i(a)f(logic)h(optimizer)g(and)f(logic) -h(synthesis)h(tool.)46 b(The)28 b(input)g(\002le)f(is)h(a)f(behavioral) -g(description)388 5284 y(of)j(the)h(cir)o(cuit)f(using)i(the)f(same)f -Ff(VHDL)g Fg(subset)h(as)g(the)f(logic)i(simulator)-6 -b(.)55 b(The)31 b(boolean)g(equations)388 5383 y(described)f(in)j -Ff(VHDL)e Fg(ar)o(e)g(optimized)h(so)g(to)g(minimize)h(the)f(number)g -(of)g(boolean)g(operators.)59 b(The)388 5483 y(output)21 -b(is)g(a)f(new)-8 b(,)21 b(optimized,)g(data)e(\003ow)j(description.) -1959 5956 y(6)p eop -%%Page: 7 7 -7 6 bop 1389 307 a - 9323399 7179004 0 0 26312704 20326563 startTexFig - 1389 307 a -%%BeginDocument: datapath.eps -%!PS-Adobe-3.0 EPSF-3.0 -%%Creator: (ImageMagick) -%%Title: (datapath.eps) -%%CreationDate: (Mon Apr 17 14:00:23 2000) -%%BoundingBox: 0 0 400 309 -%%DocumentData: Clean7Bit -%%LanguageLevel: 1 -%%Pages: 0 -%%EndComments - -%%BeginDefaults -%%PageOrientation: Portrait -%%EndDefaults - -%%BeginProlog -% -% Display a color image. The image is displayed in color on -% Postscript viewers or printers that support color, otherwise -% it is displayed as grayscale. -% -/buffer 512 string def -/byte 1 string def -/color_packet 3 string def -/pixels 768 string def - -/DirectClassPacket -{ - % - % Get a DirectClass packet. - % - % Parameters: - % red. - % green. - % blue. - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/DirectClassImage -{ - % - % Display a DirectClass image. - % - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { DirectClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayDirectClassPacket } image - } ifelse -} bind def - -/GrayDirectClassPacket -{ - % - % Get a DirectClass packet; convert to grayscale. - % - % Parameters: - % red - % green - % blue - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/GrayPseudoClassPacket -{ - % - % Get a PseudoClass packet; convert to grayscale. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassPacket -{ - % - % Get a PseudoClass packet. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassImage -{ - % - % Display a PseudoClass image. - % - % Parameters: - % class: 0-PseudoClass or 1-Grayscale. - % - currentfile buffer readline pop - token pop /class exch def pop - class 0 gt - { - currentfile buffer readline pop - token pop /depth exch def pop - /grays columns 8 add depth sub depth mul 8 idiv string def - columns rows depth - [ - columns 0 0 - rows neg 0 rows - ] - { currentfile grays readhexstring pop } image - } - { - % - % Parameters: - % colors: number of colors in the colormap. - % colormap: red, green, blue color packets. - % - currentfile buffer readline pop - token pop /colors exch def pop - /colors colors 3 mul def - /colormap colors string def - currentfile colormap readhexstring pop pop - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { PseudoClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayPseudoClassPacket } image - } ifelse - } ifelse -} bind def - -/DisplayImage -{ - % - % Display a DirectClass or PseudoClass image. - % - % Parameters: - % x & y translation. - % x & y scale. - % label pointsize. - % image label. - % image columns & rows. - % class: 0-DirectClass or 1-PseudoClass. - % compression: 0-RunlengthEncodedCompression or 1-NoCompression. - % hex color packets. - % - gsave - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - x y translate - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - currentfile buffer readline pop - token pop /pointsize exch def pop - /Helvetica findfont pointsize scalefont setfont - x y scale - currentfile buffer readline pop - token pop /columns exch def - token pop /rows exch def pop - currentfile buffer readline pop - token pop /class exch def pop - currentfile buffer readline pop - token pop /compression exch def pop - class 0 gt { PseudoClassImage } { DirectClassImage } ifelse - grestore -} bind def -%%EndProlog -%%Page: 1 1 -%%PageBoundingBox: 0 0 400 309 -userdict begin -%%BeginData: -DisplayImage -0 0 -400.000000 309.000000 -12 -400 309 -1 -0 -0 -256 -000000 -800000 -008000 -808000 -000080 -800080 -008080 -c0c0c0 -c0dcc0 -a6caf0 -080800 -080000 -000008 -080008 -000800 -000808 -001004 -001804 -100000 -100008 -080800 -081104 -110c02 -1b0e00 -330800 -000010 -010316 -000e1a -001818 -120511 -0c1412 -2a0d0f -040d27 -060a37 -031239 -100b29 -081835 -13102c -28102d -022712 -022a26 -042132 -022b32 -0e2d15 -272c16 -252b2e -08183d -08263e -0b1e4b -082d4e -1a213e -182652 -2d2542 -2b2955 -07402e -084040 -254425 -26413c -043f50 -103f50 -293e4d -215133 -1b4d4e -0a4c57 -284d54 -225a39 -11545a -24623b -267544 -143167 -104269 -06506b -15526b -312b63 -2e3b65 -234c6b -325063 -055e6b -046d6c -145e6b -106d6c -1e606d -1a6e6a -2e6966 -16497e -105d7f -323d78 -315579 -066b80 -156d7f -2b6b7b -21478a -16678b -354486 -356284 -185b94 -325b8d -285998 -2e5faa -0b7e73 -107c89 -287f6a -277f81 -0b769c -1c7898 -247796 -2f7796 -1f8b76 -1a8892 -1c869d -1c947f -1e8fa0 -1d9b8b -23b28e -1584b0 -2e7bab -2a92ac -1e8abf -3181bc -288bd5 -2390f4 -1ea0b5 -24a0cd -249ee8 -1fafb6 -25c5bb -22b1e3 -24cee7 -511917 -51233d -4f482c -534947 -523463 -51476b -4c5655 -4e536c -4c7a3d -4b7f5b -4e6169 -4c8769 -4d6979 -3f8b7d -528e78 -70362f -704164 -6b6368 -873833 -ae3f36 -844d68 -ab5561 -708449 -728567 -747175 -708d77 -918856 -938377 -bb8758 -c28777 -4f5190 -4f6b91 -427a94 -557b8f -418895 -409793 -53928f -4d5ead -4d63c3 -487aa7 -4a76c1 -4890a7 -4c8cb3 -478dcb -6d5693 -6d6f9e -6b7f8c -6b7eab -639390 -6f9590 -6a8dbb -856f88 -8379a7 -7f978d -7f91b8 -948287 -9386a0 -a38895 -c08e90 -69b762 -68bc82 -53c091 -7fc490 -4ec2a0 -7da6a0 -7bcf9f -42a2b0 -5aa2b0 -4cb1b2 -4aceb1 -6fa8b1 -89a9ae -7ebfae -7adbb0 -a8bc6f -cfae6b -d8cf72 -a4aba1 -9fd4a1 -c6aa9e -ccd19e -9fafb5 -c5b3b1 -9ed7b5 -c5d8b2 -ebd0ae -f3deb5 -ebe7b1 -f3e7b1 -409fc0 -40aec1 -50aabf -63a9bd -43a4db -5ea8c6 -5ea7d9 -43bfbf -43b9db -5ebec1 -61b9da -4cd7c5 -47d8e2 -5fe0df -7eabbd -7fadd1 -7cc5d1 -79d1cc -7be2cd -7cd5e6 -7cebef -9eb3bf -a0b7d1 -9be1c6 -9be4e5 -bac9ce -dbcfc6 -bbeae0 -e4edd8 -fffbf0 -a0a0a4 -808080 -ff0000 -00ff00 -ffff00 -0000ff -ff00ff -00ffff -ffffff -d500d67dd700e5007e0ce4007f007e0b7900e600f00cf100f400f000bd00e6007e0cbf00 -7f007e08bf007f007e06e100e5007e07c5007f007e117a00e4007f007e0ebf007f007e0c -a300d700d67b07000000d500d67dd700e50078037b00e200db00dd007b0078027500e200 -7e0078007b00e200de00e200db03da0078017400e600f500f300d601d700d602d700f202 -f000f200f300d700bc00e6007b007800db00e202c400e200db007a007b0078007700c300 -7f007800e201dd00db00da007700dd007800bd007f007801dd00f400df007801df00e300 -7803df0078017700e2007e007803e200db00c800de00e201db01e2017b0078027500e400 -7e007802dd007800da00e200d900da00db00e2007b0078017b00bf007f007802dd01d900 -de00db00e2007b007802a200d67c07000000d500d67dd700e5007804c600c100c800dd00 -78027500e2007e007801db01de00c600bd00c600be00c80078016f00e600d607f500ab00 -78027700ef00d700bc00e6007b007800c800c600be00c000c602e20078017700bf007f00 -7b00c800c600c800be00ce00c600db007700a4007f007800df00f300d6000800df007800 -df00e300780077007800ab00f400df007701e2007f007803e200c300be00d901db00c601 -c100e2007b0078027400e2007e007802e2007700e200c600c800c100c600c400dd007802 -bd007f007802e200c800ce00c600ce00e200dd0078028d00d700d67b07000000d500d67d -d700e5007803dd00e200dc00db00dd0078027500e2007e0078007b00e200db00e200dc00 -e200dc01db0078007b006f00e600d700d606f50078037700f200d6009900e6007b007800 -db007700dc00c600e200c600e200d900dd0078007700c4007f007800dd007700de01c800 -dd017b00bd007f0078000900f300d600f3000900dd00df00e300e8000801f300d600f500 -df007500e2007f0078027b00e200dc00c800de00dd01e201db0078047400e4007e007802 -e700dc00c400e200dc00c601e200770078017700bd007f007802df00d900c800d900c800 -770078038d00d700d67b07000000d500d67dd700e5007704750077057400e2007e007701 -750077027500770376008d00e600d700d606f5007803df00d600d700bb00e60077037500 -7701750077037500c4007f007704750077017500a4007f007801e800d600ef0077007800 -df00e800ef00f501f300d600f500e8007500e2007e00770475007700750077097400e400 -7e007b01770075007701760077067600bd007f00770475007700750077027a0077008d00 -d67c07000000d500d67dd700c900bf00c400bf01c400c600c300c403bf01d300bd00bc00 -b103bc00b101b000b100b000b100bd00e600d700d606f50077007802f200d6019900eb00 -c402bf00c402bf01c300c400c601c800e200bf00c400dc00bf00bd00bf00c400c300c600 -c8007f007801e800f500ef007801df00e800dd01df01f500ef007701c800c500bf00c601 -c400bf03c600bf00c400bf00c300c401c300bf00c400bf00eb00e200bf01bd00bf00c300 -bd00bf01c600bf00c400bf03c800e400bf01c400bd00c400c300c600c402c600c401c600 -d67c07000000d500d67dd700e5007f0b7d00bd006b006f00a2006f01a2006600a2016c00 -a2006f017d00e600d700d606f5007802dd00f300d601bb00e6007f17c5007f007801e800 -f500ef007801df00e3007803ec0078017700e2007f1a7d00e5007f16bf00d700d67b0700 -0000d500d67dd700e5007802dd027a00da00e2007b0078017500bc0074007b00dd007700 -dd00de00c400e201d900dd0078017f00e600d700d605d800f5007802e800d700d6019900 -e6007b0078027b00e200d900e200db00e200c401da00db00e200dd00db00dd007b017802 -7b00a4007f007801dd00df00dd007801df00e800770078057600e2007f007a007b007700 -7b00dd01e200c401e00078027e00780a7b00a300e600e000db00dd007a007b017802e300 -7700e2007a00e0007b0078007b017804a300d700d67b07000000d500d67dd700e5007802 -e200c600e200db00d900e20078027600bc0074007800e2007700de00d900ce007700db00 -e200770078017f00e600d700d606f5007801dd00f300d601d700b000e6007803dd00c800 -c600ce00c200c800c200c100c800c100c300dc00c600c801dd007803b000e500ec000901 -ef000903f2000906e700e2007f00e200da00c800d900de00e200d900c100be00dc007801 -e200db007b00780a7000e600bf00c600db00e200dd00c800d900e300dd00db00c800c600 -e200c300de007801dc00e2007803a200d67c07000000d500d67dd700e5007802e200c800 -c600e200dd00de0078027500b00075007800db00e200db00dc00db00e200dc00dd017801 -7f00e600d700d602d800d602f3007801e800d602d7009900e6007803dd00e200db00c100 -db00e2007700e200c300c800db01e200c800de00dd007803a4007f007b007805df00e800 -78007b00770178027700e200e100db01dc00dd00c800db00de00c600dc00e700dd00de01 -e300780b7000e600bf00c800dc01dd00dc0078007b00db00e200dc00c600c801da00e300 -dd00de00db007803a200d67c07000000d500d67dd700e5007b0078007b007a0077017a00 -7b00770078017b007400bc00740078007b0178037b0078017b0078007f00e600d700d607 -7801f200d602d700bc00e6007b0377027a007701780077047a0077007b0078017b007800 -7700bd007f007801dd007803df00e3007801e800f500ef0078017500bf007f007801dd00 -78027b0178017b00dd00780d7000e5007b027801dd0078027b027802dd007b0078058d00 -d67c07000000d500d67dd700e200a30cbe00e400e5037f00e507e600f200e8040700d600 -f5007800df00f500d6039900eb00a312a900a303bc007f007800df00f400df0077007801 -df00e3007801e800f500ef0078017700c5007f0078197000e5007816a200d67c07000000 -d500d67dd700e5057f00e5037f01e500eb00e5007f0be400e600ef0077007803e800d600 -f5007700ef00d603d7009900e6007f03e5117f00e500ea007f00dd00f300d600d4000800 -f200ef00df00e3007801e800f500ef00770078007700e2007f0078197000e5007816a200 -d67c07000000d500d67dd700e50078027a017b00dd007b007a007b0078017500e2007e00 -78007b0177007a007b017a00dd007a0078016f00e60009007804e800f200f500ab00f300 -d600d700d601d7009900e6007b0078037b0277007b027a027b02d90078037b00a3007f00 -e300f500d601f300f500ef00df00e8007800e3000700d700f200e8007b007700e2007f00 -78037b0078007b00dd007b00dd007b00dd0078017b00dd0078097000e600dd017b007800 -7b017802dd007700dd0078027b0078068d00d67c07000000d500d67dd700e5007802e200 -db007700e200d900c8007b0078017500e4007e007800dd00dc00c100c800c600c800c600 -c400e20078016f00e600ef007804df00b200f300e800f200ee010700d6019900e6007b00 -7803e200d900c800c600c800c300c100c800be00c300e200db00d900c80078037b00a400 -7f007800e800f500e800dd00df00dd00df00e3007800e800f500d601e90078007700e200 -7f00db01e200dd00c8007700db00c800db00c800db00e9007b007800e700c8007b007808 -7000e600c801c400de00dd00e2007b01dd00dc00c800c600de007801de00df007805a200 -d67c07000000d500d67dd700e50078017b00c800dd007800e2007700de007b0078017500 -e2007e007800dd00db00c800dc00c602dc00dd0078007b006f00e60009007804df00f200 -d600f3000700f2000701d600d700bc00e6007804e3007700c801c601c800d900c800c300 -e200dd007700de007804a4007f007801e300dd007802df00e3007801e800f500ef007801 -7700e2007e00e2007700de007700dc007a00dd00c600db00c800d900dd007b00dd00db01 -dd0078086f00e500e200dc007700e3007700db00dd017700e200db00e200de00dd007b00 -dc00de007805a200d67c07000000f300d612d800d627d700d60bd700d610d700d604d800 -d60bd800d60ad700d602f500e50078017b007a007b01dd007b00dd0078027400e2007e00 -78007b007a00d900db00d900db00d900db00de0077007b007000e600f10077007803e800 -f300d602d700d601d7019900e6007b0078027700dd007a00d901db00d900dd007700db01 -d900dd007700dd0078037700bd007f0078017b007803df00e3007b0078007700dd007700 -78017500bf007e007a007b00e200d900de00da00dd01d901dd0077007b00e200d900dd00 -78007b0078067b00a300e600db017700dd007700e2007b0078007b017700db007700e200 -7a017b0078047b008d00d700d608d700d800d603d800d608d700d604d800d610d700d636 -d800d611f3000000d613d800d604d700d610d800d608d700d616d800d605d800d700d612 -d700d60bd800d700d605d700c500a2078d00a20166008d00c80079006f00a2048d00a204 -8d00ea00a400a204a400b5019900b50099048b00eb00a300a2007400a20a8d00a2036f00 -74006f007400a200bc00e000a206a300a400a2056f008d00c800c200a2038d01a2008d00 -a2008d00a2028d01a207a3006f00a2008e00ea008d00a2038d00a20366008d00a2008d00 -a200a300a2068e00d700d60fd800d61dd700d626d800d62307000000cd00b900cd00ca00 -cd00ba01cd00ba00cd01ba00ca02cd06ca00ba04ca02ba01cd03ba00cd01b900cd00ba00 -b900ba01cd00f700ba00ca01ba00ca01cd01ba00ca00cd0dca00cd00ba00cd02ba00ca04 -b900ba00cd00b900cd01ca00cd01f700cd04ca01ba00cd00ba00ca00cd01ba02cd00ca01 -ba02ca01b901cd00b900ba00cd02ca01b500cd00b501f700b502f700b501ca00b501cd00 -b500f701b501ca00cd00b500cd00f701b500cd01f700ca00f700b501cd00b900f700b500 -b900b500f700b501b900b50cb901b504f701b500f700b505b900b500f700b503b900f702 -b503cd00b500cd00b504b700b502f700b502b900f700b50eb900b502b900b507f700b500 -f700cd00b503cd00f700cd00ba00cd00ca01cd00ba01cd01ba00b900ba00cd00ba01cd00 -ca00cd00ba01cd00ca03cd00ba00cd01ba00b900ba00cd02b901ca00cd01b901cd01ba01 -b901ba02cd00ca01ba01cd00ba01ca00cd01ca01b900ca01b900cd02b900ca00ba00b900 -cd00ca00cd01b900cd01b900f700ba01b900cd02ba01ca01cd00ca01cd00ba02cd00ba00 -cd01ba03ca00cd00f700ca01cd00b900ca00cd00b902ca01b900cf000b008c01c000cd01 -be01b000c000c700cd01be00c700cd00b000c000cd00d100cd01b200d1004c009b02b500 -bc01b500ae00f800a1005a00b001c600aa00c000ae00b100c300a00099009a00b500a700 -ae00f8009a015300b100aa01c600aa00c000aa00c300b201c301c701b100ae00c0008e00 -a400c3008c00b100a900c800c300be00ca00be01bb019600c700c300c700a9008b00b500 -b0005c007600bf01ee005300c6008c004c00ae00af00b000c000c700be00c700c800c000 -be0097009a00980086008c00ce00b500360037013900e7008d00b000a1003900ae009f00 -c0008c0053008b0037005e003e004000a000390099014c00a4003e0140008b00aa00c700 -cd00be00c700b000c000c700d300cd01d300c601b100ce00b1008e00b2008c004c00ae00 -c0005a00a1003701360a3701360037014b003b0042003e003b003e0040003e003b004801 -51003f00480042003b004802c600aa00b000be00c0005e00b000be01b000e700a0004600 -57004b006a0037005e004600570037003600370036003702360237003600370036003700 -4800570037023600390037003601370036003700320037003603ae00c301be01b0005e00 -b100ce00b000c600f200a900b000be00d400cd00ee005100aa0091004000ae00a9008c00 -ee005a00b100a1004c008a00a700c0008c00d300be00c600e8005300c000ae0039008c00 -a700b000b10037008b0037005e0037003b005e00a100c6008c0098008700860083019b00 -ae009b03ad00f8008a000800c300b100be00ce00360137004b00aa00a100a200ae003c00 -ae009f00a101b000c30037006a003e0040009f0039008e008a008c005100530039004000 -9900a400c700cd01c700b000be01d300cd00c000e700cd00be00cd00ca01b000a900b000 -be00b1002d0036022d0236002d00c0000c00cd00c000b102c001a100b000d301f200c000 -c800b000c300c800d300f100ea00ce00e300eb008e00bf0065008901bc00890099005300 -8b00b10099008e00b100ea00740091009500b500b000db006600b5004000e600e700c300 -65008900ce009900a000de00e1007a00e9005100d9005400de00a900a000e700b1008600 -9500d100ae005100c6005300f800d900e600de00bf0044005300c700ce02ea00db00c000 -8c00d100c800be00690073006500a300f1008a00e900e800b500b900e800b000c600c800 -ce00ea00ec00e700b101c001b000b100b500ea002a003702ec00a300c000de00c600f700 -b400d1008d00c400e200a200aa005a004c00aa00b100c000d300ef00e800b100c000c700 -c000e800c700c0009900c700aa00d301f000ce01eb00e200c300b100eb00e2008e00e800 -c800b500b700ef008d00eb0042003701280037012a013701280037012a00280037012a00 -48023a0048013b0046004800550046006d0067006d0059005c0072005c006800ed00c200 -b000c001a400c600c001b000dc00e10046005100480073002a006900480055002a003701 -280037016600520037012a0037022a007e005c002a01370128003b0037002a0137012800 -37012a013700e200c200c600c001b001c000b101aa00f400a100c001f200c900ed006600 -e800c700c000b900e800a000ea006600ee00e300c700b700b600c7005300ed00ce00c800 -ed006500e900e800b500b900b600c0016c00e6005100aa005a004c00a900c300e900b500 -ee00dc00b200c001c800e700c002b100aa00f000b500f500a900b101ed00420028002f00 -5500ec00b000c600e800b500f700b800de006600ec00ed006600c2005a01a700c600c300 -f000d300c300c6009900b500c800e800d100b500c000b100b000f200f000ed00d300e700 -ec00c800c0019900c001a400b000c000ed0042003702280037012a01b5000b00d100b500 -b100c001b500b100c600b100d301cd00c002c600b000d300f100c800ce00e600eb008e00 -97008a0086004c00a30065008b0057008c00af005e00a000a200ea00c300b000cd009900 -c600dc005e00c7006a00e200b40098008a00830097008d00a700db00e2006c00b1002800 -c2003f00a9005a005900a9008a00af018c0091009f00b200c700b700dd00ea00c300e200 -8b008a00d100ce00be00ce00e600c20094008300c700c300c0006900d9008b00b000f100 -5a00e900e700c800f700b2008d00c300c000d300ea00ed00e700c0019801ae019900f100 -370136003f00e6006600c800e800c600d100b200c8005300c300e200a900a7005a01aa00 -c800e700b000b700c30099009801b900e700b7009802a100b500b100f000d100ce00f100 -db00c300c000c800c300b000e800c701b800c6005300ea004e00280037022a0037012a00 -37022a0037012a0037003f0069004600480246004801460048005f005c016d0068017500 -5c007500ed00c400c000b500b100c300c600b100c000c600c300e1004800510046007600 -3a00730046005a003b00280037022a0064006c003700360037012a003b003700e1005500 -3701280037022a0037012a00360037012a0037012a00ea00e200c6009900c000c600a900 -b100c001a000f400c300c0009900f000ea00ed005a00e800d100b500b800e8005a00ec00 -8d00c000b200c000b500b400d1008d00ed00ce00c600ed005a00c800ef00c700b800b200 -c000ae005a00e6006600aa0051008c00b200ae00c000d300c600c300dc00c600b100d300 -e800ee00b100c800c600a200d301f400a000c600bc00ec003e0037003b004600ec00b000 -a000e800c800c000b300c300a300ec00ed006900aa0042005300a900c300e700a400c000 -aa00f8009800f8009700e800b70091019800af00b900a400ed00d300e700ed00ea00b100 -b500c001b100a400c600b100ed0052003700280037022a003701c0000000b900b500cd01 -b500cf00cd00b100c700cd01ce00cd00d200cf00b600c700cd01ce00cd00ab00ee008a00 -cf00cd00ca00d000ca01ce00b200c700c6008900be01d101c600c000c600a100b000c600 -d100aa00b700f800c000d100f700c0008b00c600e701b200b9005700c600b000b200a900 -b00099009800ad009400cd01b500ad00ae009500b200d300c600cd00cc00be00ca009600 -bb008900d100b6009500c7008c00a400b0006a00ab00c7000700f2005e00e7008c004000 -aa00ab00b000c700d100ce00be00ef00c600cd008900c0018b007300ca00be002a012f00 -3b00e900a100c000aa002d00a100a800af00a1005300a1002f0060003b0039006100c000 -ce009700cd005300bc0096008900cd00c300c000d100cd00f700b200d1009800f200cd01 -0800c000bc00be00cc00c000b000b20091004000a800e800a1012a022f002a0128012a03 -2d002a022f00370060003b01420046003b014b003b015b005500460148003f003b004200 -4800b001c000ca00be005300b000be01c000c800a00046005700460062002f0062004600 -57002f002a0236012a0236002a022f002a003f00510036002f002a022f032a0236002a01 -28002d00b000c000b100ca01b0005300be00ca00b000c300f500a200c000cc00d700b500 -0800a000a70091004000a700ab00a000ef00a400b000af0086005a00a800e700a1000800 -cd00e700ef005e00e700ad003900a000ab00b000b60037008c002a006a0046003b006000 -2d00990089005a008b00530037004000b500b200c000cd00cf00b500b200d100c000f500 -b000c000cc00ce0036002f002a004b00aa00a100aa00af003900a000a800aa00a400de01 -4700720042004d006d00a400c800a400c600a200bd00bc008b00c900de00c600c801e700 -db00c60066000800c000ee00e900cd02ca01c001c600d00099002a0128002a042d00c000 -000083008a009d011f009c009300b700cd00cf019b009a009c009300950094009d00cf02 -b600cf009d00930095019900b50099009b00b301af003c00b501cf018700b300af008700 -8c00b800d200af009d0092003400a50094009e004c00af00b600f700b40094009f00cd00 -cf008c009700b500cc00b800ac0094002d00cb019100b9009500b400cf00f8009100ca00 -b501860098003c00f700b4009300b40091009a00ca01af00ba01f300b800af009f00cc00 -b500a600f7000700cf00cb00cf00ee00f700cf008300ad00b10088006000830086000e00 -0c012000e800f700c000a5009a00ca00a500c000c700830086000c005600900083005d00 -9b00cc01cd002d008c004c003c00b500b200f700af002d009c00b300b9009d00d500cf01 -d500830096009b00cc00cd01a7009700cb00ad00af00c000980019000e0000010c010007 -0e0000000c000f0035002400320024002e0132002e002400320033012400320024013200 -30003300b5001e00b5009d00b9008600970096002d0099003c009e002400350032005d00 -1a005d0024004a000c0000020c010b000e0000040c0124004a000c0200010c0000050c01 -00000c000000910038009700ca009d009900390097002c00ae002500f5001e00b5009c00 -d700cb00d000af00a6009700cb00b700a600b600d400b500c000a5009a00ca00a500c001 -d000cf00f700ef00c001a500ca01a600c000d1000f00860019005d004a00300056000c00 -ca019e00f80060019f00ae00af00340093019500ac009b00b800f5001e00b5009d00cc00 -0e000c000e003200a100cd00a800a5009c00cc00a500a800cd00e900e60079007e00e001 -7a00e500e4017d007c007d007c007100e400e101e0007100e000e400e500e100f300cf00 -f700ef00ba009d01cc001600b1003800f8009d0098000c0400010f000c00b7000000d000 -cc009b00ba00b9009c00980082009600ca00cc009101cb0095009a009e009700ca00cf01 -b600cf00b900ac00b801830086002c009b00b400b900f700910089009700cf00ba003c00 -b700cd009800ae00b800d200b4009d009c00cf00ad00b900f700cc00af00b600f700b400 -81008c0086009a0091009700a5001d00b4009500b300b40091019e009a0083008600cf00 -9d008600af00990091009600ca00b100f700b4009300b40095009c00b501af00b9010700 -8600b200a500cc00b500a6009900b500ba00cf01f700b900cf00ba00b900cf0082005700 -b900ca0000000c012000e8009100b100a600ca01a600b1008a003c0091000c0056008100 -84005d009b00cb008200b5000f00ae009600ca00cd00af00f700cd009c009b008400b300 -9100d000cf00cb00cf0098009a0098009b00b5009700a600b500cc00a500b2008a009100 -00101a003300320024023200240132014500330032002401320124004500b7008600b500 -8600f80083009b01b700f800ae0060002500350032005d0019005d0024004a000c000004 -0b0000060c00250049000c00000f910199018a009b0083009b00ba00af008700f5008600 -b9008300d000cb00d0008600a600b500cc00b500a6008700d00096009900a500ca01a800 -b1009700d000cf00f70007008700c000a500cc009b00a600f8010f00860019005d004900 -300056000c000d009400b30091004a0097009600cc00af008c00cc019b008700b5008600 -f50083009b009100ca000e0000000d003200a1009a009f00a600cc01a800620096009100 -86000f005b003c014b009700ca00860060002d00b0008900ca01b201ca009a0097008a00 -ae004c00d500cf00cd00ee00b90095009000cb009b00b7009700ae008a00910000010c01 -0004b700000096009c009d00ba00c00086009f00cd00b50086009a00cd00990096008c00 -890060008900ca00d000cf00af00d200b300ac00d200cd00c000c700af00b600af00b500 -cd00830086009700cf01b600b100ca0096009900af00b10087009c0092008000ac009400 -b000b100a700b200c700b200b90086008b009900ca00c000a600b800b700b800ad00ee00 -a700b00057008600a1009700cf00ca00f800b100ca009601ca00b500d200b8009500b400 -9c00cb0096004100af00d200ba00d0008800b200a6009b00c000a6009a009d00cf00cb00 -ba000700b901cf009a00cb0088005e009d009c0000021b00e80096009b00a700b9009b00 -a500b50083003c00860019005d00860083005d009b00cc008a00b5002d00b00039009d00 -cf00af00c70091008200b5003c00ae008300cf01ba00f3009a0191009a02a600b8009b00 -a500af009600910000000b000d00000a0b0000011a0049002e0024013200240132024500 -33002e002400320024012e004900f8003900b5003c00990091009a00ca00b700f8008700 -9e002500490032005d001a0061002e004a000f000e00000c24004a000c00000f98008600 -970140009b0091009b009d00af003500f50082009d008200d000cb00cc008200a600b800 -9d00b800a8008300cc0096009a00a500b900b700a6009b009600d500ba00f700ee008200 -b500a5009d00b300a6009a009b000a0086000d005d0049003000560019009801af009900 -6000ca009a00cf00af00b60083009600b5003c00b5003900d60082009b008200ca000f01 -1a003300a1009a008c00a800ca01a800a0009600910087000c005d008300840056009700 -cb0098009e008300ae008200cb00cf00af00ad00ca002500b5008300b5002d00f3009d00 -cd00ee009b00950081009c00ba009d00ba00b7003c008a0000000d000b0000010b000002 -b5000000ae00ca00c300e300e100db00e200a300bd00a300bc00c400e2006c00c2008d00 -7400e200f000c800ea00e300ec00c600aa00c800c900c2006400d9007400e200dc00c400 -6c00db00da00c801e2027400c200a400c300a300c700c000e900d900ae00ea006f007400 -e200e900e300dc008e00bd01be00db00c300af00a000db00de00e300e100a3006d00e200 -74008d00c900c800a300db00bd00c400c200c4006900e200db00b300de00a401c400c900 -e200c800e700f400ce00c400dd00db00c600a600cb00cc00cb00cf01d100b800b900cb00 -8f00930082009e00cb009c0000022000ef00cb00ca00a500b901a600ca00cb008c00dc00 -660074027600a201db00b5008d00e000db00cf01b400f701b5018300a1009b00d500cf02 -cb019b00cb00cc01a700c0009d00a600af00cb009a0000101a004a002401320024013200 -2402450033002400320024023201b7002d00b500390099003c009700ca00b90097008a00 -9e002500490030005b002f007a0058006d0059003b0019000c0000090c0024004a000c00 -000f9100390097014c00f8003c00b700cb00ae003900f500cb009b01d500cb00cc00cb00 -a500b800b900b800a600cb00cc00cb00ca00a600b901a800cd00cb00d000cf00f7000700 -cb00b900a600ba00b800a600ca00d000160086000c005d00490033004a000c0086009700 -af00970056009c00cb00cf00af00b600f700b5013900b501d800cb00b9009b00d4005c00 -50015c00e200ce00e200dd00e200c100d900e200c900dc00af0019005d0084015d003200 -8000b30092009700b5009b00cc00ba00b200b600b500af00b5008200b500ba00d500cf00 -f700ee00ba009d00b300b900b400950093019d00980000060c000000b70000008a009a00 -c801db00a2008d00a200bd00a300bc00c800de00d900c30089007300dc00d301c800e300 -f100c600aa00c8005100d9006a00d900a300c800b100c1006600c800e200c800e900de00 -e200c800a400bd00c800e000da00b500b100e700ab00ad00d903e900de008c00a900e200 -c000ae00d901e200c300c600af00dd017a007500a300c200a300c900c800dc00db00bc00 -a400a300bd008d00ea00dc00b300de00dc00c600de00d3004400ce00e200f400c000db00 -7b00db00c000a800ca00d000cf020700f700b900cb00cc009a0082009e009d00ca000002 -2300ee00ba00b500a600b500b800a600f700ba00a100c300420069005a006a007300a900 -c600d900ce005300c400c300cf01b200f7018a00d0009100ae009b00d500cb00cf00d500 -ba009d009500ba00d000ca00a800c000b700a600af009b009a0000020c00000c1a003300 -240032002401320024023200330132012401320024003500b7009a00b5009100b5003c00 -9700b900f800ca015e0024003c002f00610029004f016a0060003b000c00000b25004a00 -0c00000f91009a00ca0097008a00f8003900b7009b00f8009a00f5009d0095009d00d500 -cf00cc009b00a800c000b900c000a600b900cc00cb00b900a800b500b700a800c000cd00 -d000cf00c700ef009b00c000a800b500b600a800b500d00015008a001b0061004a002f00 -20001b0057003c0087003200a800ca01cf00b201b8008600ca008a00c000b500f500b700 -9500b900ee00720051015900db00bf00e0007b00e000c9007a00e200e000db00c3001b00 -5b003c015b005700f700af00b7002d00b500b700cc00cf00af00b200c700a100ca009100 -b100b900f300cf00cd00ee00cd00b500ca01c000cd00cf009500b900980010010f031b00 -0f01b5000000a100cb01ca002d00ad009b00820097004c009a00b700ae00870091009600 -600086009a00cf01af00d200b900ac00cf00ae00af008200a1009900b9009400af00a700 -6000a900cd019f00ae00f800f7009900b500a200a7009d00b300d100b200ad00b500ca01 -91009800af0081008c00af00ad00f8002d00c700b80086009000b300af008a0286005700 -8600cf00cd009400ad00ae00a100a000af005e00c000b6009500af00b600b300ad00ca00 -9100b500b200f300ba00b100a8002500b500a600ba00d000cf020700b9009d018200b500 -82005e0083009100190000000e002000ef00ba00cd00a60099003200a800f700ba009f00 -ad001a005600850083005d0086008a00a700ca008900b0002c009b00cf00af00f800b900 -25009b002c00ae003800cf01ba00d500ba009d0093009d00cf00cb00a800c0002500a600 -af009d009800000c0c0100000c001a003300320024013200240232002400450033002f00 -2401320024014500f8009d00b500ba00b9002d0097013200c000e300e1006d0079006f00 -7a006c0068002e004a00560024000e0000070c0000000c0124004a0019000c0000010e01 -000a91009d00ca01b70097002d0099002d00b1009d00f5009d0093009d00d500ba00d800 -b900a600c0001e00b100a600b900d5009d00f700a80099003300a600c600e000eb00ea00 -e200ed00e200e4007e00c40079007e00e200ea007400e6006c007a0074006f0074006c00 -7a0074006d017e00bf00bd00ea00e1007000e200c200bf007000e2007000f400e200c000 -c600ec007500460079006f00e600e400e1007e00e000bf007e00e101e600ed006c007a00 -7400c2007a007401e100c900c200e0007000c900ea00e100e000e2006c00bd008d00e000 -6600f100ea01ed00bf00a300bf00a300c400a300ea00c000c600ea006600640463016500 -c7000c00b600cf009b01f800af00f700cb008300b300b80083009700ae00ca0082008700 -9b00d000ca00cf00b600cf00b900ac00ba002b00a100ca00b50038009700f800ce00c300 -3700c000d300cd003600b0004000b000430065006e00d900b700b400e700db01dc005a00 -c600a100a400a800b200dc00b600ae00a701b101af00b400af019900ae008e008b008a00 -a700c000c700ac00af0099005100480069003700c800af00b300aa00af0094009000cb00 -2c00af00de00f500c000af00a600b700b600a600b900d5009d00cf00d100e701c600c000 -a400c300ce00a401c00028002f002a003700e800c700c0007600c3017600c600c700a900 -c300310061004b0057006800a200c000a700be003600c300b000ce00d100c3004000bb00 -a900be00ca00b100b0000800d101d300d100b7009b00d1000800c000ab00dc00a900ab00 -b200c000b1002a115c003f0148003f0146013f003a00550146003f0046003f003a004600 -4700c000c700a400c300c600c001c3007600c600e900d900580064005800720047007200 -4600550061003b002a0c3f0055002a0e28002a00ae00c001c600b200c000b000c300a900 -c300c700f400ae009b00b8000800ce00d400c000ab00dc00a900dc007600c000d400b500 -c0007600c301ab00dc00e900f000c900e200ec00e200e0007a00e000e2007a00e200f000 -4d00a300470072004d00a300740079007a0058006a0055007a00c500c900ea00dd006f00 -c900c200c100bd00db01f400de00b500a900ea003f003a005f004600ab00e200de00ab00 -db00c9007a00e001dc00de004d007200670047006101cd008c0097008600c000c600cd00 -b500aa008901aa00ca00cc00b100b5000800cd00c700ef00c001c600c000b500cd019500 -b700ae00290028062700b5000000b2009f003400810085009e002d013200810084002d00 -3c009e0034008000920094009b002d01ad00ba009500ac009800820085009f0094004000 -3e00a200c400e100e000bf01c300b000db01e200c300e401da00c300c200da00e100da00 -e0007000e000e100da00d90074006f00d900a900d900dd00aa006c0074006c006d007a00 -a300740066007400a300da007c007400db00da006f01640070007c007400da00c300e100 -5e001f00260082014c00de00ec00aa0085005d00b9003500ac009400ba002c002d007a00 -e600da016c007c00da0074006f00da00ea0063006f016c00ed00e000c2007e007c00e000 -7e00a900e200e500ec006f007a00c20074007a0079006c007400a300a400a100da00a300 -6f007a0079007400dd008d01b000de00ea0070006300e600e000c200b100e300e400c200 -e1007900e0007a00d900c400ea006c0070006f0064006f006c036f0064006f0070006c00 -64007001640079026f0079016f0179027a00790074006f0079016f007900e600db00a400 -e200da007400c200e100d900a900e900e5006d0079017a0064007a0079007a0179007000 -64006f006c0079006f0264006c00700163007c007e0064006e0070006f0064006f006c02 -7001640070016c0064007000e200e000a900c300da007400d900db00d900b000dc00f100 -c300b000db00c8006e00ea00e200dd007900e0007900dd00db00ea00c400a300e1007900 -da00e100db00e200c4006c006f00ed00e1007c007a00c2007c00e100a900ec007c00e600 -64007a007d00e000e400790070006f00d900c200dd00740070006f007a007c007400d900 -6600a300c3007400f000e000a400db00ec0079006d0051004600e300e1009f0061005c00 -79007e00d900e000ec00ed006c007a015c005b0126001d00920093009200ac0026002500 -60004c003c005d002c00800092009d0091002c003400b60086009100850095008f009a00 -2c0092009c0098000c000007b5000e00b2001d00130092009000a5005d01a50090011d00 -2600ac0001019300840083001e000c00a50083008400900049011a005d00800085001f00 -3401a500240080035d00810034009000320081008f01900081005d0033001f0081008500 -9e0081009e0035001d00850084004a009e00840039002c002b002d006000340087008100 -ac0080009e008000810094009e000f033500800084008f005d00350032005d0019000000 -1900a800b50085009000320060002f009f008700a10028002a006100aa0046005f000f00 -0d008f00350030005d0091000a000e000f002900df004b003c005d0031004b005b008700 -5e00a700a9002a005f0046015b0045002f005b000f000e000c008700240056005b001a00 -81009e008f00010160008c0028018c0046004a008100a000510057009e001a0061003b00 -8c0060008c00280d290028012a0047003f003a023f003a013f003a00470046013a044800 -a00061008400a700a8009f00a500a800a5004c00a90069003a0048003a005f002f006800 -3a0054004b003100280c3a0054002900280f8c0055004c008500a8009f00a500a800a700 -9000a000ee00600081005700a1002a00a0006000ac001a005f002900a0006000a2004b00 -84005d0032003c005600840087003c001a003b00aa006000350049004a003a0062008700 -af0028008c000f004a008b00bc00a4005300380056003c002600a50046003b0161002900 -860087008f026000ee00600081005700a100290028013b00a900610085005b004b003a00 -4b0085006100a900de002a005c00540046006101290057002f001c016000460161002900 -3c00ac008f0092015e008c0029003100dc004b0037004a0094003b003500130001009200 -b3000c000e000006b7000c00b6008000130026004a0061001a000f003200340094002600 -49005d0013001200010094009b001f000f00a50098009b00ac003200810049005d001d00 -900092008f008400ac001f0080020100560026002500900032001f0018001f009e009200 -5d0032001f00800084009e0026009e008f008400b400910034009e00810086008e008800 -a400b000b100530026009e00490084001f0081009400ac000c000b0000000c0034001f00 -840026005d00350032005d000c0000001900af00b9009d00900034007a007900dd007c00 -e20079007c007f00ed007a006f003200340080003500320091009b0000000f014b00e600 -da0086005b0031007a007e00da007900e300e6007d007e0151005b004a0030005b000f01 -0c009b0086005e0062004c00320060001b0016008f007400e3006f007100e400e1004c00 -9800e100e50060009e001a007a007c00da007900e2007c006c0079016f006c0079006f00 -6c006f0079006f006c007901700179007e0079007c0279007c0179017a007c0079007c01 -79017c007a00ed007c00c200e100da017a00c200e200dc00e200e5007c0179007f007900 -7e0079007c016f00700079016c007d016f0179016c0079017f007a0079016c006f007900 -6f006c0079016c006f0079006f006c0079016f00e6007d00c201e100da007900da00e000 -c300c4000900dd008100d900e6007d00e600d900ac001b007a007900e1007900ed00da00 -84005d002d0094004a008f002d0039000f006800ec00dd0084004a00570079007e00da00 -db007a00c3001a004a0041008e00a40053004100a500400177007a007c007d017c007900 -7a0071007000c200da00f100de00c600e200ec006f0079016f00e600e000dc007900e000 -e1007400c2007d00e600ed007c007d00c200da007a007e006f007f007c007001e0007c01 -7e007c0079007a007c00a300a400e2016f007400ed007c007400da00dc00740068000d00 -01009d00b3000c010e000c000e010f02b5000000b6008f00900083009f00a60057008200 -38008600940090009e00a6004c0082008f00910083001e001b00aa008d008a00ad004b00 -810035009f004100840001001d001e008500920001008000810090004900330180003200 -33029e0092009f0040002b000d0025009e001f0049003200ac00cd009b00830087008200 -3200a0003900a4018c0024001a005d00330035001e0049009400ac0083035d0019004a00 -2500570026001e0057000f0000001600b800f8003400900032009f001a009e005700c300 -51017200a7008d004300b00032002600350032006100b0005100420040005100e3006a00 -a1007300590069007300a0007300db00dc00510073006400c20075006900680077006600 -40016f00bd00c2007a006b00a200da00c2008d00a400c200bd0051004200a4006a00a000 -8c00d900a200a700aa004b0076005a00a70073008c000f000c000e000f0d1b004a002e01 -2f0024002e002f002402450033002e002f012e01300031008a0091008f00ac009e02ac00 -940081009f0060002e00350030005b001b005b002e004a0124001a000f0b29003c000f10 -8a0087008f009000a5009e005d009e00b30081004a00d10073008a007300c3005100c300 -7300aa0042007400510074006a00a10032008f005d003100610073009f00aa008d004200 -6900e3007300a1007301590074006a00de006000aa004b00730042005300a00040008c00 -a7008e002400a60034003d008e00a4002800a400a9008d0038008b004000cd0098000100 -940091000e011a003200a100450081004a003c003900340090008700ad00af001a005400 -430046005e015100a00040001e002c008c003e008e00a4003d004b00aa008d003d008c00 -400086000f002400b2004a003400350094002500240012000100940098003e0042014000 -3e00400042014000c7000000b20044005300a4005a00a8008d0043008b004c0089008c00 -8d00a800a40088005300b500970025002900dd00a9005a00ae00570081004a0073008d00 -9e008f002d008b001100bb009600160032009000260033012f0032003301450060009400 -a7005301200032005d001f008100330084002d00d200ae00320082001b00a9001b00a200 -a3005a005d0024005b0035008400200049009400ad0083003c003200990060001b004a00 -2f005a00b000bb008d002d0010009600f700f8003200900032009b001d009e005700de00 -4e004d006800a100a0005e00a7002f009e004a0025005c00c30050003f014d00e6005900 -8c00730059006a0069006a007a00e100e30050005800660079007a007000c2007a00a400 -5a008a00a9008d0071007a0071006f006c00c4006e00da00a300bf004d004200c2007400 -a000ae00de0074006a00a9004d00c2005900a70075008c000f101b0033002e0033002400 -2f032400330031003b002f012e012f013b00860094008f0090008f008001920095008000 -8c0060002e00460030005d0020005d0030004a00560024001a000f0b29003c0019000f0f -86008300920090018f0080009200950080004a00c70076008c00a900c3005000e2005c00 -aa004700aa004d0074007600a10025008f005d003a0072006d00a000c600a3004d005c00 -e60059009f0069015c0075006a00e3004f00e2004d00750072003a0054005b0046006200 -45006100af00830038008b00a4005e0040005e008d003700a4003900cd00980001009500 -98000f011a003300a100320081004a0083003c00350094008700ad00af000d0035008a00 -6000a40053008b00a00091008100920098002c008900a4008c0057004c008b003800a000 -3400860019002e00b2008301350094000d0026001d0092009400ae00750042003f034d01 -4200d1000000e300710070007d006c006f0068005900bf007000bf007400c20074006300 -a3007a00e000bf0066005900da00db00a900ae00a000a2007400d900c500bd00bf007000 -c500e000bf0159005a009100980073007400670059006500a3005900db00c600e300da01 -66006d00d9005900a0007400a200aa00ae006a018c00ab0073006600c200bf0071006d00 -5a00d900a2005a0059006a00af00d90059006f00590052007400590073006600a300c200 -7100c2008d006600bf00e200c800a9017400a9006d00ab00a200c80066005901e200e000 -7100d9007400d9008d008c007400e7004f00520059005000e600a30175006f00c2007600 -a000db00e100e300590074007100c500e0006e00710064005a00d9008c00c20065005000 -d90074006d00590070006b007a00c400e20052004f00e200c200a200ae00e200c400a300 -d9006900c2006d00a900c200e2005100590052004200520150004f005201420052024200 -52014f0073006d006600590068006c005900640069016d025c006800690068005c006d00 -e200a9008c00dc00a0008c01b000a1008c00dc00da005c006d006c0074004d0075006800 -6d01640052004200520166006300500052004f0052024f0074014f00500052014f005201 -4f015201420052024f005200dc00a3008b00a400a1008c00a000ae00a100f800c300f100 -aa00ae00a900c3005200e200c200aa006800d9006600d900a900e200a3008d007a006d00 -a9007900a300c300a30052006600e300c200740076006f0074007a00a000e9006600e200 -500075007400640074007500500068006a007400ab00a2005200650074007a0066006400 -6e006400da00c400ef00aa008f00a700e20066004f0050006900e300a400a20074006a00 -66007400a0005e00ad00af001a005d009900bc00a40039002d001a003400900093009b00 -0a001f005d005600240023003d002700a100b900ae005c01de00830082004000ad00a100 -a700b0009800a700e30073000f0000000c000f004600690050005200c7000c00e3005a00 -71007c006f0072006400510070006601740073007500640066007400c400bf0065005100 -da00a2006a00a100530071006a0076007a03710066006e0066005100530086009100a700 -7a017500a300c10051006d00c400e00069008d00a9007a007b0068006a00690074006600 -ae006a006c008a00aa009800a100a700d9007a01730075006900590051005a00aa007600 -6900590051017400510073005a0074005a00520066006500da007100a300c800bd00da00 -7e00e0017a00bf00c90052005101de0069006d00660071007c006b00a0007400dc004200 -520051005200e3007100c5007a007d00e0007a00bf01c400de0051006f006e007100da00 -6f0066006f005a007400a20079006b0052005a0068006c007900da0052007c00e000e200 -51004000c30066006a008c00c200bd00bf007a00da017b00da00bd0151023e0051024f00 -51014f00510352015100680066005901690066005901690059006d006800590264005901 -6d00c200c401da00e001c400e000da01e200d90059006900590074004f0075005c006900 -6d005900510042005101520051024200510052005100420066006d005101520051004200 -51054200510242005100c300c200c401da02e000da00d900da00e900a2008c007300c300 -3e00c101d900da00c200c4007a00bd00c900bc00bd007a00da00db00dd00bf00c1008d00 -4b005a00dc00bd00c400dd00c400da007a00bd00c9003e00a4003e0073006a0051007301 -42006d005a007400aa008d0065003e004800730069007400a3004f00da00c400ef006200 -80009f00c30040003e015a00c300c100c4007a00c200bf007a00c200bc00ae00af001a00 -5d008b008c00b0005e002b004a0045004a00920098003800800020005b003b0057008900 -3d00a900b500a10073004800a1004c00340040004c00bc00a40043008900aa00c3003b00 -0f0000010c004b0051004f004000c7000c00e200710063006c00790070007c007d007100 -74006f006c00790070007c007d007a00da00ea0074006400e100e200d900c2007100c500 -6f0079007a007c007d007c006f006b006e007900060066008d0066006f00e4006f007e00 -7900c2006401bf007c007d006b0071007d007c006d00740079007e007a00a90079017100 -da0066006c0074007e007c0079017a006f0163006c00d90179007c00790067007a006400 -79006c007a006f006c007900a2007d00bf01c8006e007d007e006f007d007e007100bf00 -6c0064006f00e2006400790064017d017a00e000eb0063026400e60070007d007e007d00 -79007e007d007000e6016f007900640071007a00790071007d016f00e0007000bf006e00 -79006f00700071007d007c007d007000e20063006400e20070006600c300e300e0007100 -7e00e0006f007e00e1006e00e20063006400630a64006302640079006c006f006c016d02 -6c006d00720079006c006d016c006d006c006f00e600c500e00070007d0079007d00c500 -e000c500ea00e5006c0074006d007a0064007a006c00790075006c006303700163026400 -630064017d0079006401630ee400c5017d0079007d006f007d0174007c00f1006b00a200 -7a008c000e00bb0043007600a9002800a000a8004400bb002b008b0076008d003100a800 -8e00880039001a003300ae004300a300760053004b00a8008b0097000f0086001a005d00 -980034005b012b0062004b003100a5002b009d000f005b01270044008e003900a4002800 -cd00320080009b0091000e010f003300a10096005a00a80089004100a8006a008800ae00 -b6000f005700390026005d004b008800570062002a009f002a007d00a300790171007000 -7d007c00e0006f00e30072005500e300790051004b0053008b00a4005300a4002f008a00 -0f00190000010c004a0020006d006400c7000e008d0063003f004e006c00710079006500 -630050005c004e006c006b00790065008a006d005a0037002a00aa005a00730072007d00 -71004d005900580050007400690064006500bd0079003f0042008a003f00590071006e00 -72007500c2003f004e007900c5007d006b006e00c50050003f0066007000da004e006f00 -7a03550058005c00790052004f005000470059013f005800680072007c00710042006f00 -72004d0068004d007200640072007700510074006c00c400c70070007d007b00e0017a00 -7100c4003f014d00db005c006d004d01790063006f007c00c1003f024d00e30064007c00 -7a00e0017b007d00a300d900de002f005c004600570060004b0089003700c300a9007400 -a3015c0061003b004400bb00a4003b00a700b000990028018c002a0065006a00a0006500 -a3007700c300b000ab00d9008d008e0028002901280d2a0048003b0346003b0246014800 -46003b003a003b013a0048008b008900bd00c2007d007a007d02bf00c100740058006400 -580072004d0072004d0068014d003f034d013f054d00580068004d003f0fa3007100c500 -7d027a00e0007c007400bd00ee0050007401a1002a00c10051007600c200a300da007700 -5a00c1004200a3007700c200a9007600c2008d0053002a004800c3005300c2007600c200 -a3007600a300b0002f008e002a0062005e00460061005c0065004800c2007300c2008d00 -8e00420062005c008900bb00a3003700a301d1004100a000a4012a024800a9008e006900 -7700a300bd00770073008b00c300de002f00680057004c005f00690044003e007600a900 -c200a30074006e0072006d007100bd0071004e007d00e000a3003a004700e30068004700 -620046003f005500730069006000a9002a0128002a015c00370072004700c0000e00c400 -70006c006f017000da0079007c00c2007c006f006c0070007c01c3007c00660029001a00 -a700a20079017d00e4007c0179006c007c006f007c007d017f006c01c200a30074007e00 -7d007e007a00e0006f017d017f007e007c007d006f007c027e007d016f007d017f006400 -79007c007e00a301c200740079007c006f006c006f007d01c5007d016c006f007c006f00 -7e0071007c0170007c006f00e000e9007d01e100c400e0007e007d00e60070006f007c00 -e60079007c017f007d017f007100e6006f0070006c007900e6007e007d007f00e000c400 -e1007e00e101e3000f004b0030004a0024012d002c00830028005a0037002f0024005b00 -0f00800001008f009e008100940098000f0186001c0089003e008b008a005a00a8008c00 -9b00a5007300a0008c0019000f0f1b0045002f00290024002f00290024002f0124004500 -33002f03240145008a001c00a3007c007d007a007d03da00e10079007c0072007e006f00 -7e006f007c016f0364007c016c016f007000640070017f007900700164006f0070016c00 -6f016c0070006f0164006f016c00e6007d01c500e4007d007c007d027000f0007c007f00 -7100e6007c00e600e1007f00e100c200da007e01e6007d007f00dd00bf00da007e007d00 -e100e40064007c00e6007e01e1007d00c4007e01e6006f00e60079007a00da007c007e00 -7900bf00c40079006f007c00710006006f007a006f00a301c200da0074007c00f1006f00 -7d01e6006c0070006f01e600e4007e01da007c007e02e6016f007a007900740079007c00 -6e00a300d90070007c01790071007c006f006e00a300c2007d007400c400e20070006f00 -e6007c0074007c007d017e007c0079006f00e60070006f00640070006f007a006f007e00 -6f00c7000c00ae004c0186018a01a0005e0057006a0040014c01a7005e004200a4005300 -3e00d900a200730051005300d901a100a0008a00a7008a008d00c500e0007a0052004000 -3e015a016500760069008d00520074006501c2006f006a0074005e0076006a00a9007b00 -7a00a2005300a3017a005a008c004b0074004b0086005300760051006900520040004c00 -7400c200e000c500a30040005a0073005a0073008b00bd00a30053005a006a005a00e700 -69006a00ae0040008a0076005a00dc00510040005300e200690040008d00bf00c3006500 -a200bd00c10040025300e3006901aa0086004c00a7006900a200a300c300510073005a00 -5e006a0040008600910086008d00a3008d008b004000730040036a0040003e00b0004001 -a400a300c400bd00c100a3005a00ab008a003c00b3006a006900c3005100401069005100 -5a03590151005c016a005a0251005a02c30076006f006b006c0076006f006b006e006f00 -de00d900510069005c007400510074005a006a015a0040035200510040053e0069014010 -c3006d0074006e017401700065007400c200ef00d900c200bd00c1005300db006d007600 -8a0040008a0076006900db006901aa0086004c00aa006900d900a30040005a00e3006d00 -6a00af004c008600aa006900dc005100c4004b007600510173004000860091008a00a200 -a30071006e004000740040003e0040005100690051007300f400da006f00bd00c9005300 -420040005a00db0069007300a7004c004000a10076006900e200e300510076006a005a00 -6a005a004c0091018d0071016e006500740040025100690051004000c3005101e3005100 -530065006600c400c3006a004c01c300530040037300510074004000c7000c0091003400 -81008f038301810029001c002d003c001e003c003b002a00c3005a002800d900a9006200 -61016a004c008f0183009e008f0060005f00690061006c003f003d00880028004b002900 -54002f002800a3005f0028002f005b003b0045005400a7007a0055005e00a7005f006200 -3b0040017300710089001b0062004b004a0057005400a3007400630028001c004a005e00 -6a005a00480029006f006000370083008f0186001c004c0057004000f1002a004b009000 -1d008f004c002900b0003e0028005100e90057002b002c0082008f00850083002b00c300 -1c00280029002800ec0051003200840081003400840032003e00c401510060002d008100 -ac002d001e002d012c001e002d012500620032002d001e002d0125002900dc0028001000 -e2006d0046002f00a300c2001c00600081002d0092003c002f00e90037001c0028000f00 -28001c0328001b0028001c011b001c00280029005c02480069005c0047005c0254013a00 -3b0031003b00460031005500ed00550029002b002f004a003c002a0029002f00a900e300 -31004b0045006100200061003b0054013b0028000f00280029005201290028000f001c03 -7d0055001b001c0128001b001c0428001a001c0028001c001b002800e20069003b002a00 -28002f004b002f0028002f005e00f4003b003e003600b0003f00ec002f00570081002d01 -60002f00e9003e002a008c0034002c0087003701e60028003f00ed0037003b0085002600 -8f00850023008b006500e6002a0061002d00250060002f002b001e002d003c0057002b00 -2d01600032002d01250032002d003c00d1005a003b002800ea0037001c014600e3002900 -3b009e0026002b0085004b004200e600ed00370062002a003900ac00340032002b001f00 -2d011e002c002d00a7001e002d0125002d012a00ed002a003b00ed0037002a002d002500 -83008f0086008f01e9003b001c021b006000310061001c00b500000097008c008a008601 -8a018c018a0186008c00a1008600a1018a00e20066002a00da00c4004600480046003f00 -3600390098008c00a0004c00530165005500640042008b00bb004100a3003e0051003701 -79005f0037005f0073004c00370042006a006f0051006a00a3005200a3003b004b005100 -6d007c004f002800600054004b0053003b00bb0071006e002a002f004600530066006500 -37002a007c0061003b0034002d003c008b0053005e00a0008b00f4008a00af00b8008300 -b300b2008a00c8003e0036005a00f100aa008a0086009101ae008a01c8002a002f002a00 -3700ec00a3008c00b6009101b7008a00a100c401a400b2008a008600b200a1018c009800 -b30094009b019400b60098019400b7009b009800a100e20036002800e200c4008c008a00 -e200ea008600b20091008a00b300ae008c00ec004200280037002800360028002a002801 -3600280036002800360028012a002f00730067015c00730068005c006800670068005501 -460348003b005c00ed00a40086008c019f018c008a01dc00e1003b005400460073002900 -7300460057013b002f00270036002a006b0063002a01280036002800360028007d005500 -2a01280036002800360028002a012800360028002d0028002a0028002a00ea00a9009f00 -8c008a008700a1008c0086008c00af00f4009f008c008a00c6005000ed008c00af009100 -8a009100b2008c00ec008d008a00b60091008600b6008c01e6002a004800ed008c00a100 -b40086009800b6008600c0006600ed008a00c3008a009100b600af00a10086009800b300 -b70098009b009800b400b3009b019400b30098008600f200a1008c008600eb003f002900 -37004600ec008a00a100b60087008a00b400a100a200e600ed005a00b2008a008c00af00 -a100aa008a009100b3009b0094009801b600910098009b0091009800b300a000ed003700 -3f00ec008c018a0086008a01ae0086009100eb004200360028002a002900600031006900 -2a00b5000c008c0051005c003f035c0059003f0242013f0069005a003f00a30066004200 -da00c20075006801c2006f00a100ae008a00a70087008d00bf00c5007a006401c4007c00 -da00c2008d006b008d007100640073003f00740065004201720068006c0055006a00c200 -da00c5006b02da007400db00a3014f00420050007400a3006b0063003f017300c200e000 -c5006f00420063006d005500a70066006d008d00650059005c005a00e90059005c00ae00 -3e00860073005100dc004f0042005200e300590065008b009900b100b000a4008b00c800 -42013f004800ec0059004f00aa0086004000ad0051007300a300c3005200730042003f00 -7300420040003e01510042003e026a003f003e0039004b005e0042007300c3003e003f00 -c3006f00a3034800a70091003e0098005e006900e2004f0042003e013f073e013f003e01 -420068004f005900550451005c0169004f00550051004f0059004f006900e20073005a00 -4200520069006600520050006600de00da00550069005c0076003f007300550068014f00 -42003f02500142003f0242003f01740068003f0042003f0edc006d006900520051006600 -7300520042006900d900f1007600c2008d00b0005000e2005900730091003e008600a700 -5100e20059004f00af0086004000af0055006a00c4003f005900ea005c005100ad004000 -8600aa005500dc005200e2004700730055008a00a70087003e0040015a006a0042013e00 -73003e0040003c0040005e003e01ef007400c2006500bf0042003f015c00e30051005c00 -ad0040003e00ae0069005c00e300e6004d0075003f004200730047003e01420066004202 -3e0073003f013e00420059003f007300e20042005500ec004f003e008b008d00b001a900 -8a008600c6004f003f0369004f0073003e00c7000c0083001e0069003b003e0043004c00 -690051003b013700390086004c006a008c003e008b0042003b00aa00a00069003b004200 -c2007600a700690040006a0040006500bd00bf0074004b00a000c400da00bf008e008d00 -bf00a301420073003e004200a4005a00650073005c004f0040008c00a900d900bf008d00 -7100a30079008d004200c300510040004200bd0079004200890037013e0073007400bf01 -6a003b003700690055009f006500bf006e003e005c0055005300e70068006a0098003700 -8300a5005700af000f000c001a00ae0033001c0088008e00a40038005700bb0097000e01 -0c002000b60045005700a50083008100ac0057009f003c0086000c0056002d0025005d00 -34008f0093008f0032008b0043003d001c005b001a00170018001f008500260087008a00 -0c0186003d008b01bb008a005700a5009000800094009e0057008c000c0000010e000008 -0c010e000f001a00450024012f00240132002e0024002e00450124003201240132003300 -8a004b008e00bb00bc005e008e00bb008b008d00b0005e002400350030005b0029006900 -48005c0148003b001c000f0100000b0000000c0100000c0000000c002e004a000c010008 -0c0200000e000c008a0040008e00bb018e008c008e008800a2005300f7005700a4009600 -be000e008e006200a5008f0080008f00a5005b00ae005701a5008f008100ac005700a700 -3c000c003300af0060005700ac0082008100a5005700b1000f0086000c005d004a002400 -2e0032001f008f00800033005e00860038001a005d008000010192009000800025000800 -53008d008800ca000c0019000c003200a1008c006200ac008201ac0062004200c300de00 -460072003e0168005100910094008a0066008d006b00650044006d0037003e0266004600 -73008a000f002400b6001e002c0038008600a400a20045000f0032008a000e000c000f02 -4a0021005d000c00b700000096008800640059006b00bd00c40071007000500052016e00 -bd00c400a300a100a900e2008d005000da00dc00a2006a00c500bd005901500052007400 -59006e008d00bd0074005300af00bf00e00071007000bd00bf0253018a00de00a900da00 -79007a006d005a008a00a000c200da007100a300bf00c500da005200530091008c01da00 -e0007b00e1008d005100590069007600c200bf007100a3006900510074006800a9005900 -6c006f00a300dd006400c400e700c400e000dd007a00c300a800b000c00000000b000c00 -ae0033004a001e01390089009f00430096000b000e0000001b00b6008c00b000a500b500 -b800a600a900b1003c0086000c005600850083005d00490088003800b0004c00a5005700 -4c004a005d001d0082009a009400870091009b009a00000186000a008800830089008c00 -bc007600b000b900a500aa00b0008c000c0000000c00000d1a0033003201240132002401 -2e00320033012e003200240132002400350086002c008e009b00b5003b008b0089003c00 -8b0088005e002e0045003000610031006700680073016800740029000f00000924004a00 -001086002c0096009900f8008b0039008b002d00a0003800cd00150099002d0097000e00 -be00a700a800af00b900ae00a800a900be005300b000a800b500b700a600c300b0003900 -0c003300ad00a100c300a600b500b400a600a400c7000f0086000d005d00490034003300 -5600880096008b00570060005e004c0033006100230082009600910087009100a1000800 -2b0099002d0099000b0000013300a100c000a800a600b5009a00a600a800bc00c600e200 -59007400a201760074008d00a300ab006f0074018d01750069008d00b100a400a200db00 -da008a000c002400b4008300820057000f001e002000570024004a00980000010b000c01 -4a0021005d000c00b7000000860082000f0024004c003d005700890043000f000e001c00 -57003d005a008900900091011e001a00a500910090019f00a40033004a0040004100a400 -530039002b00430057001d009401a2005e006000a201530097008001940098009100bc00 -2b005d0035002400800081008a00a7002f009e0086008e006a0023001f00800017001e00 -a4002a00a5002e0083000f00250084009e008c00a4004a002f005d001a004a0032008500 -3500300033008400a500a000b00099002b00a900a8004000b000a8008800910000010e00 -8a00250056001c008800a40039009e00b5009b000b000d0000002000b60027008b00a800 -8e004c00a6008e003800830086001900560083015d004900860040009f003c00a7004000 -9a002d005d00330039008800b0002d00a10041009100000186000f001f00950098003900 -8800a800b0003c00a600aa0038008a000c0000000c01000b0c001a004500300024002500 -320024002500240032002400450033002e003200240032002e00240035008600ca009900 -4a008e0040008b00b501bd00c100c20059006d006a00760051004b002e004a012e005b00 -190000080b00000024003500001086009a00bb008b004c008d00400099009b00a100ca00 -cd0016008f009b0091000000ca002800a800b0003c00a400a8002a00bb0027008b00a800 -8d004c00a8008e002d00390000003200af002b00a400a8008c008a00a80089010a008600 -19005d004a0091005d005b003d003c008c004000b00043009b001a005d0056002c008900 -8e002d00a4003c00cd002d008f00950091000e0000000c003300a10088005700a6008901 -a8006100430086011a005b004a0083005d0054003d004c0062004300a1004300ca003800 -5d004b0043018e002a00a1003c00860000003200b6008300820057008a008900a101a400 -3c00910000010b000c014a0021005b001900b5000b00b2002b0088008c00570056004a00 -390088002b002c003c004c0056004b00890060009b0097001e000c00a500910090009400 -2b008e004a009e00a000a200aa006a008b00430044004b001f0094009000a4005b004b00 -600061002b0096008001cb002c009800a900a000900080001e0080008400910053002f00 -9e008300410057001a001f00800001008f00a7006a005f00af0086000f00320094009e00 -4a00570032001c0060001b004b008400900026001e0020002d00a20089008a00b500bb00 -a900a8004c00a9007600bb00be0010000f001c008c003700570020002a00a70089008500 -970098000f011b002400e7004400bc007600a4005e00a800bd00bb0041008a001b005700 -86004a0061004b002f0061003301ac00320082001d00330132004000a4003800a0008600 -9100000186001f008000930094009600bb00a800a4004c00a800a700bb00960000000b00 -000d0c001a004a002401320024012e00320024002e004500330024013200240132003300 -87009a009800490091004c0091009700f800ae00c600aa00550069005c00760048005c00 -2e004a012e005d00190000080b000c0024004a000c01000e860096009700910086009100 -4c0098009b0098009d00f7002d000100950091000000ca009600a800af008600a100a600 -9600ca008800bb00a800a1008a00a6009900bb0039000c003300ae009600b000a8008c01 -a800bb00ca000a0086000c005d0024008900a40060002b009f005600350083002d008200 -0b0033005600200040008e002d00b0008600d10084000100950091000c000f001b003300 -a100bb00a40076008e008900a800a400bb0089008a001b0060004a0083005b0061002000 -5b004b003c0091002d0082002c00330054003d003b008d003600a2004c008a001b003200 -b200850083003c004000bc00a9002a008d0053008c001b000f001b000f001b004b002400 -60001b00b5000000b2008800bb00a4008c004a00190038008900bb018e008d004a001e00 -86006000430083001e000c00a700a0007300b4008d01a000ab00c5007100c40074007c00 -7400710074005300ae00aa00a3007a006c006d0076005900660053008a009700b500a200 -c5007000520051004f008a00a100a2006f0059007600a2006a0069004f0053008a009100 -5a00da006e006b0066008d004f005a00af00aa0066006c0066005200740055007300ae00 -c300a3006b006c00a300d9007100db00c800bd00a900dd00db007900d900bd00c9005200 -50006600e300c40074016c00d90052008c00a900e90050014f005900ec00bf00a400dd00 -d900da00dd00a300c100c300e20066007400a20175006d00590068005a00aa00af007400 -1c001e00350033014a003d003800a100b70098000001860090009200930094009a009600 -ac005700b900a50090009c009700000f0c001a0035002400320024002500320124013200 -33012e003200240132002400350087009500010095008f00840081008f0090009200cf00 -5e002400450030005b001a005d002e004a0124005d000c00000a24004a0019000c00000e -86008f00920195008f0084008f00840092009d00f700b70001009d009100000097009d00 -ac005600b9004c009f009d009a019200a5008700f800a5008300cb0039000c003300ae00 -9c008300a5009100ad00a5009200cc000a0087000c006000a400b000a4008c003d003200 -260085009200950016001700330056003200350043003900b001cd009d00010095009800 -0c003b006801e300bd00c300dd00c200bf007a00c300c500e201590075007300a2007400 -750059006900a000aa00ae00c300520053006d00740064006d0070005000e000db00e200 -50005900ec0074006a006c007400da00d9007400aa00dc00ea00500051004f0274005c00 -75004f00c7000000b2003d002d008e00290060004c003800890041008900400086005700 -860043006000990097001e000c00a5004c008c0094004c008700570075007400a9008300 -4200bd004400bb01830086008c00c8007300e900a90048004c005e0037004a003c008300 -5e003b005a003b0283008700ad008d003e0069003e016a0037003c0083013b005a005c00 -3b0037003b014800ad00a700b1006a008d00c8006a003b005e0094003e00c20043005a00 -66003700bc00c600c0005e008c004b009f003b00a7008c00b100370036003700c300d900 -7600ab004800a80060003900a000ae0037023b00e8004b0091006a0048005c0068006600 -a2008d00a400420072005c0172005a00480073003b0073004b004c0088019f004c003200 -260086003800a100990097000001860082008f009300940083009000ac001a0094003200 -9000940091000b010c00000d1a0033003200240132012401320133013200240132012400 -450086009400010090008f0018008000920093008f00b4009e002500350032005d001a00 -5d002e00490124005d000c00000a25004a000c00000f8600900092028000180092009400 -93009100f70094000100940091002000a10098009f0028008c0024009f009100ae004c00 -850060003b004c0057008300ae0040001c004600c3008c00850056004c003c0060008600 -b50028008c001c004b00a200c200a3003d00400046009100ac0084008a0088008b00a300 -5a002f00370065004200c200c300d10091008f009100ae001c00310069005400aa005a00 -8a0061005c0059006800a0007400a3014200720068005500690073003b006a0055006900 -3c005a008b00bd00c2006a004f0042008d005200a901a10037004200de005a003e005700 -910037008300400098008c00b00037045c0046006a003700c0000e00b200830091019f00 -a800a000380086004c008a008c00a000a500a1003d008a009a011e001900a5003c001800 -930095008100490060008800830001001e0038002d0003008f001f005d008400b8003200 -8c00ae0034008f0085001a00850035001a005600200023005d013300340184002d001e00 -5d00250081009e001d0034008500200025004a001d005d015b005d019400ac0083002500 -1e0039005d001a00490092009e004c0038003c003e000f008200cf00f8001d0090003200 -9d001d00ac009400ba0000010f00ae008b003800b0001c008f003300250094009b000c01 -19001c00b6001a0080005d003a007a007f00e000e300e4017d007e015100610057005e00 -62008d0031002d0098004301a70053006600a700b00027009f002b0086000c0186009400 -9200930094002d002600ac000d009d00320090009b0098000e010c000e090f000c000e00 -0f001a004a0024012e002f0024012f002e01450033002e0024002f002e0024002e004500 -86009d008f00ac0090029400950080008c0060002e00350030005b001a005b002e004a01 -2e005b000f000e0000030e0100000c0000000c0024004a00190000000e0700030f000000 -0e00860095009201ac00900084009000950080003500cd009d0001009d0098007500e600 -7400e1007900e1007c007d00e200e6007d007c007a00da00e0007c00c300e60170007a00 -ed007900c2007c01da00e100e000e6007c00e6007c007d0079007d007f007d00e1007f00 -e1007900e10170007f017d017f0179007f007c00f100e200c400e000e60070007c005c00 -3300a100250081004a0048007e007c00e000e500e6017c007e007c0068006a005e00a000 -62005a003200830111006500a30053005e00a9008d002700a1001b008a0019002900b600 -8301350094000d010b0080009c00980019000e0000010c00560021005d000c00b5000000 -b2008100340026005600620030000c001a00810095008100490062003200120001009000 -83001e001900a50090008100940034008100350057002c00850001002601ac0001011800 -9e0090004900230025003200560025004a00130080015d003500260080001d000d001300 -5d0081009e005d00200033004900340056001d0080015d00200034008f001d0013022600 -94009e0019000c000d000c0056001300490092005d0026001d00350032000c001900ad00 -b70091009000320091000d00ac00810091000c0000000f00ad008a0091008b004a001700 -350032008500980000001b003f004800e3006a008c007300590069015e00a201a4003e00 -69005100a300d9005200a300d900c400420051005a00bd007400dd006500a3007700a300 -53008c007300b0003e01a4005a008c009100aa008d00a000aa004200a7005100a7007300 -a4003e10480069004f0059005102590051004f0059005c0069004f00590051004f005901 -5c00c300a0008700aa00af00a700a000a700af008c00c300aa004f0069005c0073004200 -7300550069015500730042003e0142013e0542005900690042003e0fa4006a008c009f00 -ab00a700a000a700aa009100a700ee00a0009100a000c3007300a1008c00ac001b007300 -480074006a00c3005c004a005d002d0085004a008100400039000f003300af0091008100 -4a004b00550074005e00c3004f00a40042007200690051005b0061002e00610020002400 -5b0073007400da014f006f007a00700052006d007300ef0073008a00a000c30042025a00 -de00a7009f006a0069005c006900a0007400c301480073006b006800c20065007000d900 -a300520053006a00a300da0165006900d900a30042008c00a000b0003e005100e3006a00 -51005e00b30051004b000d000100940098000c000e0000010c00560021005d000c00b500 -0c00b6008000120026008500a500330032009e00810094001f0026009e00800101009000 -94001e000c009f00940190002500810025005d00170085000100810084009e001d008000 -8f00ac00260056003200200034009e0081009e008f00920080005d00260035009e003400 -80019e008100260056002000320090019e018f0080005d001e0032008500330080028f00 -94009e000f020e0025008000850092005d0035003200560023000b000c00a700b500b300 -840032009b001b009e0081008a000f02ae004c0091000f001d000100340032008700f800 -10002a0072005800ec007400a0007400590074006d00a0006a00a400c30059006a00a300 -bf00da00bf006e006d0069003e005a00a7004f006800750051005300aa008a019100a900 -e2004d01c4007400a1009800de00c400a200aa004800d9005900a9006900c4004d116d00 -58006400580059015800640058006400670158015900580059016d00e3006d008c00aa00 -a0019f00a000c3009f00dc00da0058006800670075004d00740058006d015c0075004d02 -63014d066f006d004d10e2006d005a00a100aa00a0008c00a000c3009800c300ef00c300 -8c00a900c3006d00ae00b300ac001b0075004d0074006a00e200740084005d002d008700 -56008f00350039001b003300af00b30081005600540067007600a000c3005000e2004f00 -75006d0031005d012000350013001f005d00760069006400750073005c00680042014f00 -7300ef00af009100b100e9004f0042015c00e300a900ae0069006a005a006900a1006a00 -c600e2004f006a00bd00bf00da00a3006b00690066003e00530073005900690074005900 -5a00a7008a0086009100b000c60042005900ec00590057009f00b3005a010d0001009500 -98000c0000020c00560025005d000c00b7000d00b20032001d008f0085009e004a003c00 -4a0081008400250081009e008f0080000100900091002c001d009f00b9009400ac00af00 -ac0084009e009200840039005300a200da00a9008e01c3005100a2016a01aa006a01a200 -8c01aa00a1006a00a20066006a005a0074006a006600a9005a00aa006a005a01d9005a00 -8a00d900a200a000a10073006d0066008d00a000b200ab005a0053004200520074006600 -aa00a200d9005700260034002c013c00de00ef00a7008400560076006a00d900a200e900 -650052005a00e30074006a001e0032008f0032001d005e00c6005a006c0074005000e600 -c200a900d9006d00c2007400a000c2003c008600190057008b00bc00a30038003d001b00 -850080008f0090002c0025006000320081009e00800101006a00c30066005200e200a200 -85009000db00c2005e00ac00300076007300a900c200c60052024f0052054f0052055000 -72006d00660068006d006c00640068006d0069006d006f006d0069006800690168006d00 -e200c2009f00db00aa00a200aa00d900a900a100e200e10059006f006d0075004f007400 -690074006f00690075004f005201660152014f0052005a005201740152034f00520a5a00 -dc00c2008c00b100d900a700a900aa00ab00f800c300f1007600ae00a900c6005a00e200 -c300aa006600d9006600d900a700ae00910092009e004500a700d900a400c300a4005200 -6900e900a900a20076007401d900a000dc001b0086000f005d009100340056005b002000 -32000101920090008100250061005d0032005d001e0132005700d100b300010095009800 -0e000c0019003300a100910094005d008500830056009400910086010c0060008b00bc00 -a400380015001a009e0080008f0085001f001e00600035018500800193009b0091001e00 -3200b6008300850035009200810083001d000100950098000c0000020c004a0021005d00 -0c00b7000000b200b60098009400b300af00b500ba002c009400b70083009700ae00b900 -830090009b00d0009d00cd00af00ba00b900ac00ba002d009f00b400b80082009700ae00 -c100dc005300c100c800ae00b100b200c600a100b100b500aa00c800db005300a4005a00 -a100a4006e0052007900e200db00aa00ab01b000aa00db00dc00c800db00a4005300a200 -8c008e00530066007c00da00c800e700ad00c3008e0089004400a3004200c800c200ea00 -d900ae0090008f00cb002c00b100de00f400c600b400a600d900e200ab00c400f100c400 -e201e300e200db00b500b200af0098008300b100ea005100590069004f00e600e200c400 -7700c4017700db00e2004c008a001c005b004b008c00aa00a40053002400ac001f00ca00 -b500cc00cd00aa00ae00b500a700b500ca009400c200f100ea00c800ea00e200f800b300 -e300f000c600a700b200db007a00da00db00c0003e1042006900590051004f0059005100 -4f0051005900510068005c00590051015a0051016900c800c0008e00c600b100b500c000 -c301b100e700aa0051006900590073003e00730051006901510073003e0142023e034000 -3e015a006a003e10b000c600b100c000c600c000b000b100c300af00df00f4007300b100 -de00eb00e200f100e0007700db00c300e200ab00c600d0009c009d00a600b200c200dd00 -dc00e200ea00e200e000ec00e200c400ab00c300db007a00c300ef000f00860019005d00 -90002d0056005d00b800a5009a0082009b00f8009b00b900af003c00b500af00ca01b100 -ae00f5009d0093009500cd000b0100003200a100f700b700a600b700ca00a500b7009b00 -910086000c0060004c01a4008e0040000c009e008000cb009b00cb009b00af00ae009800 -a500ca009c0095009b00d000cd00f700ee00b900b700b50094009b009d0193009d009800 -1b011c001b014b00300061001b00b5000000b600cf009d00cb002d00b100ca009a018600 -9a009b00f8008c00970083009e0086009a00cf01b400cf00b900ac00cf009800af008600 -ae009100b9009400cd00b1008a00b500cd00ad00b400ad00cd00ac009a00ca004c009100 -af009800b50091009b009800b0005a007400d100af00b900b301b900ac00b300b400c700 -b200b80098019b0191008b00a400af00d200f7009400ae00ca00970199009600cd00b600 -f700b200b80095009400ca009700b500b200f3009d00b100a6002900b100a800e200ea01 -c900ea00ec00e300e200c1008d00e200bd00c201ea006300640072004800e300e000c600 -a80099003c00a800c600e100c400e2006c0079006f00da00d90066007400690073005200 -c100c400a300ea00e100a300bd00c400c9008e00c4007400eb00c900ea00f100e300c600 -b100ea00eb00e200dd00e3006f007e00e100da008e000e000b000c0100050c0000000e00 -0c010e000c001a00350024002e0124002e00320024013000330045002e0032002e002400 -2e013300f800cb009b009d00b5003900970096003c00b900cf005e002e00350032005d00 -1a005d002e004a012e005b000f0000000c0000000c0000010e010c0000000c0024004a00 -19000f0000090e0200019100cb00ca00ba00b70099003900f8003800af00da00f400de00 -c000d900f100ea00ed00dd00a800c0002800b100a800b700d5009d00b900a600ae003c00 -a600c600e300ec00dc01ec00da00c600a80089004b00a600cd00cf000a0086000c005d00 -94002d00560033004a00a500ca008600b5002d00cf01af008700ca003c00ca002c00b500 -2d00f5009d0093009d00cf000b010e003b00e300e100ab00a6009101a600b400cb009100 -86000c005b00860083005700320060000f0023001f00cc0086009600cf00af0086009700 -8c00ca002c00f8002500f300cb00cd00ee0096003c009600390097008200cf0095009d00 -f800740050005202740064007a005200c7000000b200ca00b500cd00ae008a0086008900 -99008a009a00cd00af009f009900830060009900d001cd00b2000700b400ac00d2003200 -af008a00a700b500f7009800c000a000c000b000d100c000b500a700c000a50086009600 -a000f700b200c701af00cd00ae00cd00aa00c400c700b2008a006000b600b800b700cf00 -f800b600b200d100b601cd00b700b500c701b200d200f700b400af00b500b1009900b100 -9900c700b600f700b200b600f800af00cc002b00ca00b600f500b500b200a800ae00c000 -a800c0000800ce01d300e900e700c300ce00d000c000bd007600c400c800360037002a00 -2f00e800c800c600a800b100af00a800c000e7008c008e00370068004d005c003a003700 -55004800a7003600be00c600c801db00e700c8003e00ce00c300db00c3000800ce00d300 -0800e700b100ae00e700d300c6007700e200c300d900db00c300990010001b0110001e00 -1b050f011b032000450031002f0233002f0231004501330030002f0032012f0045009900 -cc00ca00b500c0008c00b101ae00ca00d0005e002e004a00330061002000600030004b00 -5600300061001b000f001e0010001e000f001e001b0115011b002f004a001b000f091000 -0f011c000f001e009700cc00ca00b501b1008c00b5009900b100ce00f500c300f800b200 -f000ce00f000c600a800c600ae00c000a800b500d000ca00c000a800c000b000a800c000 -c800ef00aa00e700e900c300c600a800b100b000a800c000d0001e008a001b0060004c00 -33005d005b00b600af00ca003900c0009900cf01b201b5008a00ca00a100c000b000f500 -b8009500b800d1001e0010001b003b00aa00c600c300a800b100ca00a800c600b5009100 -86000c005d00350081002300190056000f0085002c00cc00b100b500d200b200af00c700 -2f00ca009900b100a100f300cd01ee009b009900ca01b5009b00cf0093009d0098006100 -2a0360003a0069002f00c0000000c300bc00dc00c800e200c200dc00a300c400e000c100 -c800e300db00e200a3007500e200f000ea01e300ec00de00aa00c800a300c400a300d900 -6600c300c600c1005200c100e200c800e20065007400c900da00e200c100c500e200dd00 -e300e200db00c9005200c100db01e200e100c200d900c200bd00a400bc00c400a200dd00 -e200e300e200c1004400c100c800e200db00c800e900de00db00bc008d006600bd005000 -e900e200e900df00a4008d00db00c100a300c100e900f400be00e0007a00e201dd00c100 -f000c901ea00ec00e201c900be00b10065007400e200f00050004f0050005900ec00c900 -c100dd00e201dd00e200c900c400e2006600750068006d015000c402bd00c100bf00e200 -c900db00e300e200db00c900a300da00c800f000c800c900f000c900c800dc00e900d300 -c100dd00e100e200dd00db00c8014f0c50004f0142005000680059006400590569006800 -6d0064005902640059006d00ea008e00bf007000c4005900bf00e200de00bd00bc00e100 -5900680175004f00740059006d01590075004f026300660050004f0579006d004f0d5000 -4f01e200bc00bd00bf007300bf005900e200dc00c4008e00f400c800c600dc00f000c900 -f000c100dd00e000c600e200dd00c800f000c100e200dd00e201dd00e200c100ec00e100 -e200ed00c100e2007a00e200db007a00c100d3006600e20050007600a90069006f006800 -8e00c300c000a300e200c600c801dd00df00e900dc00bf00a200e201f400db00b800d900 -ec00630050004f006800e300c100e200dd00e200c100dd00da00be00910086000c005d00 -4900320049000c008a00960098009100cc00a900e000ea00df01e201c1008d00c400c600 -f100ea00e200ef00cf009b009d00b900ae009d00cb0093009d0098005d000c034a002100 -5b001b00d1000000de00c900da00ea00e100da01bd00bf005900bd00e200c20065007400 -bf007900c400f000ea00e200da00ec007400aa00ea00c100c4006f007a01da00c200bf01 -c500da00e200da00c500bf008d006d0070006500e201dd00e301da00c400c500bf00c200 -8d00a200da00e200bd00a300c200d900e201da01e201e100bf01e200c400a2006600c900 -c4005200da00e200c500c400e200da00e200e100c400da00c000be00a300bd00c400ea00 -e300f400ce00e0007a00e0017a00c900f000c901bf00ec00da01ea005300c80065007400 -e200c1003e0042014f00ea00c100c9007a00e0017a00e200ce008d00a400420072005c00 -690072005200bd008d00da00c2005200c500c400e200da00e300c400a300e000c500da00 -c400f000c900c800f000c101c400ea00f000ce007a00e0017a00da00ce00bc003e004201 -3e00420d6d0059035500590255006801550059024f005901c300c400e000da00e2005200 -bf00e000da00bf00ea0074005500640059007200420072005900680159007200420b5900 -69004210c300e200c500e000da00c2005000e000db01c300f500ca00c000b0000800be00 -d400ce00ab00dc00c000dc00ab00be00d400ca00be007700c6017600c100ce00f0007400 -e200ec00be00e2007a00e0017a00c900f0004200a30042007200680059006d006f00bd00 -c200a4005100e000bf00c100ea00dd00e100c200bd00c500e000e200c400f500ce00c000 -c400ea0042025c00c400ce00c5007a00c400c9007a00db00ce008c008a001a005d004900 -30005d000b0083009a00af0086008800b000c600ce00db00aa00be005a00c600a400c300 -a4000800c000c800f200ae00950094009c00cd0094009c009500b700ae005f0019000001 -0c004a0023005d001a00b8000e00c400e4037d02e404e200e0007c007e007d00e401e600 -e500e600e500db00ea00e404e101e6007c007d00e000e5007f007c00e4007d007f007d00 -e4007f00e5007f00e000e101e4007c00e0007f00e100e600e100e0017d00e0007d01e600 -e502e000e100e5007c00e1007f00e100e401e500e400e1007d007c007900e400e5017f00 -e501c500c900c501e401e600f1007100e5007f00bf007f01c500ea00e402e600e500e401 -e500e400e0007f00e400eb006c0079016f00e6007d00e4007e00e4017f00e400e000e600 -e40079007d0079007a007e007c00e000e400e500e400e000e4007d00e5007f00e500e400 -bd00e2007d00e1007900ec00e600ea00e6007d01c400e400e600bf007f00e400c9007f00 -e5007d00e60070007c0071006c0079016f0179016c0079007c006f0179007c006f007a00 -7c0179007c0179017c0179007e007d0079017c0179007a00ed007c00e4007e00e500e000 -e5007f00e5007d00e50179007c007d007e006c007e007c007e007c017e006c007c017d00 -7c026f0079007c0079006f007f007e006f0079007c016c007c016f017c016f007c017900 -70007c00e6007c00e5007d007c00e4007d007f00e100aa002800f5001e009d001e00d000 -ca00d0001c00a800c0009c00c000a8002900ce0038009900a800cd009d00a800b0002d00 -e900e000e500ed007c00e4007f00e400e5007f007d00e6007d00e6006f007e007d007900 -7d01e4007c00e5007f017c00e5017f017d00bf00e0007c007f007400f4007c00e4007c00 -e6007c006c0079007d00e600bf007f01e4017f017c00e300dc000f005b00450031005b00 -1a0085009d00ad00ae0099005e009600d000b201ca00860099002b00b0002000f300d200 -dc00e600e100af002d009a00da00e500e0017d00e60075000f000e000f014b0022005b00 -1a00b5000000be00c100c200e200c300ce00bf008d00bd00c9018d008a0098009700c100 -d900c400d300cd01df00e900b20095009b0186008a003d009400ad00b300af01b000b200 -b600aa00b100a70088005700890097004c009700af0039009200ad00c300b000b100a900 -3e00d100af00ae00a10040008c00a700be00b1008a00b200f8002d00ad00b200b000c000 -aa003200c100d200ae002d00b500b000b101c300a700b600af00d100af009b00ca02af00 -c000f700f200c000b200a500cc00c000a800c000ee00cd00cf00cd00d100c700cf00b500 -af00c000860060008b0097000f022000e800c000c600a800ca01a700c60140008a001a00 -5b0031004a005f001b008300cb009f0097004c00a1005e00b600a800860092009c009500 -ad00b300b900f300cf01d2009901b500cd00d100be007600b500cc00a700aa00c000a100 -1a001b0010001a000f0c2000450031002f002e002f054600450030002f0330004600b500 -8a00b000d900e2005200a300c400bf00c400e30074004f00690059007200420072005900 -680159007200420b590069004210c300bf00e200c401a3004f00e200bf00db00c300f400 -c300c600bc00d400ce000800dc007700c600ce00c6007700db00f000c000dc00ab00be00 -ce00ab00dc00c800f000c900e200ec00da00e0007900c1017a00e200ec004f00a4004200 -7200660059007200a300be00bd00bf004f007a0077007a00db00da00e100a9008600ae00 -aa00b100db00f400c200c400e200f00042025900c400c9007a00d900be00ce0077007a00 -e200dc00e300420075006900550073003f004000b500ab006a008e00a900a400bc00db00 -a90099009b00b100aa00b200dc000800ce00c800ec00de00c600c300ce00c4018e00c200 -c400c30042003e036a00480073003e00c0000000c300c200c801a400b500c000e201c901 -ea00e900d300c000db00c300e200f000d200cd00e100e600aa009d019c00ca03af00b800 -af001c00ca00c000cd00c00082006000b500aa004c00970091009b00af00b900cf00b600 -c0002d00ca00a3006600d100af008a006000af0157008800b5008200b200cf00b900f700 -c0003800ca00af001c00be00d200b600cd00cc00ca0138008c002b00cd00c000b800a700 -2c009b00b500b100aa00c600cd00f200af00b60085008300ad00a800b600ee00d200cf00 -cd00ef00b800cd002d00ae00b5003800570096010f022000e800b600c000ad008000b300 -a500af00b0003c008a000f00540030004a0061002500cd009a004a009900860083009600 -9700af009800ba00cf00ba00af00cd00ba00d400ca01d4008a009700b500d000d100b600 -a80092008300ac00b200af008c001a000f0f1b004a002f0024002f012e002f0346003300 -2e012f034500ae003900b100e2016400bf01a300e000d900e10058006c00670075004d00 -7500640072006d00580075004d02060064004d004e004d014f004d004e0079006d004d00 -4f004d0ee200c200c400c900e200bf006400c400bd00da007400f400a300e000c100f000 -ea00eb00da00dd00b0008e00c300dd00da00ec00e001db008e00a900d900e200db00ec00 -ea00e200ed00da00e300c3008c00c300dd00e100e9006300e2004e0074008d0059007500 -c400c900e200c3005900730069005100c800db00e900c800a400e900de00c800d900f400 -6f00e000c900eb0050004e004d006400e201dd00db008b00c300aa00dd00e000e300e600 -500074006800640074004f00c800bc00d9007500a300bd01c100e100c400c600c800ea00 -e200e900c800f100ea00e200ec00ea00c801ce00bd00e000a300e000ea014d046d005800 -75004f00c7000000c600c800c900ea01d301e901d300ea00d300f000c900d300e200e900 -d300f001c800e100ea005300b500f800b500bc00bd00c300c600c300c000a400c300c400 -db00e300db00be00c600be00e200e300c3009b00b100e200c803c300db018d00ea00e100 -e200c700c000e700de00c300b500ae00da00c900c801be00c800c600de00c800bf00ea00 -de00c800be00c600c100be01c800ea00db00e900d900c000ce00bc006f00dd00c501f200 -a000e900c600b000c700df00c300e700c800c100ea00f100e900c900c800c700f700c601 -ce00d3005300400042005a00ec00a200c800e800a400c700b200e7006600a900c6008d00 -aa006a008d00aa008e00b100c800a400e200a401b000c600e200d301c900f000de00ea00 -d300f100c801f100e901ea00f000c600c300e300c700b100b600e8006600dc0065003e00 -5301420153013e00510153003e005100530042004000510073005c00590066005a005900 -5a015901690068005c006d0069005c0068016900ea00e200e900c900ea00db00e200c901 -e200e900da00660069005c00d9005100760059006a006900590076005101420066015102 -52003e005300510079006800510052004200530151004200530142005100530051004200 -510053005100e200e400e200c900ea00e200dc00c800c900e301f400e201d300f000c900 -f1006a00e300e700b100b600de00a200f100a300c400de00c601c300e700a900eb00c900 -e200ed006a00e901b000c000de00c3015200e2008d00d9005a00a000c200c300e2008d00 -b000c300b100b501c700de00f701c000c700b600c0008d00f400de00e200c900f0005102 -5a00e300c301e200a400e700af00c300c200e300e6008d00c2005a008d00aa00a1008e00 -c600dc00aa00a900a401c100e300ea00d300c900e900e200d300ea00f100c900e200ec00 -ea00d301c900d300e202ea01650052004000530051007300510075005300c0000e00f200 -ee000700ef00d3000700ef02f500f400f500f202ef00f200f401c900d300e300ec00c000 -bd003e013d00a4003e0053003b004b00660089018e00ea006a008600980089006a00aa00 -4200b1003700e400ce01cd003900a9007600ee00d100ea00a30051009b0083005e00ab00 -6900860039007900c800cd014000a700d900b200ee00c900e600de00bd0037003e00c700 -ce00cd00ce00e400c300b1004000cd00be00c000760069003f005300f400ee00f401f200 -f3000900ef00f000c900ce00ea00f401d300f2000700f201ef00f200f10028002a002800 -2a00ec00e900f4000900d3000700f200f400c800c401ec00ef00ee00c7000900f4030900 -ef00f202f400f2000700f201ef00f401f100d100ce00f101ef00d300f400f000f200f400 -f202f400c700ed003f0028002a001c002a0028032a001c002a0028022a00280029004800 -3f0046003a0046013b003a003f00480046007200670072016700750072006800ed00ef01 -d301ef01f200ef01f100e3003a0054004600620029006200460054013b0068001c002a00 -2800630052002a011c002a0028027d005c00290028012a001c002a0028032a001c002a00 -28002a0028002a00ea00f100ef00f201ef02d301ef00ff00ef01f200f400ea00f100e700 -f100f4000701f200ee00f400ef00f40009010700f200f400ee00e600d300c800f100c800 -f401f20007000900f2016600ec00e9000900c700d1000900ef00f4020900f200ef000700 -f401f2000700f200ef01f500f400ff00ef00d300ef00f1003f001c002a004800e600f201 -0900f2000701f200e900ec00ed00c800f100c700e700ef00f201f4010900f202f4020700 -d300ef01f500f400ed00c800e700ec00f100d3000700ee00d300f200ee00d300f200ed00 -42002a0028002a002800600031005f002a00b5000000d300a400c000c600a400c000c600 -a300c300c801d300b000c601c300c600c800ea00c901e600ec006500bd00a400b000bc03 -a300c300dc00bc00bf00c400ea00e200c300c001e200c201c8007400e600be00c801b000 -c800db00c600c800ea00e100dc00b800c600de01c400b001e100c900c801c600c300e200 -aa00c800e400ea00de00c500bd00a400c803e400e300f800b000e700db00be00a300e000 -c400c800f1005a00e800c300b000b500de00a400c000c901ea00ec00c301b0008e00b100 -a900a000c000ea00520053015a00ec006600c600e1005a00c000aa00c3005a00c300dc00 -6c0073005a0051007600e201a400b100c200a100b000ae00b100dc00b1009900b100ae00 -a900c000a400ea00c801f100c400c301c900c300a900de00c000a400b000e3005a00e200 -660040005200510142005301420051005300510040005301420051005a0074005a006901 -5a016a015a00690073007400680074006f0068006d006f01ec00c200c300b000c600a900 -a300c000c600a300dc00e10069006a005a007a005100ab005a006a0073005a007a005201 -40006c01400051005201400052017c007300510052004000530051014000530140005102 -40005102ea00c400a900c000c600a200a900a400bd00c200c300f400c200a900c000f000 -ea00eb005a00d900c6008b00ae00de005a00ec00a200a900df00a400a100af00c600a000 -eb00d300e200ed005a00e700dc008d00b100ab00a300b0006600e2005900760051005a00 -d9005300a400bd00c300a400a9008d01c800db00b100c000c600a901c801f400a900c300 -c000eb00520051015a00e300a200a900de008d00c000ad00a900a300e601660074004f00 -59007400c200c300a300c300a900c300a4008d00c000db00b001a401a900b1006600ed00 -c900c800ec00bf00c001b000c000a400a900c300b000ea00660052004000520051006a00 -510076005300c0000c0097009b00ba0191009c00ba00b800f800cf019d00cf019d00b800 -b300cf00d200cf01b600cd0098009d0095009c00ca029b00b400b900b4002d00ca00b500 -cf01b400cf009d00cf0053008a00cf00af00cf02ba00cf00ce003700b900ca00d200af00 -98008c00af01870089009b008300af00cf01f70139009a00af002d00ce00d200b400ca00 -cc00ca01880097002d00cd00ad009300b4003c008b0099008c00af00b700cf00f3009f00 -b60085008200ac00a600b400d100cd00cf01d100f700cf003800f8009b00820087009a00 -97000e000c012000e800ae00b800ad001f00b300a500b600ae003c008a001a005d003400 -2d005d009b00b9009b00ba002400910080019b00b400ba019500ba00b400ba009b00d200 -cf01d2009701b700cc00f700b100af0094008200ac00b200ae008c000f010e000c000004 -0e0000000e000c0000000c0000000c001b00450024012f00240232002401450033002e01 -2f002e012f003100b5004000b500cb00cd003300ae0099008600990098009e0024003500 -32005d001a005d0024004a0124005d001a000f0000000e000f000e010c0100000c000f00 -29004a0019000f0000020f0000000f000c0000030e0000000e0191008600ae00ca019900 -3900b5009600af004c00f5003c00b500ca00d000cf00cd009f00a80090008200ad00a600 -9f00ee00ae00b600ad0082008600a500b600ae00d400cf00f700ef009f00b600b3002c00 -9100a500b600c7000f0086000f005b00330032005d001d00b90096005600890040002d00 -39009b00af00b900ba01cf00b400cf01f5008300b500cb00cc000e010f003200a100b600 -af00ad002c009800a500a800b000dc00e300510075005a017400c400e200bd00c3006600 -a0005e005300be00db00c701b100c700dc00e700a200f300cf00cd00ee00cf009d00cb00 -cc008800b100ae01ca0097000f0000000c0119004a0020005d000f00b7000e009b009800 -9d00ba0083009c00950091009b00cf01910092009c009300950094009d00d500cf01b400 -d200b900930095018a0186009400b301af009800b501cf01b600cf00cb00cf008d00b500 -cf00ae00cf00cb00cf02ce005300ba00cf01af009800ae0086009100a1009a00b5008600 -af009b008300b300b5009700ca00af002f00be00cf00f8008200ca009b00b50097009900 -8c00f700b8009300b400b700ca02af00cf00ba00f300b500b600ac00cc00b700a600cd00 -d100cf020700b800cf009b00ad00f7008600600096009a0000000f0000002000ef00f700 -b500a5009d00cc00a500b800c0003c0091000c00560083015d009b00cc00cb00b5003200 -99009701b900b400f700b4001f009500b3009d01d500cb00cf00d500910097009b00cb00 -cd01a5009b00cc00ad00b200b500980000000d0000000d0000000c00000a1a0035002500 -320024023200250024003200330035002e003200240132002e003300f8008600b5009b00 -b5003c0097018600990098009e002400350030005d001a005d002e004a012e005d001900 -00000e0000020b000c00000325004a000c00000f91019700ca00f80097003c00b5008300 -af008300f5003c00b7009b00d500cb00d000af00a6009b00cc00b700a600af00d400b500 -b800a5009c00cb00a500b600b800f300cf00f7000700b100c000ac00cb009d00a500b600 -d1000a0086000c005d004a0030004a0000008300cb00a50098008c00f8009900b500b200 -26009301950094009d00f800f5008300b7009c00cb0000010c003300ad00cd00a800ad00 -cb00cc00a500a600cd00c600c3003f0072005a016900b000ce00be00a9004f00aa007300 -a200c800de00dc00c6004000ae00af00b600aa00f300cf01ee00ba019b00cb008200b500 -2c00b500b700980000030c00560023005d000c00b7000000d000cb009d00ba00b9008200 -8c0086009700f800cb00b7009a009c00950088005d0088009b00cf01b400cf00b900ac00 -b800b500970099009100ca00b400b900cd002d0086009700cf01b600cf01cd0053009800 -cf00ad00cf00ca01be002c00a40037009b00cf01af00ad008700860097004c009600f700 -b600b200f700b300b400ca008200ae00af004000be00cf00cd00ae00af00970086003c00 -9a00b100d100b8009300b4009d009c0098008700a800f700ba0007002d00af00a5009c00 -f700a80097009b00cf00cb00cf00d200b700ba00cf00ba00cb0083009e00cb009d000b00 -00012000e80083009900a600ba009d00a600b5008200830086000f005600840083005d00 -9b00cb001e00b5003200af003900ca00cd00af00c7009b009a009b00340098008300cf00 -cb01d5008300910083009a009b009600a500b800cb00a500af008200860000000c00000b -0c0000000c001b00330032002e0024003201240132002e004500330032002e0024003201 -2e003500f8003800b5003300f80098009b00ca00b900970086009e002400350032005d00 -1a005d002e004a00560024005d000c0000010c0000000c0200010c000d0025004a000c00 -00010c0100010c0100079100830097013c009b02cb00ae002d00f5002c009d002d00d000 -cb00cc002d00a600b5009c00f700a6003200cc0082009700a500ca009d00a60099008200 -d500cf00f700ee002d00b100a500cb00b700a60097010a00860019005d00490030005600 -190081009500b3009700570096008200d000af00b4009a009c0099003400b7002d00d600 -2c009c002c00ca0000000b0019003300ae0096005700a500cb01a5006000830091008600 -0f005d0083008600560097009c002d009f008300ae002d00cc00cf00af01ca008f009b00 -3200b3003200f300ba00cd00ee00ba009d0081009c009d01ca00b5003400910000030c00 -4a0025005d000c00b7000c0086009a00f800f700b600a100b000970099003c009600b500 -c00039008c00890060009900d000cd00d200b200cd00b800ac00cd00d000ae008c00a700 -b100b600b800b5008b00a1009900cd00d100b600d10088008d006a00ae00d200af00d200 -cf00ce00c1008e00bf006600cd00ba00d200b20099008a018e009f00b500c000b201c701 -b100ca009700a100af008a008600cf00b9008300af009700b000a1009900b100c700ae00 -9500b4009500cb009701b200cd00f700f3009a00b100a800b500c000a500cb00cc00ca00 -cf01f701b700ba008f009c00820057009b00ca0000000b0000002000ee00ca01a600f700 -b700a600b500ca0083008a001b005d003c004a00600091009a00b1009b001c00a9008c00 -ca00cf00af00f700f8008600b5009100af009800d000cb00cf01cb019a00ca00cb00ca00 -a700c000b900a600af00ca00960000000c00000e1a004a00240032002400320024013200 -2401450033002e002400320124013500b7009100b5008c00b50083009a009b00b700b500 -ae005e002500490030005d001a005d002e0049004a002f0061001b010d0100060b002500 -4a000c00000f9101f800990097009b008300b700ca00ae008c00f5009c009d009600d000 -cf00cc009c00a500c000b700c000a5009a00cc009c00ca00a600b500b900a600b500cb00 -d000cf00f700d2009c00b500a600b900b800a600ca00cc000a0086000c005d0049003300 -5d000c0091009800af0091005600ca009b00cf00b200b60098009700b5008a00b5008900 -d8009c019100ca000f011b0031008e00cc00b000a800b500ca00a800b000ca0091008600 -0c005d0034008100560086009a00b80085002c00b5009100cc00cd00af00b600ca008300 -b7008a00b5009100f300cf00cd00ee00ba0095009000ba00cb0095009c00950094009100 -00000c0100000c00560025005d000c00b7000c00af00cc00c300e200e300db00e200a300 -bf00c400c900e200da00e000e200a300d900e200d300ea00c800e300eb00c300db00ea00 -db00e100a300db00bd00ea00c300e3006d00e100da00ea01e200c800bd00c4007d00c400 -c800db00ea00be00c901c100e4007900c400c800ea00e000e201c200c400a300bc00e200 -c200df00e301e201c200d900dc00c300c200ea00c800a300db00c400d9007a0079006d00 -e301ae00de00c300b000dc00c900db00c900e900f400ce00c4007e00da00c600a600cb00 -cc00cf020700b800b900cf00920093009600a500ba009d000b0000012300ee00cb00ca00 -a600f700b900a600cd00cb008c00dc006c00760074017a00a901db00be00c400e100db00 -cd00cf00af00f700cd00af00b7008200ad00b900d500cf00cb00d500cb019c009d00cc01 -a600b800ba00a600af00cb009a000b00000e0b001a004a00240032012401320124014500 -330024003200240232003300f8002d00b500390099008a00f800b901970086005e002500 -350032005d001a005d002e0049004b0069007a005900690019000d00000725004a000c00 -000c0c0000019800830097013c00b5009100b700cb00ae003900f500cb009c009d00d500 -cb00cc00cb00a800b800b900b800a600cb00cc00cb00ca00a600cd00b900a600cd00cb00 -d500ba00f700d200cb00b500a600cd00b800a600ca00cc000a00860019005d0049003200 -4a000c008a009100ad0089005e00cb01cf00b400b600f700b8009b003900b501d800cb00 -9c009d00d4005a0052016800e200ce00e200dd00e200c900dd00e200c900dc00b0001900 -5d0083015d0035008300b30095009b00b500b900cb00cf00af01cd00b100b5003900b800 -ba00f300ba00cf00ee00cf0095009b00b700ae009a009d0093009d0098000e0000000c01 -1900560023005d000c00b7000b008a009c00c700c800c300a2008e008d00bd00a300bc00 -c800db00a900bc0089006900c600d302df00f000c600aa00c8005100c2006600d9008d00 -c600af00c6005900e200c400c801dc00c800ce00d3007100a300c800c300c801d300ce00 -c100c9006c00c600c800d300db00a001c301b100ce00c600db00de00e700de01c9008e00 -c300e201db00e900e700b200db00a4008d01c2005900dc01b300de00dc00c600c300d300 -5300c100dc00f400c600db007700a900c000a6009d00d500cb01cf00d100b901cb00cc00 -9b0082005e009b009d000b0000012000ee00cb00b500a800b900b700a600f700ba00a100 -c3003e0069005a005e007300a900c600d900ce005300c400a900cf01af00f7018700d000 -8800ae009b00d500cf01d5009d009c009500ba00d0009d00a600c000b700a600af009d00 -9b000b00000e0c001a0033002e003200240132002e002401320033012e00320025002400 -32002e0035009b009a00b5009100b500390097009b00f800ca01a0002f004b0031006100 -2400610031004b003b0048007300420069000f000b0000020b0000020c0025004a000c00 -000f91009a00ca009b009100f8003900b5009b00b5009a00d6009d0093009d00d500cf00 -d5009d00a800b5009b00b500a600ba00d500cb00b700a800b500b700a600c000cd00d400 -cd00c700ef00cd00c000a800c001a800b500d0001c008a001c0061004b00320029001c00 -5700330087002f00a800cd00ca00cf00b201b5008600ca008900c001f500b7009500b700 -ee007200420051005c00da00c500e0007a00c500c9007a00e001db00c300200060004c00 -40006001d100af00b5003900b100b500cc00cd00b201c700a100ca008b00b200b5000800 -cd00d100e800cd00b500ca01b100cd00cf0095009b0098001c001e001c024b002f006100 -1c00b5000000a100ca00cf00ca002d00b100b5009600970083009a009b00b5008c009601 -600086009b00ca00cf00b600cf00ba00ac00cd00ae00a7008200a1009900f700b300b500 -af008c00b100cf00cd00b600cf00cd00cf008d009900d200af00cf02cd00cf00ce006500 -cd01cf00af00b301b400b800ad00b300ad00b600b200f700ae019b00b9008c008e00c300 -af00d200f7009400ad00b50099029700c700b4009500af00b800b700ac00b500a100b100 -b200f300ba00b600a6003200c000a500cb00cf00ba00cf01d100b900ba009a003800b500 -82008700860091000e0000000c002000e800ba00cd00a80099003900a800f700ba009f00 -ad001a005600870083005b0086008a00a700ca008a00b0002d00ca00cf00af00f800ca00 -2d00ca002c00a1003800cf02d200ba009d009300cf01ca00a500c0002500a800af00ba00 -970000010c01000c1a003300320024013200240232002e00450033002f00240132002e01 -45009b00cb009b009d00b9002d0097013300c000e200da006c006f006d007a0059007a00 -6d0074006f00550061001a005b000f000c0200000c0000010c0124004a000c00000c0e00 -00019100cb00ca00ba00b70097002d00f8002d00b5009d00f5009d0093009d00d500cf00 -d500ba00a600b6002b00b100a600b900cc009c00f700a80099003c00a800c600e000eb00 -ea00e200ed00e2017e00c40079007e00e200eb006f00e60064007a007c00c20074006400 -79006d00660064007e00bf00bd00c900e1006c00c900c400c9008d00e200a300f400dc00 -c000c600ec007200460072006d00e300e200e0007e00c400bf007e00e101e600ec006400 -7a007400a9007a007200a900dd00e200c200db00a300c901e100e000e2006c00bc008d00 -c4008d00f100ea00e200ec00bf00c200bf00a300c400a300c800b500c600e90059005201 -5001740064007a005900c7000c00b200f7009b019f00a70098009a0082009400f8008300 -9100ad00f8002c0084009b00cb009b01af00d200b300ac00cd0025009f00b100b7003800 -97008c00be00c3003700be00d300ee00dc00c000ce00d30065008e00c800aa00d100c800 -cd02c8003700c000c801aa00a700a800aa00f700aa00b200c700ee00de00b00040008c00 -86008a00400052007100db00c800c700ac00af008e0053003e008e003700c800c600b300 -b200af008f009000cc002c009900de00f400b500ad00a500f800ae00a5009b00d0009b01 -d100ef00e700c600c700a400b100ca009800b000c0002a023a00e900c800c6007600c301 -7600c600c800aa00b200370069004b0051007300a100c000a700ca003600b000a400ce00 -cd00ab004000bb00a900be00ca00b0010800ce00cd000800c700b5009b00c700d300c000 -7600c300a9007600c300c000b5002a0037002a0136002a0237002a05360037015c004600 -3f0048003f01470048003f01550146004700480046003f004801c001b500b101b501b000 -a700b100e900740058006400580072004700720058006801470068003100690037022a04 -37002a0047005c0037002a0036012a0536002a0136002a02b000c000b501af00b501b100 -a900ae00c000f400b6009b00b800f200cd00d400c000ab00c300a900c300ab00c000d400 -cd00c6007600c3017700dc00e200f000c800e200ec00e200e0007a00e0017a00c400eb00 -4d00a400470075004d007c00e0007c006f005500a0004e007a00c100ce00c900dd006f00 -e200c200c101c300db00f400de00b100db00e9003f0046005f004600c300e200c3007600 -a900e2007a00e001dc00e3004d007200680055005f006100f8008700f8008200f800b000 -b501aa005301aa00bb00ca00f800b500cd00b500b000e800b100c000b000b500b100b500 -f8009500b700ae00280329005700310061002900b5000000b20049002500810056009e00 -24002500350034004900230035009e0034001800010092009a001e0019009f009d009500 -94008700350081009e008f0034003c0066006c007a006c006600c300c400da03c400da00 -c400da00a3006c026f016c026600c2007400a900d900a200da0074006a006d00e100a200 -8d00da00c2007400d9007a00d900c201a900de00da006c0163006c007900a3007400c300 -7a0042001f00810017000b002a00df00e900a70084003500b70023009e009000b9000f00 -1b007a00e600da0164007900d90074006f00c200ea0064006c02e600e000c2007a007900 -7c007900a300e200e500e60070007a00790074007a0079006d0079006600a200a100d900 -a3006f007e007400a300da00a300a400ae00db00ea006c006400e6007d00c200b000e500 -e400c2007e006f00da006f00d900da00ea006c0070006f00640070016401700106006c02 -64007001640079026f0079016f0179046f0179016f007900e600c400a200e000da007400 -d900e100da00a300e6007f006c0079017a0064007a0079037a0064007a006c006f007002 -64006c0070006c0006007c007a006c027000060070016c01700106006c0264006c00e200 -c400a300c300da007400c200da007a00c300e200f100db00b000db00e2007000e600da00 -dd006c00e0006c00da01e600c400a9007a006f00c2007a00c300e200c40070007900e600 -e100d9007a00c20079007c00a300ea007c00e60064007a00e001e400790070006f00c201 -dd00a30070006f007a007c01d9008d00a300c2007900f000e000a300da00ec006f006c00 -55003f00e100da009f005b00550072007c00da00e000e6016c007a015c005b011d002300 -80029e001e001b005b004a002f0060001f0101009d0086000f002900b200830135009200 -810094000b0001009500980000000c0119001a004a0024005b001a00b5000000b2002600 -1200810085009e0045016000810094001f0026009e00800001019000910025000c009f00 -91009001320081001d005d001f0085008000810035009e001d0080000100800020005b01 -4b00560032001f0085008001240054005b024b00230080009e0081001d00560020003300 -840090008501920080005d001d0026009000260080028f0094009e0019010f0126008000 -900081005d00350032005d000c0000000c00a800b50098008400320076005100aa00a700 -c6005101d900e300730068000f000d00800035003200870098000a000e000f003b00e300 -6a0084005b00310069007300a100a900da00e2005200740068004b005b0045002f005b00 -0f000c0198002800560061001a001f009e00800101006a00c3005a004f00c3006a008500 -9000d900a9006000ac001a0073006900a7007300c30051116d0059005a00590069006600 -5a00660069005a006d00680069005a005900690159006d00c40069008c00ab00aa00a700 -aa00ab00aa00a100e300d90059006d006900740051007400590073015900740051007400 -51005201510552006a006d005110c3006a00a000a100dd00a700a900aa00ab009800db00 -ef00730081006a00c3005300dc0073009e001a0076005100aa00a000dc006a0084005d00 -340085004a008f004a0039000f004800e300730084004a004b005c007600a100c3005a00 -a1000f003c008c00a400a30053003d00610033002400ab005c005a00660075005a00a100 -a70091018c007600ef00a9008c00a900dc00530051004f006900e300aa00a1006a007300 -66006a00a1007600e200e3005200750073006900760151006a005102740069006a007400 -5a00a000a10098009401a900c60051005a00e3006a005a00a000b3005e004b000d000100 -9500980000010c002900510073005a0074005100c7000000b20026012500560061002000 -0f0023003400940026004a005d00230012000100900094001f001a00a7008a008500ac00 -33008100350060001e008500920081003400ac001f00180012000d000c0019000c001902 -1a005d001a000d000c0019001a0119000c000d0156008f0090005d001b00320049003400 -5d00230080015d00200034008f0023000d01130026009400ac000c0100014a001a004a00 -23005d00260023005d000c0000000c00ad00b70094008400320076003f00a7006000c300 -4d017a00e200690055002d0034001800350032008700f8001b000f0010003b00e3007300 -4c006100310068015e006a00da00e300500073007200540061004b003100600020001000 -1b00980086005e0076003b003100620033001d0081007300c2004d004200c2006d004c00 -8700d900c2006100ac00200075005c00a0006700a900420037003a003f003a0137003a01 -37043a0037003a003f005c004f014d004f0455015c004f044d006900c300a0008700a800 -a7009f01a700af009100e800aa0047005c00550073003f007300550069014f0073003f00 -73003f0042013a05370069013a0037023a0037003a0037013a0037003f0037003a003700 -3f003700b0005e0087008c00a800a001af019100b200ee0076008f006a00c4005800db00 -73009e00200075004d00aa005a00dc006a0081005d0034008500560081004a003c001c00 -5500e300760084004a0054005c0075005e00c3007300a9001b0056002d008b00a4004300 -4000620040002000a80055006a00c2014f00a200740051003e008c00a700ef00ae008300 -ae00c6003f0037015500de00a0009f005c005a015c008c006a00dc00e9003f0073005200 -5a0073014700730047003a003f00a9006600c20166005c00760059003b008a00a200b000 -3f004f00e3005a004c005e00b3005100540012000100950098000f0110003a0068006d00 -550072004200c0000000b6008300900083009f00a6009f00380082008600940090009f00 -a8009f0038008500980091001e002000dd00c4004f00af00570081003500a00089003400 -010013002c00810093009200180032003502330035013300600033013500340035013302 -2500350034008500350023005d00320026009e001d008101260020004a00260034003300 -35014a009400ac002d001e01820057001a004a0020005d0080001e005d000f000e002c00 -ba00f800260090003200b3001a009e005700de00640059007500a1008b003d00b0003200 -8000330032006000c3006c0050016c00ec006800a00079006400a9007900a900d900e301 -6d0068006c007400dd00c2007a00e100c2006601c200bd007100e1007100c200dd00c200 -4e00d9006f00e20050006300c300c200a200b000e200c2007300db004d00da006d00a900 -7a008c000e0000010c0000080c01000019001b004a002e002400320024012e0032002400 -2e00450033002e0132002401300033008a00b7009200ac00940090009200900095008000 -9e005e002400350032005d001a005d002e004a012e005b001a0057001a000c000f000e00 -00020c01000024003c000c00000c0e010000860098009201ac009002940080003c00d100 -7700a100aa00e9006c00e6007300db005900d9006600d900aa00a1001e0080005d003300 -73007400a000dc00a4004d006f00e6006f00a000730074006c00d900a900e3005f00e200 -660079006d003e00a0004c008e00a700a1004a00af0083002b008900a4004000a400a700 -65001c00a1002900d100b3000100950098000f000e000c003300a1003200810049008301 -340094009100ad00af000f004a003d003c00a0005e01a8004c001600820098002b008b00 -a90053005e00a0008b001e009f002400860000002400b2008301340093001d010b000100 -9500f800690059004d006d0079007400590079005900c7000000b20044004000a4004200 -730066003d0089003e00890053008d006a008d0041005a00b500990036002800d900a200 -7300a1004b003c004a006200a300a10083003c008d004300bb0096008000330045023b00 -33003b0145003b003c0045003b003c013b00450132008100830091008a002d0061002f00 -3200600025003400840081002f0057004b003b0145003b005600ac00ad00ae005e005300 -cd00610024005b002f004000a30088005a003d002b00bb00c000b5004a0090003c008c00 -24009f005700c3004f0051004800a900c200a300aa0031009e00450025006100a9005100 -42004f005900e3006900a00075005c00690073006a007600d900db005100690074007c00 -7a006b007c006f00a300d9005a006f00bd017a006f006800510070017a00e000c6004200 -5100a40066006a008c00c200a2007400aa0051007400680073018c001c10290046003100 -3b002f0031022f0031003b00460131033b0031004b008c0098008f0090008f0290009400 -81009f006a0031004b003b0061002900610031004b005b00310061002900600020001c08 -31004b0020001c0f8a01900194008f008000920091008f005700c70073008c007300c300 -5200c2007400d9004f007400510076006a00a4003c00900061004600680073006a00a900 -8d0042006400e1006d00a0006901590075006a00db003f00a9004f007500690046006101 -3100620045006200af003c008800bb00c2006a0040004c008d003e00a4008d00d100ac00 -01009100ae001c023b00a7004b0090005d004c003c004a0085008700ad00af001a004a00 -8b00a40140004c0191019200940082009600a4005e003c00320089002d00a1008a011c00 -3100b20083003400350094001d008100250092009400ae0073003b0151005c0069004800 -6d003e00c0000b00e3007100c5007d017900640071007d00c5017d016f006c00c5007a00 -7100c50071006400e100e4007900c3007400a3007400da00e400710079007c007d027c00 -6406060064027c0074007000e0006c0079007a0064016600a300a900d90064007a007400 -6f00720064006601a1006c007d006f0070006c00a30064006d00c300d9006c0079006f00 -6c007a00640079006f00da017100da00a3007a007d00e200e900c400c2007e00e2007900 -dd00c400eb006c0006006f00e6007d0079007a006f007e006c008e00d900ea0006026400 -e600e000c2007e007c00e1007e00c200e200e500e6006f0079007d00e4007d017c006c01 -7900a200da006e0179016f007900710006007d00e400ea006301e001c200c300e401c200 -dd007a00e1007e00d900bf00ea00640b6304640079006f016c006f016c006f0272007900 -6f006c016f016c007900e600c200a200c200a400a301a900c200a300e300e1006d007900 -72007a00640079006f0079016d007a0064007a0064007001630164047d00790064006300 -640ee200c200a900a400dc00a200c200a300d900a400e200f000e200a200db00e2006f00 -eb00c500da007900e0007c00da00bf00eb00c500a300dd00da00e0007e00c200c900c400 -64006f00ed00c500c200dd00da00e1007e00c200eb006f00ec0064007a00da006f007a01 -64006d00a200d900c300c2006b006e00740079006f00740071000600e001f100ab008100 -a900e6006c0064016f00e600bf00c400dd00da00c2007a00da006600a100af001a005d00 -8e00bc00a4005300380025003400900093009d000a001f00350056002e00320043003600 -a100b900a10075007200de00830140009f00a701a1009800aa00e30076000f000e003200 -4500560021005d001a00b5000000e3006b00bd007c006f00750064004d006e006b006e00 -6f0172006c006b007200e000bf0052004d00d900a2006a00ae004200a3006a00a2007c00 -7d007a0079007000580064014d013f0042016600500042013f004200c200e2008d016600 -68007a004d0042004c005a00a00063004e0074008d00650069004d0042004c008a005a00 -da0074006c00da008d004d005900a70074006c0058004d0172004d006d004e0072005100 -4200640065007c007000a300c800bd00da007b00c200e0007a00bd00c90042004d01db00 -700079004d0063007a0063008c007400c3003f004d0042004d00e3007100c5007a007d01 -7a00c501c400db004d007200670079007a0071006b007500680069008c006d004d004200 -4d00640172007c004e0079007c00bf0042003f00a300640066008c00c200bd017a00e000 -7c007a00da00bd00bf0042014d003f0042013f0142013f0042004d0147004d026d005808 -670068005802590058016400c201a3007400a3007400c201da00a300e200740058006700 -580072004700720058006801580072004d0072004d043f0042004d0042003f0064006d00 -4d003f0042013f0042013f0142013f0042013f014200a3007000a301c200a3007400a300 -7400a000c200ef0069008a006a00a1001c00be00bb007600c2005a00c2007600bb00be00 -8800bc007600a30066007600bc00bb0040001c004500af00bb00bd0076008d006a007600 -bc00be0027008a001c006100570033005b0061001c00620045004a009e00290039001c00 -31005b0031005100a3002a00a3005a00ee004a0001009400a1001c023b00a100bb00a300 -7600a3008e007600a900bb009900af00190060004c004a00b0005e002c0056005d003400 -8f003c00370040003f00690055006800a3004e00c201a90068003a00a9005a003b003901 -bc00a4002b008c005a008c001b000c00000032003500560020005d000c00b7000000c300 -71006e006400790071007c0070007100700074006c007c0071007c007100c200c400e200 -a3006400e100e200c200a9007c007d00790074006f007100e10079006f006e0071007900 -6c016600bf000600c20074006e006c00630064006f00740052006b0070007a016d006c00 -5a007400da007d006c00d900c40071007a006f0066008c0066006c00e0006f007e006f00 -a3006c006f00c2007a007d00e0006f0074007900640079006f007a006f017a00a400d900 -7d00c500c8006e00e0007e0074007f007e007100e200700064006c00e2006f0079006400 -7000e10071007a00e400eb0052006c006401e6006f007d007e007d017e007d006f00e500 -e300680079006d00a300d900740071006f00da007c00e001c5006c007a00790071017d00 -7900dd00c200e20066005200e20070006b00b000e00171007e007d007c007e00e1007000 -e200640166005900660163005900660150006600640066005900660159006f0268006f01 -6d006c0074006f0174016d016f0168007400e400c5017c00e0007c00e001e400c500c900 -e000680079006f007a00590079006f0079016f007a0059007a00640070006c0259006b00 -640163007901630064016600500066006400590164006600590066006400660059006600 -e200bf00c5007d007c00e0007c007d007c007400c200f1005200a40074008c000e00bb00 -2b00a800a9002f00a000a8003600bb0027008b0076008b003b00a8008e00380039000000 -3300af002b00a400760089005100a800890086000e0086000f005d0091002d0056005b00 -3d00600057003b00a7003900b9001a005d005b002b0088008e003600a4002d00cd002d00 -8f00950091000c000f000c003300a10088005700a80065004300a80061004300ae00af00 -1a005d00860083005d005b003d00400062003d00a1003900e00071007a007900bf017d00 -71007d007c00e20055004800e30074004800570089008b00a400a000a40032008a000c01 -000032003500560024005d001900b80000008e00650036003a006600bb00a30042005200 -420055003f006600bb00a30044008300610057001e001900a700570061004800bf007100 -3f003a0137006900510069004400bd006c00370036006500c8002a00db003a0037003601 -3700a400c80036004200bd00770155003600390057006600c2003f007300c200e000d900 -3a003900830039004000c20070007700740053002a003f00510068007000bd003a007500 -550037005c003f006800550074007700530069005000a300c000a300da007700da017500 -c200dc0037002a003700c30055005c003f003700590066007500c200c800360037002f00 -3a00e300660071007700c200da007700da00a300a900b2001a00560030004a005d003c00 -8801ae00a000aa00a4008e004b005b00320082009a00970086009f00ae00970010000c00 -8600380096008c008e008c008e00a800b000b100a800aa008e008c0019000d000e000f00 -0e0400000e000f010e020f001a003300300032002401320124012f00450033002e022400 -2e014500860088008e00c2017900c202bd00bc00a2003f00550047006800370068004600 -5c013f0068003a0069002f0037012a01360037002a0037014700550037012a0037022a00 -37012a0037022a0037012a008d006500bd00bf00c400c2027100c200bb00c7008b00a400 -a300b1003700c100a2007700c201c4007700a300c1006600c2007700c400db007700c200 -a3005a002a004800c300a300c2007700c400db007700c200e7003700a100370062005a00 -48006900680044004200c200d9007400c200a900550072005c008900bb00a4005300c201 -f0008b00a400a900c6002a0136004800c300bd0076007700c400bd0077007600bd00c300 -de003700680051004c006100680044008d007400c200d9025c0068005c008b00bc00a300 -6500c201a10037003f00df005c00470068003a0037003f00730059005a00a4002a024800 -54005f003a0069003700b5000000c4006e0170006f008d00a3007901a3007a006f006c00 -a301da00a9007900a00028001a00a700a00079027d00c5007c007a006c00da00a3007c00 -7d017f006c01700163007c007f006f006c0070006f007c00e00070007d007c007e007a00 -7d0070007400c200e0007f007d007c007d017f006c0070016c0070007d017e007c007d00 -6c0064006f007e007d0364006f007a006f007e007c007d007c006f007c01a300e9007d00 -7a00e1007c00e0007a007d00e6006f006c007c00e60079007c007d007f007d017e007100 -e60070006c016f00e6007c007d007e00da00c200e1007a00e001de001a005b0031004a00 -240025002c008f012b00890038011b005b000f001f0080019e008000910097000e000f00 -86002800890040008b008c005300a70083009500ac006000a000a1000f0c0c000f021b00 -45002f002e00240032002e0024002f012e0045012f002e002f012e0024003b008a002800 -a300da007d007c007d03c400e10079016f007e006f007e006f0079016f007e006f007e00 -64007c016c01700164006f017d0079006f007000640070006f006c006400700164006c00 -7001060070016c00e6007c007d00c5007d017c007d026f00f0007c007d007100e6007900 -e6007d007e00da00c200da007e007a00e6007d017a00e000da007e007c00e100e4006400 -7900e6007e007c00e100da00c2007e007c00e6006f00e4006f007a00c20079007e006f00 -7d00bf007c00720079006f00640070007c007000a200a300c20079006f007c00f4007100 -7f007d00e6006c0070016f00e5007d007e01da007c00da007e007d00e6016f007a007900 -7400790164006f0074006c0079007c006f0070007c006f007000a301da006600c200e200 -6c006f00e6007900a3007c007d007f007e007d007c006f00e600700164007c007a016d00 -7c007000c7000c00f80086008a0086004c02a0005a004c006a0040013e0040006a005a00 -4200a40053004000d900a90073005e005a00c2007400aa00a9005300a7004c008d00bd01 -74005a0051003e00430040005100d900510140005300a300a4004000c200bd0076006800 -c400a30051005a00c500c400bd0065006b006e00da005a004c00400153005100a3007a00 -4b008d00520040004b007600a300bf00bd006b00510052006a005a00a9008b00bd018d00 -a300a9008d00e9006a01ae0040008a00a7005a00dc00530040005300e2006a0051008d00 -bd00a3006500a200bc00bd003e0040015100ec0069005a00aa0087004c00a1005a007300 -a900c3004c006a005a005e00a0004c004000860040005a0051004002730040036a004001 -b0004001c300a200c200a300bd00a9005a00760091003c00b3006a005a00dc00400d3e00 -400269005c015a0059025a0059005c016a005a0251005a016a00db0076006a006b006600 -74006f006b0066007400de00d900510069005a0076004b0073005a0069006a005a007600 -4b0073004b00520051004c00400451006d0069004010c3006f0074006b016f0074006c00 -65006f00d900f000c201bd015100c40073018a0040008a00aa006900dc0066005a00aa00 -8601aa005a00a90151005a00e30069005a00a10040008a00aa005a00c3005200c3004000 -740051004c007300510040004c0053006a007300510040004b0073004002510069005100 -7300f000c400a3006b00c800510040016900df0066006900a1004c01ad0073006600e200 -e300510073006a005e00a0005a0040004c015a005700510040005100740040004c004200 -510069005101c30040005a00e30053016500a300c400c2006a004c01c300510040005100 -5a006a007300510076004000c7000000b500ae00b7019b00b901f700b800b700ae009800 -ae00b1009800b600c600b000e90053002800d900c2005f0061005b004600380082009101 -9e0081004c00530065005400660037004300880029004b0054003b002a01a2003b00ac00 -80009e008f00340060008a006d0042008c00a2005f00a2003b003e004000730074002800 -1b00290028001e002900730029004200640027001c0046005a00660089003b0028006f00 -610031003c00800083008a0039008c005e005300f400ae00e700f7009800ba00c700ae00 -c8003e0029005100f100b600ae009800b901f700b8009900ea001c00290027002900ec00 -c600b100d100b701f700f800c000c401c600e700ae00b700ee00b9009800ae00b000ae00 -9800b100ae01e800b00099009800b101ae01e90029000f00e200ea00c600ae00ea00e900 -9800e800b900f800ba00b800b000ec00370028010f002b001c0328000f0028001c011e00 -1c01290068005c00550054005c0154005c0254013a003b0031003b00450031005400ed00 -e800ae00b100ae00b600b1009900ae00af000900e10031004b00450061001b0061003b00 -4b013b006100200060002900520128011b0028001c0028001c007d0055001c022b000f00 -28001c032800100028001c022800ea00e900b100b000ae00af00e700b100ae01e900f400 -b600b100b000c8003f00ed00b100b600b900ae00b900e800b000f100b100ae00ee00b700 -9b00ee00b100ae00e60029003b00ed00b000b500d100f800b900ee009800ee005a00ed00 -ae00e800b1009800c700b100ae009800ae00b601ae00b000ae00b600b100b000b100ae00 -9900b100b600f200e800ae009900f1003b001b001c004600e900ae00b200ee00f801d100 -c601ec00ed00b000e800b100b500d100b900ae009900ae00b10198009900b000e8009800 -ae009900ae02b000ed002a003b00ec00b000ae00b100ae00b700b900ee00b700b900f100 -370027001c003b0045005f00310061001c00b7000000ae008c0186018a018c018a018600 -8a008c008600a0008c008a00c80066002800da00db0061006a005c0069004b0086008300 -86009f0084005e0055005c016c004d00bd013f00a9004f005100370174002a0087008100 -5e00390037004b008300740050005c0066003b00510054005500310068007c0037002800 -2f002a0028002f007300370050006c0028002a004b00530066005a0048002a0079006900 -3b003c002d003e008c002f0048014000f4008a00a100f80083009800a1004c00c6004200 -37005200f100a7008a0086009801ae0098005300c8002a002f002a003700ec00a4008a00 -98009101980086008d00c401a100a9008a008600aa008a0086008a02860089008601b200 -8a0186008c018a00a000e90036002800e200c4008c008600e200e9008600af0091008a00 -94008c01e6003f002a0037002800360028002a0128002a002800370028002a0028002a02 -6d0067015f00720068005f0068006700680055014602420048003a005c00ed00a9008600 -8a01a0008c0053008a01c600e1003b004800460073002900730046005b01460062002900 -6a002a006b0065002a01280036002a0128007f005c002a012800360028002a0028002a01 -28002a002800370028002a0029002a00ea00a9008c0053008a01a1008a0086008a00a900 -f4009f008c008a00c0005000ed008c00a10091008a01af008a00ea008c008a00ae009100 -8600ae008c008a00e6002a004800ed008c01ae0087009800ad008600c6006600ec005300 -aa008a009100b80091008a0086008a008c00a100860053008a00af008a0286008c008a00 -8600f200a0008c008600eb003f00280037004600ec004c009f00ae008601ae00a101ec00 -ed005e00b2008a01af008a0186018a0186015300b2004c008a0186018a00a000ed003700 -4600ec008c008a0186009801ae0091009800eb0042003600290046005400610031006100 -2f00b5000000a4005c0074003f00420264005900420569005c004200a90066004d00da00 -740073004d004f00c200a200ae00a1008a00a7008a00a200e0017a0064006d00da007c00 -e000c20070006c006e00710064006600b0004c004f0059005c0073008c0066004e005900 -6f00a30174014d0072006400520042034d0077004d004e00630042017600d900e0016f00 -420064006d0059007600a200a30052004200640059005a00e90059006900a1003e008a00 -a7005100c6004f0042005200e3005c003f005300ae00b1008a00a1008e00c8003e014201 -ec005901aa008601af005100a200a300c3004f00690042003e0073003f00860265008d00 -8b013e0073003f003e00390040006a004b00a000c3003e01c3007400c200a300bd00c200 -4f00a7008a00390098005e006600e20042003e003f003e083f003e0142003f0042005c00 -5100590055015900550259005c00690051014f00510059004f006900e200a900a2008e00 -8d00a200a3008d01a200de00d90048005c00550073003f00730055006801590075004700 -72004d004e004f003e066f00680042003e033f003e094200c300a3018b008e00a300a200 -8d008e008d00aa00f100c2018e00be004f00e2005c00760091003c008600a8005900e200 -59005100af0086004c00af005a006a00c2003e005900e3005c005a00ad0040008600aa00 -5100dc005200dc004200730051004b006a0051003e0086016600a9008d008b003e007300 -4c008600830087009f0086003e00f400a900c2008d00c90042003f015900e3005a006900 -af0040003e00ad0073005900e200e6004d00720042004d007300420053008a0051006600 -8d025200740042024800590047007200e20042005100e30042003e0053008d00b101a000 -8601c6004f003f01510069007300480073003f00c7000c009600380073006601bc00a400 -c400a300520066015a009900a400c300ae00a200c600a3005200e100e200a9006600a300 -e0007400a3006a005a00a9008d007400c400c500dd005a00a900e0007e00c400a300bf00 -e000c5007d006600a300c600a900a2006601c200b000a10074006a007400e000c400c200 -db00660074005200a301660052006601dd006601650052006600d900c200e0007d007c00 -5900660074006800a900a3007100c200a3007a006c00a300e700c200d900aa0069008c00 -a8008e00c000190000000f00ad003300250039008c0143005e00880089000e0000000c00 -1b00b6005700a000a50098009100a500a000b0003c00860019005600830034005d003200 -82009a00860029005a00390028001b005d0019001f0080008f0090008100980091000001 -86002b0089005300bb008c008d00a80091009400ac00a700a2008c000c0000000e00000b -0e000c001a004a002e0024003200240132002402450124002e0124002e0133008a002800 -8e00ca00bc0046008b0143008b008a005e002400350030005b001a005b002f0073007400 -69007a0066007a00590051001a000e0000010c0000000e000c0024004a000f00000a0e00 -00020e00860029008b00bb018e003e008e004300a0003900cd002d00a4003d00bb000e00 -b500aa00a80098009101a500a000c0005a00a000a5009101a500a000af0039000f003300 -af00a001ac0091009400a500a000c7000f0086000c005b0035003200200045002c008f00 -82003200570040001c0019005d001f0080018f00850081003c00f50039008d003800bb00 -0b000f013300a1008e00a800a5009601ac00a6008d00e200e30066007a0066006a007400 -66008b00b100aa0066006f0074006e017900660065008900a20074006a00d9008a000000 -2500b2002d00820039003c008c00600045001a0032008c000c000e013200330056002200 -5d001900b5000000960038003b0048006600bb00c200650137003e00480066006500a300 -65008a00a000a10051003e00d900a200a0005a00bf00bd004f00510048004200a3006600 -69004400bd0074003c00ae00a300c400530069007000bf007100bd0040008d00c0007300 -8e00a3006500a30040004c005c005100690074005a005100a4003e0073003b006500a200 -3e003b003e00420077003e0248005e007300a30071004200760068003e00690048009f00 -5c00640069005a00d9006600a400c0006600da0077007400a900a8008e00b10000000b00 -0d00ae0032004a0020001e005700440060008900970000010c001b00b6004000a400a600 -b1009900a800a4008c003c0086000c005d0081015d00350088002c00b0008c00a9008d00 -8c004a005d00250082009600980035009f0098009700000186000f0088008a0091008a00 -8e00a800b000f800a600aa008a0100101a0035002e003200240132002402320033012e00 -240232002e003300860088009901b00057008e018a008e00bc00a0002f004b0045006100 -2400600031004800690048007300420073003b0061001900000625004a000c00000f8600 -8200bb009900ae008e005300b0008600a1009600cd001e009800860097000e00be005700 -a600b000f800a100a8005e00be004100a400a600b100f800a600a4008e00390000003300 -af005300a400a800b500ae00a800a400b1000f0086000c005d003500810056005d003800 -41008e00a000a7008e008c0033005d003500380088008c003300a1008c0007002c009100 -8300970000010c003300a1008e006200a60099009700a60062008b00b000a4003e007300 -5a0173006900650053007700a30074007600a9006600730069008d00bc00a3004200c200 -a9008a0000002500b600830081005d0020001c00330060004a018c000c0000000c003200 -3500560021005d001900b7000000a100380010002f00570039005700890044000f000e00 -2e004c0039005e0099009101970025001900a500980090015700a4003b004a0057004000 -a4005a003b0015002b0057001d0094009000a2005a006000a900a0003e00990080001f00 -9400570086005e017300310015003c01290033004a001e0086000f005700190039002d00 -0f021b00a60019000f01320085009e008700a4004c0020005d001a004a00320090003200 -2f0032008100a700a0009f00b5003800a900a8002f00a900a800880096000e000c000f00 -8a0020004a001b002b00a20089009e00b5009b0000010c001b00b6002b008b00a8008e00 -3b00a800a4003d00390086000f005600850083005d004a00390057005e002900a5003200 -9b002d00560033002d004300b0003c00a10038008a000d00000086001d001f0095009400 -82008800a800a4002400a600a90038008600000f0c001a0035002e002401320024023200 -2e00450033002e00240132002401450086009b00b50032008e0039008b00b500b800bd00 -e200da0064006d006800750052007900640068004a002e005d001a005d0020005d000c00 -000624004a000c00000f8600960099008b0033008e003900b500b700a1009d00cd001300 -8000950091000e00bb003800a600c3002800a100a8003800ca002b008b00a8008d003c00 -a8008e00820039000b003300af003800b000a80089004a00a800890096000a0087000c00 -5d002500830056005700380057013300ae002d009d001d0056012b0088008e003300a400 -2800d100250080009500980000000c000f003200a10088005700a80089004300a8005e00 -880086010f005d00830086005b012b00510062003700a0003200ca0082005b0143003600 -8e003d00a200280086000c002e00b600830156004c008900a4005300a10032008a000001 -0f0032003300560021005d001900b7000000b2002b0089008c0057005d0030001c004400 -380157004c0056002d0043006000970096001f001900a50087008c0094002a00a3005100 -6200d90074007a0074006b00430044004f003b00b3009100a90055015c00730042008800 -82008900b500a200bb003f017200a2008d00a3008d004200470054003b008c002a006900 -2a005300c30037002a013a0076002a0136003b00ac00a700570054003a00370069002f00 -5a0057009f003c0037013e00c20065008c00c000bc00c2007700a300c2007600bb00be00 -36013700aa0048005c003f008d00c20052008c00a000b00028002a013700e800bd017700 -c200a9007600bd00be008900a1002a0069004b005700680055003f0069003a006a00a700 -5a0082001600250033003c0057008b002800a00097010001860081008f00930091009600 -bb00a700a100ae00a800a100ca0096000e00000e0c001a004a002e002400320124013200 -2401450033002e00240032002401320035008600980091009800910087008a008c009e00 -8a00b600a0003b0054003f0061002a0069003b004b0056002e005d001a005d001a005d00 -0c000b000c0000030c0025004a000c00000f860083009101850087018a00870091009b00 -f700830001009400910000009a00ca00a500a70098009f00a500ca0103009700a800a100 -ae00a8009900ca0039000e003300ae00ca009900a600ae01a8009a00cc000e0086001900 -5d0043008e00a20057001e006000330085009000910082000a0024005600320053008900 -2900b0008e00cd0090000100940091000e0020002f004800a900bc00c4007700a3008d00 -7600c200bb008e00a1002a00620057015f00620031005c0054005a00a0005a0088004300 -3b005c0052006600a3003600c200a300a1002a003f00dc0057003e0048004f00bd00bf00 -37006600a4012a013600420054005f003a0069002a00b5000000b20088018e003e004500 -1b003c008e00bb015300890045001e0089006200860083001e000c00a700a000a900b100 -a400c200d900da00e4007d00e0007c00e4007d00c500bf00a300a900d9007400e1007900 -740079006f0074006c007900db007e007f007c007d007c00c2007c007d00e0007f006f00 -74007c00e00064007a006f017400c20074006f006c0079007000630070007900de00dd00 -6f007a006f0070007a006f00d900c3007c00e000bf00e000da007900c500e300c800c400 -d9007a00db007c00da00c200ea006f02e600e0007c007e007d007e00a300a400da00ea00 -6b006f016c00ec00e000c2007e0079007d007e007900c500e300e2006f007c0079017a00 -79006f00790074007a00a90079002700170085003300320138002d00a000b90097000000 -0c00830092019300950094009000ac0032009d00850090009a0091000c01000d0c001a00 -3500240032002401320024023200330035002e00320024013201330086009c0001009c00 -9200810080008f0090009200b9009e002400450032005b001a005d002e004a0056002400 -5d001a005d0019005d000c00000625004a000c00000f8600950092019300800081009200 -900093009d00f7009d000100950098000c0091009b009e003300b7003300a5009b009800 -9400830061004a00b30060008400b90039000f003300ad009b008300610086009100a500 -8300cf000f0086001a005b00a400bd00a300400036002400340085008f009a0015002600 -5b00540029002f0043002f00a900a400d1009b000100950098000e003b0075007c00e600 -c400da00dd00740079007e007c00e000e200e6006f007e00da017a007e006f007900a900 -da00c200db007000a3007d00790271006f00e100e400e2006c007900ec00c20074007c00 -e000c500e000c500e000db00e90064006c006f0179007a006f007a006600c7000c00b200 -820086008e004c00a5008c0038008900390089008a008b00a5008c0043005700b5009700 -1e000c00a5003c00810093008300810035006a008d008b008f002d008e002a00bb009a00 -1f008401b5004b00a1008c002400340056001a00340094009e009f001e0088001e003800 -1c00bb018d002f003c00190039000f005700200025003c01320024012500240233009400 -ac0086003c002d00910060001a004a0092008300a100880053011000bb00f700f8003300 -90003200b3001a009e008500b70000000e000f00a100a0008d006a002f009e0035001d00 -870098000e000f000c002000e800250081005d00310069007300a000c200a400c3005100 -740069004b005b004a0046006200330060003200860082003800a700530039004a008a00 -2d00a0008600960000000c0086008f0092009300940034008100ac000d00b30032009000 -98009100000f0c001a003300320024023200240132002e00450033003200240433008700 -9400010090008f0080019300950080009f0060002500350030005d001a005d002e004a01 -24005d001a005d0019005d000c0000000c00000424004a000c00000f8600830092008f00 -810080019300950001008500f70094000100950091004200c600a000aa005100a9005100 -ab00a200c6006a009f00760066006a007300a100c300a40040006900e3006a009f007300 -6a00660076009f00e7005200c30051006a00a300bf00c5008d007400a200ae01a100a200 -6500a300da0074005a006600a3006600e000c200ef00a9009100a700dc0051015f003300 -a100350081004a004b005c006900a000d900c301520075006900480054005b0033006100 -45004b002d0085002b008900a20051004a003c008b003600a0003e0086000c002400b200 -4a003c00350094002400340025008f00940098000f000b000f0032004500560024005d00 -1900b5000000b2009000940086009f00a6008c0043018a0098008a009f00a6009f008800 -83009a0091001e001900a5008300800093009000810049009f0086003400010017001e00 -4a008f00920080009e009000b8008a00ae0098004a00810085001d00840094009e008000 -81002600810032005600330032001d00340049001a000c015d00200032004a0556004a01 -5d009400ac00860083025d00190049009200870034003800390032000c001e00b800f800 -340090002600b3000d00ac009000b7000b0000000f00ae008c002d00b000240080003500 -320085009b0000010f002000b600250081005d003100680069008c00c300a200c3004d00 -680055005100a70040008d0076008e0028002d00910043006500a70043008b00a700a400 -3d008c00400089000f01860083008f009300910039003400ac001a00b300320084009800 -91000e0000010c0b0e000c001b0045002e04240032002e0145012e022f002e0024003b00 -870094008f00ac01840090009400950080009f0060002400350030005b001a005b002e00 -4a012e005d0020005b001a005b001a000f020c0324004a0019000f000c0c0f000c008a00 -83008f009000a500840090009400b30080005700f7009800010095008c006800dc005e00 -af003b00a9003f00a700a000dc0059008c006a0051005e006a008c00aa00a00037005900 -e3005a00980069005a00590073009f00e7004f00c3003f006d004d00a30074016a00d900 -5a004800a9006a006b00c200da006b00c200da00a3008d00c200a200ef00a9008700a700 -dc004200470046003300a100350081004a0054005c0059009f007400c3013f0072006400 -5500a20040005a00aa005a002b00830086003d008d00a40040005700a9008e003d008e00 -3c008a000e002e00b2004a0034003500920025010d0001009500980000010c0032004900 -560021005d001a00b5000000b2003400260025004a005d0020001a003200810095002600 -49005d001d0017000100900086001e001a00a5008700900094003200810035005d001f00 -850092008101ac0080011800ac0090009e003200250032005d00260085001d0035008100 -850034009e0256003302340090005d003300320023009e001f010c002000230120002300 -1a0013001f0026009400ac000c000b0000000c0056001700840092005d00340025005600 -32000c01af00b700ac009000320098001d00ac00810091000c02ae00870098003c003500 -800035003200870098000c001c0042004800e9006a008c00730055006a019f007300a200 -b0004f00690051007000da0065007100d900c2008d0051005a00bd007400d900a3007000 -760051003e009100a200b0003e01b0005e008c01aa00a200a000aa00420073005100ad00 -6a00b0003e10420069004f00590051004f00510059004f0159005c0069004f0059005100 -4f00590051005900c30073008a00a7015e01a700af008c00c300d9004f00690055007300 -3f007200550069014f007300420073004200740042003e0042003e04590069003e10c300 -6a008c009f00aa005e019f00aa009100a700ef00a0009100a000c3007300ae009400ac00 -1a0073004200aa009f00de00690084005d00340086004a008f004a003c0019003300af00 -910081004a004b00550076009f00c3005100c3004200720069003b005b011a005d000c00 -25005d006200a300c200da006600590072004f00420050006a00ef00a7008600a000c600 -42025a00de00a7008c006a00690059005e009f007300b000a40042006d0065006900c200 -65006a00d900a3008b0065006a00a300c201a3006c0073004f0039009100a900b0004200 -4f00e300690051005e00980051004b000d0001009400980000010c003200350056002100 -5d001900b7000000b20026000d008f0085009e005601a500900094001f003400ac008000 -01009300900091001e000c00ad0094009001340081001d005d001f008500800034003500 -9e002500010080009e00330045003300200032009e0081008500840135001b0033005600 -9e00ac0056005b0061005b005d0084003301240025009e0080010d0046005b024b002400 -1f008000810094009e000f000e011a0026008000850081005d003500260056001a000000 -0c00a700b800b30090003200f8001b009e0034008a000f001a001b00a1004c0091000000 -0d008f00350032009100f8000f002f0072005800e6007400a000740064006f006d00a000 -6d00a900c30059006900a300c500da00bf006e005c0073004c008a00a200510069007600 -55005a007600530086009100a900dc004d004200c4007400a100ae00db00c200a200aa00 -4800d9005900a0006800c4004d1050006d00580059016400590164005800640067006d00 -5800590064005800640059006d00e2006d008c007600a700a001a100c3008c00dc00da00 -5c006800640075004d00720059006d01580075004d0072004d00790059004d066f007200 -4d10c4006c005a00a000a900a001a100b2009800aa00ee00a4008c00a900c4006800a100 -b300ac001b007500550074006900e200730083005d00340087004a0081003c011b003300 -af00980081004a004b00670075005a00c3005200e2004f007600730031005b011a003500 -1f0080008400a800a0005900760075005c00690042014f007300ef00b0009100ae00c800 -4f0042015900e300a900a1006a00a0005a0069008c006a00c300dc004f007300c400c500 -e000a3006500590076004c008a00a7005a005900760059005a00a700530086009100b000 -c60042005200e9005a0053009f00b3005a0051000a0001009500980000000c001a002f00 -4500540029005b001a00b5000000b2009e002d008f0085009e0032002500330081008400 -2d0034009e002d0080009200940098002c001e00ad00b700b300ac00910083019e009000 -4a0039005a00a300dd00c300b000a400c3006a00a900af00a900a200c300c2006600dd00 -d900c20052006f00a200ab00ae00a2007300a300dd00d900a2006a0066006b007000d900 -a300530052005a0066005a0166015a00a300a900b200db00a301a400a900c200a300d900 -a900d9005e00260034002c002d003c00de00ef00a700840056007401d900a900c8006600 -5a006600e900d9006a001e00560090003c0025005e00c60066006d0074005900ec00c200 -a90077007400c200d900a200d9003c008600190056008d008e00a9003d011a00ac008000 -92009000800025006000340160001e001f008f006a00c600a2005200e200a90087009400 -de00c3005e00a50032007601a900c200c6005a0066015200660152016601520066025a00 -6601590074016a0069006d006f0069006c006f006a006f0074006f0069016f0168007400 -e200c200a100de00c200a200a900db00d900a100e200e100690074017a0052007a006f00 -74016f007a005900790066007a00660252006602520074015a0065006601520066015a01 -6601520066015a0052006600e200a900a200a900db00a200a900d900aa00ae00dc00f100 -7600ae00c300c6006600e200c300ab006600da006a00d900aa00ae0094008f0060004b00 -a700ab00a900c300a90065006a00e900c300a900ab00a9007400dd00a000dc000f008600 -19005d00910034005d011e00320080008f009200850026002500600057003c0057002c01 -32005700d100b3009200950098000c00000019003300a100910094005d00860083005600 -940091008a0087000f0061008e00a4013d001e000f009e000100920090002c001e006000 -4a0034004a001f019200b70091001e003200b60086014a0094008f0091001f0001009500 -9800000032005a0069007300d90069007a005a00c7000000b200b9009b01ae00af009b00 -9c008200b300b80091009700ae00ca00880085009b00d000cf00b900af00d200b300ac00 -cf002c00a100f700b500380097008c00c900e2005100c600c800ae009f00a700e700aa00 -be00ce007400c800da00e000c2006600bf008b00aa008a0053006a00b500de006a00c600 -db00a3006e00e400da00ea00c800b000c800c00151006b00c100c800c900c800ae00aa00 -bc006a005a00a9005100e900de00c300db00af008f009000cb002c00af00df00f400c600 -af00a800aa00de00ab00c400f100e201c400ec00da00c200cd00b100b500ca009100c300 -ea00510059006d004800ec00e400c4007700c300c4007700c300e2004c008a001c005700 -3e008b00a2008d00a0003300ac001e00ca00b500ca00b500af00ae00b500a700b500ca00 -9b00c300f000e200bd00f100e300f800b300c300eb00c600a800c600db007b00da00e000 -c00039003e0137003e013b013e0137003e0237003e013b005c0055004801510148015100 -48005c0155004801510048015c00b100c000c600c301bc00be00c301c600c80074004800 -5c004f0073003b00730055006901480073003b00690042006d003e0237003e023b005100 -69003b003e0237003e0137013e0137003e0237003e00b100c800c600bc00c600be01c302 -db00f400db00b100de00f000c400f100e200ab00db00c300dc00ab00c600d0009d00b700 -a800b100c300d900c400e900ea00c400db00ec00e000c4007700c300c4007700c300d300 -0a0086000c005d0083002d005d005600b500a7009a0082009b00f8009100b900af002d00 -ca00ae009a00ca00b500f800f500950093009d00cf000d0000000f003300a100f700b400 -a6009b00ca00a600b8009d00910086000c00600088008300a0008c0057001a009e008000 -cb0099009a00ba00af00ae009900ae00ca00cb0095009b00d2009b00b900ee009b00f800 -b500f8009b009a00ba0093009d009800200031007300590069007400590075005100c700 -0000b200cf009d00cb003900af009b0096009a0086009a009700f8008c00960083009e00 -86009b00cf01b600cf00ba00ac00cf009800a1008800ae009700b900b300b500af004c00 -ae00f700af00c700af00cd00ac00cb00ca004b009800af00c700cd00af00b9009b00ad00 -b7009a00ac009500ad003300c700b6008a005300cd00af00cf02ca00cf018c00bc00cf02 -f7009400ad0099008c008a00ae008700b800b400d100af00b800b700ac00b5008c00ae00 -b200f300b900af00a6003200c000a800c800ea03ec00e201c8008d00e200bd00c200a300 -c9005000640072004b00e300e000c600a800b0003c00a800c600e000c400e20066007400 -68006f00740050007400680073005200c100c4008d00c900db00a200c400c200c1008d00 -da007000eb00c901f100e300c600b500ea00eb00e200dd00e0006c007e00e100da008e00 -0e000f010c0000040e030f000c021b004a002e002f002e0024002e0224002f0033004500 -2e042f003100b7009c00b5009d00b900390097013900cd00cf009e00240045002f005b00 -1a005d002e004a0124005b0020005d001a0057000f000c010e000c0000000c0124003500 -0c020f010c010f010c000f020c000f01000091009d00ca01b7009900390099003800c300 -db00f400de00c000d900f100ea00eb00dd007600c6002d00b100a800b900cc009c00f700 -a80098003c00a800c600e100ec00dc00de00ec00da00c600a6008c004c00a800cd00cf00 -0a0087000c005d0098002d005d0045003c00a500ca008600b5002c00cf01af0087009b00 -8200ca002c00b5002c00f5009d0093009d00cf000b0000000f003b00e300e100ab00a600 -91009600a600b400ba009100860019005d00390081004a001b005d001a0025001f00cc00 -4c008800cf00af0091018700ca003800b1002d00d500cf00f700ef009700400096003900 -97008200cf0093009d00f80075005000790068006d007200640079005000c7000000de00 -ce00b500c800a900a0008c005a00b0008d00bc00c000dc00a700b00044005c00b000ce02 -de00ee00b6009f00d1004200aa005300a9008d00c700ae00c8005300be00c600ee00c600 -8d007400a900aa0089008b007600c600c300c800be00c30089008c00b200c600c000a700 -b500a000dc00e700c600a4006b00c800c300c800ce00d100cd00ce018d00bd00ce00cd00 -ce00c700b600c300bc008e01a4006500c800c300e700ab00a900a400c300ce004300ca00 -e700f500c000c300ab00a400dc007700dc00f000c901ea00ec00e200da00c900ce00c400 -a3007900e000c90042013f004600e300e200c6007700c300a9007700dc00e2008d00a300 -4d007200640068004d0168005900d9005200c900e000c500ea00da00e2014200c900da01 -e000f100c901f000e200c300b000e300eb00e0007a00e0017a00da00db00b1002a002800 -2a0928002a033700480046003f0546003f005500480046003f0146013f005500c000ca00 -be00b100c0005a00b000bc00a400be00d000a0003b00540046006200370069003f005500 -60003b006900310069002f00690037002a06460051002a0f2800b000ca00be00c001a400 -4f00c600b000c300c100f400db00b000c300f100ea00f000c4007700dc00a400c6007600 -c600d300be00c6007600c600a9007700dc00e200ec00db00e200ec00c400dc00ab00c301 -ab00c00007003600a1002a0069005e00480062005f00c600aa00be004200c600b000ce00 -d300db00de00c0008c00ce00a200c300a400f500b6009500b800ee002a024800db00e200 -db00ab00b000be00ab00dc00b5009100860019005d003500810023000c0056001e008500 -8000cc00b001d100db00de00c6003b00bc008e00c300a4000800ce00e700ef00ca00f800 -ca009b00b5009b00cb0093009d0098005f002f006100460054006000310061002a00b500 -0000e300c500e000e501e100e5007c007d00e000c500e4007d007c00e0007d007c00e400 -ed00e600e400e500e600da007e00e401e1007c007d01e6007d00e50079007d007f00e501 -7d01c5007d01bf00e5017f00e1007d027c00e0007c017f007d007c007f027d01e400e000 -7c00e600e000e600e4017d01e600e402e000e100e0007d027900e501e1007f00e0007d00 -e000e4007f00e400ea00f400c900e1007f00e4017e00e400eb00e402e600e400e500e600 -bf0171007d00e400e6006f016c006f00e600e4017f00e4017f00e400eb00c400e2007c00 -7a007c007a016f00e0017e00e400e000e400c500e4007f00e5017d00e0007c007d00e400 -ed00e401ed00e401e100e600eb00e4007f00e5017f01e400ea006f00640070006f007000 -060070016c00700206006f0070006c0070006f007e006f0079007c0079017c0079006f00 -79007a0079027c0079017c01e6007c00e4007c00e4007900c500e400e1007d00e0007d00 -79027e006f007e006f007c016f007e0079007e0064007e007c006e006c0070006f006400 -70006f007e0079006f01640070006f006c016f0070006c016f0164006f016c00e6007d00 -c5007d026f00e401e000a300f400c900e201f100c500ed00c9007f00e100e200e1007f00 -ea00eb00c9017e00e400e3007e00e400eb00e6007d00e500ed00c900e4007f00e4017f00 -e400eb007000e40079007a00da007c007e0079007c00da00bf00c400e401e200e6007f00 -e500e4017d007900e401f400e000b500da00e60070006f02e601e4007e00e4017e007f00 -c1008a00860019005d00490032004a000c0086009a00ad0086009a00a900e100ea00e100 -7d00e400da00c500c400e000e200f100e200e300f100cf009b00b700b900af009b009d00 -93009d0098005b0020005b0033004500560021005d001900b5000000de00c100c400c800 -e200db00da00bf01a200bc00e2018b00c201d900c400f000c900ea00e300ec00de00ab00 -ea00c900e200c200da00bf00e200c300dd0074007a00d900e100dd00d900c200a3007400 -a3006500e201db00e200bd008d00bf008d00a3018d00db00c800c300da007d017101c500 -b100da00ea00c901c800e2007c00c500c902c6005a00d9007a017900da00dd00e101e900 -df00c000be00a300c800e100ea00e300f400be00e0007a00e2017a00c100d300c902ec00 -e200dc00ea008d00c8008d007400e200c900520051005201ec00c1017a00e200c4007a00 -c500ce008e00c300520074006900730075005200bd00a400dd00bd006600bf00c300ea00 -da00e300c400a300e200bf00da00c400f000c900c800f000c101c400e200ce00c1007a00 -e200c4007a00da00be00c800420053004200510e69005900660059005a00590066005a00 -5900690068006900590066005901660059006900e900d900e200c4016600bf00e200da00 -e201d900590073005c007500510075005c0073015c007500510074005100740052015102 -52004f00510069006d0051094f005105c600c401c500da00c4006600e200db00aa008600 -f5009600b9008600d000cf00d0009600a800b6009b00c000a8009600cc0096009900a800 -c000b500a700b5009600d300db00e300ec00be00c5007a00e200c400dd00c100ce005300 -c30051007500730069007400a300c3007400bd006600e200bd00c900ea00da00de00a300 -bd00c500c400e000c400f500be00c600c400c9005200510052006900db00c100c4007b00 -bf00c1007a00c400be00b100a10019005b00490030005d000c0091009b00af008c009700 -b100b500cd00af00b200ca003900b1008600b0004000f300cf00d100f100dc00b3008100 -ca00c600f8009b00b300c300c6007400510074005a005100560020005d001900b5000000 -8e00bc00c600c800e200bc00c2008d00bd00c800c900a4008e00ce00bd00c4007a00c400 -c900d300c800e300ec00c300af00c601a3018e00c000dc00c600c800b000c301e900dc00 -bc00be008e0073008b008e007600dc00de00e200c800c300be00bc02b000ae00c600b200 -e000da00bf00e000c20099009a00dc00d300c100c500bd00c5007400bf00ce02c0008d00 -c301a400b000c100dc00e900dc00c800de00f70099008d00a400c400e701f200a400db00 -ab00ce00c600d900bd00c801ce00c800e900c600cd00d300e700c8008d007400c000ce00 -37003f014700e900a300c300ab00c100be00ab00c400a4008d00b0004f00730055005c00 -73003f005300b500aa00b1006600bf006500d300db00c600b500ca00c000a400c300a400 -f000ce01f000a400b001c801bc00ab00dc00be00ab00db00a400c30037003b003f003700 -3f063b0037003f003b003f003700420069004d0051004f0355004f015c014f0151004f02 -5c00e900a400c300a300c4008d00bd00e200db00bf00c400da004e0068005c0072004200 -72005800680158007200470072004d00750050004d013f0342006f0068004d003f014200 -3f0142003f0442003f0042003f01e200c4027400bf006600e000da00aa004c00f5003c00 -b7004000d000ca00d0004c00a800b500cb00c000a8004c00d0008900b000a800cd00b500 -a800b1004c00f000e201ed00a300e0007a00c100e2007a00c400c8005000c4004d007200 -6d0059006d00c300be006500c4006c00c400bd00c900ea00db00de00bf00bd00bf007400 -db00a300f400a300c400a300ea004e004d0042005900e200bf00d9007a00c1017a01c400 -e200dc001b005f004a0031005b001b002d009b00ad008a0097004c008800d000b200af00 -ca01b5004c00b1004000f300cd00dc00ec00db00b1008600ca00c400db00c600db00c200 -c40075004d006f004d0048005400290061001b00b5000b00ce00c100e200e900a300be00 -c300a300bf00e200c800c000b000c000f800c600da00c400d300d000cd00dd00ec00af00 -95019b00970196009a00b301af004c00b500af00b600af005e009f009a009f0086009700 -4c009100af00c700f700af00cb002c00830082002d00b401b300b800af00ca00c000ad00 -9c01ae00cf00cd00cf01cd008c008e00cf02f8008600b500b100b5008a00ae004a00b601 -f700af009100ca01cd00b100f700cd00f300b600b200a500cc00b800a800c000d100cf02 -ef00b800cf009700ae00b50088006000860096000e0000012000ef00c000b600a5009b00 -ca00a500b6013c0086000c005d0030004a005d001d009b00cb009e009b008a00a100ae01 -a800830093019500ad0095009d00d500cf01d4008a009700b700cc00d100c700a600f800 -cc00a500af00b6008c000c011900000c0f001a00350032002e0024002e00320024013200 -2e00450033002f0024012f0024014500f8002d00b100c200e4006400bf00c400c200c400 -e200e100680074006f007a0050007a006f0074016d007a0059007a0064007a0066025200 -66006b00660050007401590052006601500066015201660150006601520050006600e200 -c200e202bf006c00e000a300da00c400f400a300db00c800f000c800f000e100dd00e200 -c900e300dd00e100f100e201dd00e200ea00dd00e200e900f000e201ed00e100e300dd00 -c900e4007e00e200eb00a300e20059007a00c20066007400c400c101c4006c007900c200 -7400e200dd00e100c4006600c600de00e700db00f500c200e200bf00eb00660052006600 -7400e300e200e100dd00c901dd007e00e200e900ec0066007a0074026600a400c000ab00 -c200bf00c400bd00c100e1006a00bb00be00b000db00dc00e200f000c800e200ec00dc00 -ea00e200be00a300e0006b00e000e200e90079006600790066005900d9006c007a005200 -c70000008e00a300c400c801c600c800e200c400ea00c900c800c900c801e200c300c800 -f200cd00d100df00e2008c009d009c009d00ce02b700b600d100b6008600ce00c000d100 -c0008600a000b500a900a10099009b00ca00b200c700d100b200d000ca03d100d2009500 -98009f003900a100a800cd002d00b200d200cf00cd00cf00cd008a00b100cd02b600cd00 -cc00ca01960099008800cd00af00d100aa0083009b009900a000a800c600c100f2009f00 -b60087003c00ad00a800b100d100cd00cf00ce00c701cf008800b5018a009f00ca00b500 -28001e001c003200e800a100b600ad002d00ad00a500c600ae0086008c00280060003300 -4a0060002d009b009a003c00990039002f0040008a00b200cd00cf009d00cf00af00cd00 -cf00d400cf010700ae00b100b500d000c700af00a80090003900ad00af00ae00a1001c00 -1e0025001c031e011c001e001c021e001c00280024004b00310033003b01330031003b01 -33004b00460033013b0131003b004600c0008c00b100c800e2006d00c400c100e200c400 -e3007a00510069005c0074004f0074005900690159007500510074005100740051024201 -510042016400730051004200510142005101420151014201510042015100c300c400e200 -c901c4006d00e200c900da01f400da00c400c900f000ea017400dd00a4005a00d900dd00 -7400ea006f00e200d900a000a200dd00e200c200f100c900e200ec007400e200c3005a00 -74007a00c400dc005200c2004f00750051016d00a300c900a300c2006a00c200a4008e00 -ea00de00e900c802db00e900a200f400c401c900f000510142006600db017400c2005300 -7400dd00d900c200e200e300510074005c00590073005100c300a40073006d00a2005200 -6600a300da00c800bd00c801db00c800c900f100ea00e900ec00ea00c800c900ce01bf00 -c400c200c900c6006f0051007400510042006d00590075005100c7000000c800c600c000 -c801c601c301c800d300f000c802db00c600f000ec00ea00c800e300ec0053008e018a00 -6500a3008d00a2005e00a100aa008d00a301e4007400c001b100dc00de00a100c0008d00 -e100dc00e900dc00e7008e00bd00dc00a901c300b500aa009800b500af00ab00b1006600 -e500c801d300a400c600d900c600c901ea00db00e2008e008d00c800be00ce00c100e600 -de00c600a000d300ce00be0069007700a300bd00f0006600e900c600e700c700de00a400 -c600c900c800e200ec00e700c801b0009900af00a100b100f10042003e014200ec006600 -e700e300c300ee00b200c3005300c300e200a30074005a008c00aa00a400b000c801de00 -c301c600c800e300c802c000a900c801f100c801eb00e000c300c600ea00c300a400e300 -c800c600af00e9005a00e600500039003e0239003e0139003e0239003e03420069004800 -510059005100480051005a00480051005c00680059006d006801720068006d00ed00db00 -dc00c300e200e000e200b000c600c300db00e1004f005a00550075004200740048006901 -48007500420072003b0079006c003f003e003f0042003b0042017d005c0042013b003f00 -42003e003b0042013b003f013e003b003e0042003f00ea00e000e200c300c600dc00c200 -c300c800dc00a900f400d900c600c300f100e200ed005a00de00ea00b000b600de005a00 -ec00a200c300de00dc00c600c300c8006600e600c800e200ed005a00e901c600c000de00 -a400b0006600e6006600740053005a00d900c200e2008d00c000b000b10099009700c000 -de00b5009800b100ae00a000c0006500f400a900dc00e200eb004f0042014f00e600a200 -a900e300c300e700af00c300a300e600ed006600d90051005a00aa00a1008d00c800e900 -c200c301c600c800e300c800c602c300c800eb00ed00c800e900ed00e200c000c600c800 -c100c300c400c600bd00ed007a004200690042003f006900480072004200c0000000d100 -b101b001b101a100b000d3000801c0018e00a900c700f000f100ea00c800e200eb00c800 -bc0053018600b10089008e004b008a00b0008e008b00b000ea00a30086009b009900a400 -aa005100b1004200dc00af00b5009400f800b000c000c60053005a008a00f800c6008300 -9800b300ab009100a100e600ce00cd00ce008a00af00ab00e700d300c900ea00de00c400 -43004c00c800cd00ce00cd00e600de00f8008600d100c000be00ab00730053008b00f400 -a400e900e700b500b900e800e700c801ce00c800f100e700b001b100b500b101b000ea00 -2a003702ec00dc00e900e700b100f700b800ee00b000e201a400aa00a0005300b200ee00 -e900d300f200e800b100b500c000c700e800cd00b5009900c000b000ee00d300f100ce00 -cd00f100e200a400b000ea01c000e800c700b500b700ef00c300ec004200370128003701 -2a0137012a00370036012a0037012f00550048013b004801460148015400740068007200 -6801750072006800ed00c200b000b100ee00c300c600b001a400dc00e100460057005400 -73002f00730048005f0061004b0073002f006a003700790065003701280037022a007d00 -5c002f00360137002800390037002a013701280037022a003700ea00c300dc00b101a400 -a900b0009900b001f400a000c300b100f000c800ed00c300e800c700b500b900e800c600 -f100c300e900e800c000b700c700ee00a400ed00d100e700ed00a400e900e800b100b900 -e800c700ee006600ed005300c3008c008a00c300b200e900d400d300c600c300b100b500 -d100e800c000b100c000b000c300f200d400f500a400b001f1004f00280039005500ec00 -c600e700e800b100f700b800e900c300ec00ed00a200c3005e008c00a900e700e900f000 -ef00c600b500ae00b500d100e800cd00b501ae00b0000700f000ed00c800e700ec00c000 -b1018e00b100b000a400b000c000ed007a003b0069003b002a006a00460069003700b500 -0000cd00ee00ce03d100c600e700d300ce02d100ee00c600c700ce00f200d301de00d300 -86009b01b500be02c000a900b500c000bc01c300c801dc00ee00c802dc00d300de00b500 -b400b600f701aa005300c9004f0066008d00b100c6007400e200c800ab00b400b500db00 -d300ce02d300c300c800d301c800dc00c800c100be01ce00c800be00c800c600b300f700 -c700c600bc005a00dc00c800d300f2005a00e800c600b100f800b200a400c000d300ce00 -c800e900e700d300c800c000b500ae00a100ce0137023b00e900a000c600de00b000c000 -a700e7005a00a000a4003e0069003b0037006a00c000c6008c009900a7009b009a009b00 -b500af00b703b200b8008a00d300ce010800c800c600c800d300c600a100de00c700b100 -ae00e7005e00c3003b00370f3b0055004807510055005c004803550048005c00c800db00 -dc00ce00d30043004004690048005a00480073003b00730048005c006100480073003b00 -73003b0073003e00370659005c003b00370fc300dc01c801c600a900c800ce00c301f400 -db00c600ce000800c800f0005a00de00c700b100ae00b2005a00d3005a00c600b200c000 -b100af00c6005e00f000d300e700ec005100c601b100b500a800b0014200a4003b006900 -3b004000a0004c008b00be00b001a400bc01c800b200d300ce01c800de00ee00ce00f500 -c300c600ce00d3003b0037015100de00a400a200dc00b100c000ad00a900a200dc00e300 -3f006d003b003f006800a900db005300b000a900b50099009700b500aa00b502b100c300 -b1005300f000ce00c800e900d300ce03c600dc01ce00c60073003b0073003b0037006900 -460073003700c000000091009800ba009d0083009c009500f800f700cd00cf019d00cb00 -9c00b301cb00d000cf01af00d200b30095009c01ca029a00b400b800af002d00ca00f700 -cf00cd00ae00b700af008700ae00b600cf00ad009d0092008300af00b7009f008600c000 -53006601b300b800a200c800f700b4009401b600cf00ba00cf01ca0039008b00cf02b800 -cd00cc00ca0188008b002d00cd00b8009500b4003c008c00b500a100a800f700cf00f300 -a100b60085008200b300a800b500d100cf01ba000700b500cf0082009900b50083005e00 -9a00960000000e012000e800b400b800a5002c00f800a500b600ae003c00860019005600 -34002d005d009b00cf009a00ca002500980082003800b900b400b900cd009b009d00b400 -cf009b00d200cf00ba00d50097019b00cc00f700b500ad008f008300ac00b600ae008c00 -000b0c0100010c001a004500320024002e0124002e003200240145012e02240132003300 -98003c00b5008800ca0000000f000c0000010c004a002400350032005d001a005d002e00 -4a012e005d001a005d001a005d000c000e000c000b0000020c0024004a001900000c0e01 -0000980086009900ca01970039009b009600ae004000f5003c00b500cb00d800ca00d400 -a100af0092008200ad00a600a1000700f800ae00ac0082009100a500b600af00f300cd00 -f700ef00a100b800ac0082009800a600b500f7000f00860019005d00330024005d000d00 -ca0096004c00910040002d0039009700af009b009d019b00b400cf00f700f5003900b500 -cb00cc000e0000000c003200a100f800ad00ac008200f800a500a600b500c600e3005100 -74005a017600c300c800bc00dc006600a3008d008b00d300de00e900c800c600e700de00 -ea007300f3009d00cd00ef00b900cf00ba00cc009600b5008e00b500cb00f8005d001a00 -5d0019000c004a0020005d000c00b70000009b019d00ba008300cb009b0091009b00cb01 -9600920093019b00ac009d00d000cf01b600cf00ba0095019b00960183009a00b301ae00 -8c00ae01cf00ba003400b300ae00a101af00d200b4009c019b00b300b900b500ca00c000 -52006900a200b300f7003200be00cf00b70098009b00b900cf00ca00ce00cd018d00bc00 -cf02f8008200f8009900ae008c0099008c00b8019300b40095009a00ca01af00ba01f300 -b500af00a500cc00b500a600cd00d100cb00cf01d100f700cf009b00b800f70083006000 -96009a0000010e002300ef00f700b500a500ca00cc00a500c000b5008300860019005600 -83015d009b00cc00ca00b5003200a5008c01b800b200b600b4002c009500940095009d00 -d500cf01d0009701b700cb00cd00ca00a600b500cc00ad00b200b50098000b00000f1a00 -35002400320024013201240132003300350025003200240132002e003500b7008600b700 -8600ca0010001b011c024b002f004600330060002000600031004b005600300061002000 -6000200060000c0000020b000002250049000c00000b0b000002910197009b00f8009900 -3900b5008600af008600f5003c00b7009b00cc00cb00d500af00a800b700cc00b500a600 -b100d000b500c000a600ca00cc00a800b600b500d000cf00f700ef00b100c000a500cc00 -ca00a600c000d1000a00860019005d00490032005b00190083009c00ac0098005d00b100 -b500c700b20026009c019500b3009b00b500d8008300b7009c00cb0000010c003300a100 -cd00a700a800cc01a601ca00b000c3003f0073005a016900b000ce00c00076004200a900 -a3008e00c800de01c8005300ae00a400b100aa00f300cf00cd00ef00ba009d009b00cc00 -8300b8002d00ae009b0098005d001a005d0019000c00560021005d001900b7000b00cb00 -cc009d00ba00b90082008c00910097009b00cc009b01cb00f8008800600086009c00cf01 -b600cf00ba00ac00f700cd009800970091009b00b400f700ca00390086009700cf01ae00 -f700ca0086008c00ad00f700b4009c0092008100ad009500b500ae00c300510040004300 -9500f7008c00be00cf0091003c0097008300cf00ca00bd003d008d003e008e00cf00ba00 -cf019b00af009700860083009a00b500d100b4009300b40095009c009a009600af00ba00 -cf00d2003800b100a6009c00b500a60096009b00ba00cf01d100b900ba00cb00ba018300 -6000cb009d0000000c012000e80083009700a600ca009d00a500b500820186000c005600 -850083005d009b00cb001e00b7003200b1008200cb00cf00af00f7009b009a009b003900 -ae008300cf02d2008300960090009a0097009600a800b500cb00a500af00820086000000 -0c000b00000c0c001a003500320024013202240032002e00450033003200240132012e00 -3500b7002c009b00c600d300420059006400630050006c007e00640074006f007a004d00 -79006d0074006f006d007a004d0079006c0073000c010005240049001900000f91008200 -97013c009b02cb00ae003400f5002c009d002d00d000cf00cc002d00a600b8009c00b500 -a6002d00cc0082009700a800ca009d00a80099008200d500cf00f700ef002d00b500a600 -cb00b700a60097010a0086000c005d00490032005d0019008300b700b40097004c009601 -d000b200b4009a01f8002d00b5002d00d6002c009d002d00ca00000119003300a1009600 -5700a600cb01a800600088009100860019005b0083008600560097009a0034009e008300 -ae008200cc00ca00af01ca009600b5002d00af002d00f300cf00cd00ee00ba0095008100 -9c009d01b700ac0034008a005d0019005d000c01560023005d000c00b500000086009a00 -b500d100c600a100a9008b00b00040009700cd00b1004100a00089006a009900ce01cd00 -b2000700b300ac000700be00c3006a00a700c600c700ae00c3005a006a00a200d101b200 -b100c300a001ac009f004c009d00b700e700b2009b00be00390073006900c3004300b300 -b6003e00be00c000c700aa008e008900ce00be00c100b000c600a200a300ce00cd028600 -af00a400a001a400aa00b6019400b2009b00cb0099008e00b200cd00f700f300ca00c300 -a800b800c000a500cb00cc00cf01ba000700b800b900cf0082009c00820087009d00ca00 -00000c011b00ee009a00ca00a600b901a800b500cb00820086000c00560081003c005d00 -91009a00b3009c002500ae009700cb00cf00af00f700f8009100b5008600ae009700d500 -cf00cb00d5009c019a00ca00cb01a600b5009b00a800af00cb00970000010c00000c0c00 -1a004a002e00240032012404450033002e002404350097009c00ca00b500ce0037043b00 -690042005a00480073003b00690048005c01480073003b0069003b0061000c0100052400 -4a001900000d0b019100970099018c009b0083009b00cb00ae008700f5009c019a00d500 -cb00cc00ca00a800c0009c00b500a5009b00cc00cb00ca00a800b901a600b500cb00d000 -ba00f70007009a00b500a500ba00b800a600cb00cc000e00860019005d00490032005600 -0f0086009800af0091004a00cb00ca00cf00af00b60098009700b5004c00b5009800d800 -9c019a00cf00290028014600a400ca00b000a800b500ca007600a900ca0097008a001a00 -5d0034008100560086009600b30090008200b5009600cb00cf00af00ad00ca008600b500 -8a00b5009800f300ba00cd00ee009b00950090009b00b9009302940098005d001a005d00 -19000c00560023005d000c00b5000000ae00cc00c400e300e100da00e200a300c400e000 -bf00e200e300da00e20070007900c900f000eb00ea00e300eb00e200db00ea00bf00e000 -7400da007000e200c300ea006400e400e200ea01e100e300c900a300bf00e200e000da00 -c000c600e300dd00db00e000e200e0007100c5006c00c300e300e000e400ea00c4007900 -c500c400ea00c902ea007000c500c900ea00c900e201e100bf00a3006f00c2006400ea00 -e200b100df00c400c200e100c900a300c900e900f400c800e0007e00dd00c600a800cb00 -cc00cb00cf01f700b900ba00cb009c00950083009e00cb009b0000021b00ee00ba00cd00 -a500b901a600f700cb00820086000c005600900083005d0086009100ad00cb008600b100 -9d00cb00cf00af00f701af00cd002c00ae009d00d500cf02cb009c009500cf00cb01a800 -c0009d00a600af00cb009a0000010c00000c0c001a004a00240132002404320045003300 -2e00240332003300b7009c00b9009b00d0000b0000030c004a002400350030005d001a00 -5d002e004a012e005d001a005d001a005d000c0000050c0025004a001900000f91008200 -960097003c0099003900b9009d00ae002c00d6009d0095009d00d500cb00cc009d00a600 -b5009d00b800a6009d00cc009c00cd00a600cd00b900a600f700cb00d000cf00f700ef00 -9d00b500a800cd00b400a800ba00cc000f00860019005b004a00320033000f0040003c00 -ac003400a5009a00cb00cf00af00b200f700ae00ca002900c000b500f5009d009c009d00 -0700750064016f00e600c900e1007e00c500c9007e00e100e400e300c3001a005d008300 -86005d0045009100b40098009600b5009d00cc00ba00b200b600b800b100b5002d00b100 -ba00f300cf00cd00ee00cb00b700b900b700b100cd00cb0093009d0098005d001b005d00 -1a0019004a0020005b001900b500000086009a00cf00cd008c00a0008b0088008b004c00 -9700cd00b2005e009700880060009900cd00d000cd00b2000700b800ac00d2004000b000 -4100a0009900f700b300b5008c00c000b100cd01b601cd00b501c800c200aa009d00b300 -c700af01b500be01c501a900dc00c3005200be00cd01b2008e008900cd01cf00cd01a400 -bd00ce00cf00cd01b400af00b5009901ca008e00c700b6009500b200e700b800af00d000 -8800ce00b600f300b500b200a8005e00c000a600ca00d000cf02ee00b901cb009a00b500 -83009e0097009b0000021b00ef00ba00b500a800b5008c00a600f700ba00830086000c00 -5600810084005d008700f800a500cf003900b1009100cb00cf00af00f7013400cb008600 -af009100d000cf01d500ba009c009500ba00cc009d00a600c0008a00a600b200b9009b00 -00101a003300240032002401320124002e003200330132022400320133009b009d00b500 -9100ca000c0100020c004a002400350033005d001a005d002e004a0124005d001a005d00 -1a005d000c000006250035000c00000f9100cb00ca009b00b70097003900b5009700b500 -cb00f500b90093009d00d500cf00cc00ba00a600c0008a00b500a600b900d5009d00b900 -a600b5008c00a600c000c700d300c800e700ec00c000dc007700bf00dc007700c600d300 -3e00a4003f0073005c004f0042003a00730055009f004800ab00c100bc00d300db00d900 -c0005300be00a300dc00c400f400c600b700c000ef00680037004d005c00db00e200e000 -7a00c400c1007a00e001e2013f0072005a0051007301c600d900c6005300c301ce01df00 -db00de005a00be00b000db00c300f000c800e700e900be00b000be01bf00bc00ce009b00 -c000c30073003f0069003f003b006900470072003b00c0000c00b200cc00cf00cb008300 -af00cd00ca009a0098009b009101a1009a008800570091009d00cf01af00d2009d00ac00 -d2008c00af009b00ae008300b9009400c000b2003b00b100cd013c0098008600b5004000 -8b006600aa009d00b300d100ac00ad00b5003c00c30071016d00c400a3003900b500cd00 -d200d100b100c700cd01cf01cd004c008d00ce00cd00d200f7009000ad008e004c01a100 -3300c700b6009500b200c7009400ac00f7005700af00b200f300b900b600a6002d00b600 -a600ba00d000cf01cd00ef00b800b900cd004100b1008900a000890097000f010c001c00 -e800ba00f7007600b0004b00a800c000cd00830086000f005b00860083005d004c009700 -a700ca003800b0003900cd01af008600b5004c00b5008200ae004100d200cf01d400ba00 -9d009500ba00d000ca00a800c6003c00a800b200b90098000e000f010e000f0c1b004500 -2f002e0029002f0545012f012e002f012e004500f800b900b8003c00ca000f054b002400 -3c0030005b001b005b002f004a012e005b00200057001b005b000f010e000f010c000f01 -29004a001a000f0f9800b900b500cd00b70099004300b0004000af00b900f500ba009300 -9d00f300ca00d000b900a800c6003900c000a800b900d000ca00f700a8008e004000a800 -c300e100eb00e200e400ed00e200e0007e00e400da007e00e000eb006600e4006c007a00 -6c007d007a006f007e00720074006c007e00e000bd00e400e1006f00e400da00c500bf00 -e400da00f400db00c600e200ec005c003f0079006d00e500e600e1007e00e000c5007e00 -e000e400e6016c0079006f017a007900c300c400c500a300da00c200c100ea00e100a300 -bf00a300c101e200c300f100e200ea00ec00e200c400e001e200a400c900c000c600e200 -7400660074006400660074005c007a006600c7000c00b6009100830187009e0039008200 -25009000870083009700ad0097002c00840098009d0083008200ad00d200b700ac00f800 -0f009e00ae00980039008600a100bd00db005a00a300c8018b00c600a400c6008d00c400 -e000db00c000b200c300ab00db00a4008d00ab00d900a200d900a900a4008e00f800b100 -b000c301e300c300b000b100b000c3006500a300b000c601c300af00b2008e0066005900 -69006a00e200de00b300db008c008f0081009a0015008c00df00f400aa009e00a500b900 -8c00a6009800cf0082008300dc00ec00dc01c300db00de00c600c200c300f00053005101 -5a00ec00c800c300dd00db00e200dd00c300e900c300c6005a0076006a00a2007500c200 -c300a900b5008a00c300dc00c000c300d9008d00bc00da00bd00bc00b100bf00f000b001 -f000e700b600b800e900f000c300dd00db00e200dd00db00c300c8005300510153005106 -5300510053035a006d005a0069016a0066006901660069016d006900660269016a00ea00 -a900c300dc00e9005301510053015a00d90066006a00690076005a007400690073016900 -760051007400590079006600520153015100520051007400730051085300510053025100 -5301c800dc00c301dc00c301db00d900c300e700f400e700b700e700f000bd00f000dc00 -dd00db00e200db00dd00dc00f000e200c300dd00db00e200dd00c300ea01bd00c300ec00 -e200c4007a00db00e200dd00c300f0006600e2005a007600660071007d007c0074006900 -a9005a00dd00c300bc00c300da00c200bd00c200bc00bd00c300db00f400de00f800c600 -ec005a015c003b00de00e100aa00a6006a00c400dd00dc00e200e900ec005a0075007300 -54005b0183002d008f00800091009f0083019f0091009600a1009a0082009100b900f800 -82008600b6009100f8009f0091019b00820092009d00b3005d0020005d0019014b002000 -5d000c00b7000000b200350025008f0084005d002e0032005d00350084001d0026009e00 -260018000100900091001e000c009f009800900094004900340026005d00810049001e00 -3e003f00760048003900400086009000a700a100a000ad00a000a1005e0087009e004800 -a70062005a003900a7005c004000a7008c0091003b008300820039005e008c0053003900 -3b0046003f033b003e0039004000ad00a70037023a005a0040005e009100730045002600 -34000c011b00ab00c7009f0084003500ae002f009f008500b7001c0029007400e2006900 -73003700420087005a004200a000b10037024700e3006a008c00730051006a0073005a00 -a900a200c300500072005c005a0072005c004800600039013c00a1003e005c0073003b00 -4000a700400039009000a200c3004201a30069008c008a00c200a9006a00a8003f007400 -69006a007400c30042023f00420d67005500590058005900550059014f00590067006800 -550058005901550058006800c40069008a00a200c30042044f007400550068005c007200 -47007200550068015500720047006f00470075004f004206640068004210c30068008c01 -aa00a700a200a700aa009800a900ee00a2008500a000c3004200c400a701460074004f00 -7600a700dc006a005e00730051005e0062008700a1008c0037005900e30073008c006a00 -5e00530073008a00c6003e00a40037006900bf01c4006b003e0055008c004c00ab005e00 -42004f007200550059006a00420040008a007300ef00a2008a00a200dc004f013f004600 -da0074005e005b00550059006900a0007400e200e3004d00750068005500610125003c00 -80029e0033002f00610033003b005d0025002c00920098008a001c002f00b2004c004000 -4a0094008300860012000100950098005d001a005d000c014a0023005d000c00b7000000 -b20026000d00800084009e0045015d00810095001f0081009e0080000100930090009800 -1f001a00a5009800940090003200810032005d001d009e00800084019e001d0001038500 -80001e0090002600180001009200ac003400ac00850026001f009e0025001d005d003400 -940013008000010080009e0080000100800013004a0056004b0056012500800001008f00 -94009e001a000f0000000b002600800090008f005d00350032005d0019000c01af00b900 -b7008400330077006800d900a200c6006c017a00e3007a0068001b001a00800035003200 -91009b000c010e003b00e300c20084005d00310073007600a100c200c300c60064007900 -6d004b0061004a002e005d001a000c0000009b002d0057006200250081009e0080010100 -7300dc006c005000ea00d90085009100df00db005e00ac001900d9006400aa007400c300 -630064006b004f0066006400500164014e006400630150006b0066004e00720074006d00 -64006f016c016f01720074006f006c0064006f0168007400ea00db008c00c300c6005000 -6401630050006c007e0064006f017a004e0079006f0075006f017a005000790064007e00 -6c006400660050006300640063004e0079007a005900630064014e006401630164006300 -4e006401630050006600e2007400a200c300d900a000a900b200aa00ae00dc00f100ab00 -8f00aa00dc006400e300aa009e0019007a006400d900a200e200c20084005d002d009100 -4a008f00340039001a005c00e600ab008400490083019e00810087001a0086000c004900 -8a008d00a4005300400061003c00240077006d0079027400c200d9005a008e00ae007600 -ef00db00a100db00ea006c00500059007400e300a901d9006f017400aa007200e600ec00 -06007a007400d90075007a006400740059006601d9007400da007a006c007400dd005e00 -8c009900db00dc0066006f00ec006900a200a900ae00740069000d000100950098005d00 -1a0056000c014a0023005d001900b7000c00b6008100340026005600a5003c0015018100 -9400810056006200350016008f008300910025001a00a7008c008700ad00450081003500 -5e00820084000100260190008000180012001f0080004a0032018100230020001d002600 -9e001f00ac0083008f0080009e0026001a005d0034009500180217005d001f0012001d00 -1a0120001b011a001b001a01260094009e001a000c000e001e005d000d004a0023005d00 -26001a00560019000c000d00b400b7008400900032009f003100a700a000c3004f017500 -c30066003d0053004a001800350032005700a10028023b00e3005a008700610046006901 -a00074008d00a4004f006d005500520073005700480073003f0028018c008900a9007600 -42004b00730057002b008f006900a9004201a4005c0057008700aa006a0060009f002900 -73005900a7007600a1003600370136092a003700360037003b00550048003f0148004200 -3f0148003f00550048013f0148003f015500a1008c0083008c00b0002a00370036023700 -5c003f005100480069003700690046006001460069003700690037006800370036033700 -360037003f005c003700360b37013601a100530085008700a8009e009f00a100a7008300 -a000ee0073008100a000c3004f00c2006900a7002a007300480074007300a9004b008100 -5d0032004c00570085008c004c002a005500db00690085004b004c004a0060008500ad00 -0f0086000c005d001f008900b00039005700a8008c002e00a80040006500c2013e00c200 -76005a0036008a005700ee00a10083009f00b000360037014800aa005e00570060005700 -40004b009100a000c300dc003700690052004f0069006800550073004800360039006a00 -6500c20165005c0076005a0036008a005100a10036003f00de0057004000570094003b01 -0d000100940098005d001a005d000c014a0021005d000c00b5000000b20090009101a700 -a600a100880096008a009801a100a800a100960091009a011e001c00dd00da00a200aa00 -610081004900a0008800860001001e0082002c009c009300180084009000260033012300 -4a0056019e00a5008100a10088010d005d0049002e0056003400920193009201ac008000 -180034004a0056075d009400ac00830032002d0086005d0019004a0032009f0083004300 -5e001e0000002c00ba00f800260090003200b7000d009e006000e3006f0064007900a100 -8e008800b00025008f00490032006900de006c0064016c00ec006f00a90079006f00d900 -79007400dd00c400e2006f027c00e1007d00e000e100c5006f006a00c4007100bf00e100 -e000da01e0007000e1007900e40063006400e200da00a900c300e300c4007400d9006400 -da006f00d9007a00a1000e0000010c0000030c0000000c0000040c001a004a002e002400 -3200240132012e01450033002e0132002e0024002e00330087009b000100950098000000 -0c010e0000000c004a002400350032005d001a005d002e004a012e005d001a005d001900 -5d000c0200010c0000000c0025004a00190000000c0100000c0000040c030f000b008600 -940092009000ac009202950080004a00d1007a00a100c300e2006f00e6006d00dd006400 -db006400d9007a00a1001d008f00560033007501a900e200c40064006f00e6006f00a900 -74027a00a900e3000f00860019005d00950039008c005e008c00a7008c005700b4008300 -2b008900a4005300a1018e002800a4002b00cd009d0001009500980000000c0019003200 -ad0032008100490083008f00350095009400ae00af001a00330088005300a200a000a400 -a7008c002c008f00b3001e008900a4008e00a000a1008e002d00ae001e00860000002400 -b2008301350094000d001d010100950098005d001a005d000c0019004a0021005d000c00 -b7000000df0044004300a300400062005a0036008b003e008b005a008d006a005a004300 -6000bd0099003900280076005a005e0091004a00850056007300a300b00096003e00bd00 -4400bb012c002d008f0146004b006000290028002f0162008500a700a3012a0061004b00 -3b002f00460040008300af0086008a00600029002b0039008a0053003c0029002a002f00 -29012a003300ac00ad008900a0008c0099006000290057003b005100a300440066004100 -3600bb00c600b5005e0085004a005e002f009f005700a4002a02a900c201d9004600a700 -4b002d006000a1002a023a00de004b00870062004600570060004c006a0053008e002a00 -6000a000da00d90065006b005c008a00a70084005e0044008b0074005a004b003e006500 -6600d900c200b00028002a008c004b0087008500a0005a005e00a7002f00690046009e00 -60008c0028102a004b003b07460148003b0548008c0087008f008700ae00280429005700 -3b004b003b006100290061003b0057005b003b0061002f00610029006100290028063b00 -57002900280c290028018c0057009000850181002d009400ac0092009f00d1005e008300 -5e00a1002a00a2005e00a7002f0069003100a7005e00a1004a008500610046004b006100 -5700a00053002a004800c3005e008500600057003b0062008700af002a008c0029006100 -4c003b0061012f00610033006200a800390088008b00a9005e003b00400089005a00c200 -a400ee005e0001008500a10028023e00af005e0090005d0057003c004b0085005700ad00 -b6000d008500ae00b000a40039014a00900101009000380088009f0057002e0025008800 -4300a100990086000b002e00b6003c00260035009400340084003c0094008500af006100 -2f005b0019000c004a0021005d001900b7000000e3007100c500e00079006f0064007000 -7101bf00da007c006f006300bf007a007100c500a3005900e100e300a900b0007402d900 -e40079007d007c007d00bf02630052008c0098006a00e0006f006800c200c50063007200 -6f00e0006f007d0079006f0079007c00da007c0070006400da00a3006300790063017001 -6f006c0064017a00590063016400aa00d9006400740064005900790064006f006c007c01 -bf007c00a3007a007c00e100c800bf00c2007a00e2007900dd007100c9006b0063006c00 -e6007c006f007c01da00bf00a400c200ea0063026400e600c200a3007e007c00e1007e00 -a300bf00c400e2006c0079007c007d00e1007d00700064017900a200c200630174006d01 -740070006300da00e200ea0050006300e200da00a200b000e201a300dd007400e0007a00 -d900bd00c90050026300500863015000590064006f0064006c0064006c0164006c016d00 -72006f006c0464007900e600db00a100c300c60050015901630064007e0064006f006d00 -7a0059007a006400740168007a0059007a0058007a006c005004590063007c0072005900 -500863005005e200c200a400a300c600a300c200a3007400a400e200ef00c600a100db00 -e2006e00eb00bd00d9007900e0007900dd00a300eb00bd00a300dd00d900da00dd00a300 -c100c40050006d00ec00bf00a9007a007c00da007a00a300c9006e00e60064007a00c200 -6c007500790063006d00a200aa00d900a300500066006f0075006c006f0071006400e001 -0900ab008100a700ea00640050016d00e300a300c4007a00c200a3007a00c2008d00ae00 -af001a0060008e00a40153002d0025003200840092009c000e001f0035005b002f003200 -43002d00a100b90086000e002e00b60083008f004c00a000b000a9008b00ae00c200e200 -7a00640055000c014a0020005d001900b7000000b2003d0151015e005a00410044003800 -2d003b0051005e005a0089005e00b00099002d002000a8006a007300a1004d00bf006c00 -73007a007e007b007a00700063006b0064004d00420086008a00a2007a007501a300bd00 -42004d00a0007c007e007a017b007a004e0079004d006e006d00640066004d0075004d01 -6b00c2004d013f004d007a004d003f004d005900a70076006d0064004e004d0072004d00 -6d005800720051004d00670050007c007000c200c80071007d007a00c2007d007a00bd00 -c9004e004d01de0064006d004e006e007c006b006a00c200c8003f004d02e3006e00c500 -7a007d00da007b00c500bd00a300a4004d007200630071007c006f00640074006d007900 -c2007400a3002a003100460048006500a4003600a20065008e001c018a002f0034009000 -98008900bb007600c2005a007600a900bb008e001c0e280047004d006d00580867006800 -5802590058016400a90074008e00f800cd001c054b002f004a0033006100200061003100 -4b0054003100610024006100290061001c0731004b001c108a008b00b0008d005e00a300 -5a00b000b100a900da00f00069008c007300a1001c00be00bb007600c2005300a900a800 -bb00be008800bb007600a9006a007600bd00bb0040001c004500a400bb00bd007600a300 -6a007600bc00be0027008c002000610057003b0061012a0062003b005700a50053009700 -1c0031005b003e006600a3003700a4005300d100560080009100ae001c023b00a100bb00 -a4007600a3008b007600a900bb00ae00b6001900570043008600a100570038005e005d00 -4c00910086008e008a004200690066007400a3004200c200a900a4003f004800b2008300 -810035003e00bc00b0002b008c005a00a10061001b0100000c004a0020005d000c00b700 -00008c0043000f00240053003d005a008b00440083008200290053003d005a008b009000 -91011f001900a5009f00a201e000c5006f016d007100e000a30074006e00bf0079006400 -660098008c00a900e10068007a01c20059006f00c200e000e1007c00a3007a0074006c00 -da006c007000790059006601750063006400a3006c0066006400520064007e0066005200 -66006c0074007a00da00c5006d007a007900590074006d007a006d0074007a008d00da00 -7100c500c8007000e1007e00a300e1007e007100e2006c006401e2006d00740063006c00 -da0074007a00c500ea00520066015900e60070007d007e00e0017e00e0007900c400c600 -660079006c00a3007a006f0071006f00da007c00da007c007a0045005d00330039008800 -99002d00a1003d009100000186001e00820095009a0082008800a700a9003400a800aa00 -3800860000000c0000090c021c00760059006f016d0068006f016c006d006f006d006f00 -74006f006c016f0168007400dc00bf00a4009b00ca000e0000030c004a00240035003000 -5d001a005d002e004a0124005d001a005d0019005d000c010005240049000c00000b1a00 -0f0286009600bc008d004b008b003c00b500ca00a200c200f0008d00c400da008c000e00 -bb003600a800a4002d00a100a8003600bb002b008b00a8008b004000a8008e0038003900 -19003300af002b00a400a80089005700760065008a000f0086001b005b00910034005d01 -880057008c004a00a5002d00b70025005d0056002c00960097002d0099003900cd003800 -8f009b0098000b0000013200a10088005700a80089004300a80060004300ae00b4001900 -5d00390081005d0057004300390060003d00a1003700c20079007a007400bf01c4007000 -da00c200c40066005c00c30083015600390041008c005e00a10032008c005d000d000c00 -000019004a0023005d001900b7000c00a400650051005900a2008e00a90066006e00a000 -a2005900a200bc00a400a300ae00a7008c001e000c009f009100850032008b00bb002d00 -2400200025008700340035003d00bb005e001a001d0001018400a1005e005f006000ae00 -0c0024008400a4006a00a00028005700350024004a0124005b0019000f002b0057002c00 -0e003900a1000f000e011b00a600190000000f00230035005d008c00bb00280060002e00 -1a004a0020005b0020004b00620043004b0038009600b5008e00aa00a500b900ae00a800 -a400b1000f0000000f00ae0033004a00390032004c0053006a00440089000e010c002000 -b2005300a400a500b501a500a900a7003c00860019005b00300049004a00330082019100 -5300a9008d0133005d00230082009201840083009b00970000000d0086002b0088008600 -97008a008e00a800ae00b900a500a800a100910000050b0000070c005d00200033002e00 -32002e0024002e0124002f002e00450033003200240129002f003200330086003d008e00 -3d00ca000e0000030c004a002400350030005d001a005d002e004a0124005d0019005d00 -19005d000c0100040c00240049000c00000a19005e0051005301c600bd01e000c2008d00 -4b008e003800a0003800cd003800a4003d00b5000000b5009f00a600ae00b900f800a600 -a100be004c00a400a600b500b700a600a400b000390000003200af00a100a400a500a400 -da00dd00da00e9006600dc005a00750073002f005d0182018c005e00a700a1008c002400 -5d0025008f009201840083008c00080038008e003800990000000d000c003300a1009900 -a5019b00ca00a500a6009900b000af001a005b0049008100350056003800820085008900 -8e018b0040005b00240082009200900083009100b70086000f004000dc0073004b005700 -28002d003100600033005600ad005d000d000c0000000c004a0020005d001900b7000000 -8d003e0042003f0042004001590142007400470042003e00420068005a0055008c002a00 -2000a7008c00870029002800a400a00087004a002d00850080008700bd01730029001c00 -1e001c003c00400044005f0046008a00290057001c00bb002800a30037003b004a002900 -1c004a00560060001e014400420038001c00400037001c022900a80020001c0224006000 -a000c300bd005a001c00290054003100610039008e00570036003b004001c0005a006000 -94008301a8005700b2001c02af0045002a008900b00141005a00bb008e001c022900e800 -48005c00a5008301ac006000a70040008a001c00610045004b0029012d008f0080002a00 -5100360028001c00610020001f0126009e002d00820098001c018a0039008d01bb005e00 -5100a8008f008300940062006900a1001c0f5f0029004600330031002f00310546013300 -310446008c005100a4008900be001c0420004b0031004b00310061002400610031004b01 -310061002900610024005f0029001c031e001b001c0031004b001c0b200073004d004200 -3f00c400700071017400a20055008d004400a2004b00d1004c00a3008900bc001c00a100 -6a00a80083008f008300a8006a00a4004f006000ad008301ac006000a00040001c003b00 -af006a006000ac0040005a00d9006f00e3005000c4004d007500550031005f0033008f01 -34003b004b0037001c01610020001f012d009e002400570008005300a3005300bc001c00 -20001c003b00a70057006200ac008201ac00a8005100a400b200290061004a0084002900 -46002c008f012d00400039001c003d0060001c001e001f00340060001e0083008a001c00 -4800e3005000420041008d00c300b0004b00280032009f0061001c0357002f0061001c00 -b5000000b1008a009100980191009800af018a0066005200420051005a006a005a005200 -c300a3004200e100e00073005c00590071006600b000a1008a00a1008a008d00c200c400 -7a006c00420044013f005000520077004f006b0079007300420065004f006d007401a700 -740066008c00a000a1008c008a00a20074017c00520042013f004200510077004f006c00 -6e003f004f007300a300c200c40074003f0079006f004f00aa008b008e00530065006900 -c2005a00f00066005e00f80053008a00aa005a00dc00500042006c00ec005a0052008b00 -9900f800ae00a4004400ea004f0042003f005200ec0066005900b2008a004c00b2006a00 -5a00c200c400a200730069006a00a900510053013e006a005a00510042005200a9004200 -530052005a00510053005200e2004201dc00c200a900a301c3005a00a90091005300ae00 -6a005900e20066003f0042023f004f0042003f0042023f004f004201760050006f005c00 -680164005c0068015c0064006700680055005a0059025c006d00e600da00a3006500c800 -6b004f003a004f0042004e007a0059005c00550076004f00760055006901550076004f00 -ab003f0079006c00420337004f0042007c0068004f0042003f0042023f0042013f004201 -4f00720050004f003f00e600d9006f0042005a007300740052016a00a900f400d900a300 -6500c8006400ea006600aa00980039009800a9005a00ec0074006900af008c008a00af00 -5100a200e0003f006900ec0066005a00af005a008a00aa005a00a9006600ea0066007400 -4f005a00d90042005300520053006a0152003e0052007400510042005a01510052007400 -f100a900c2006600e20042014f005500e6006a01af005301b30066007400ec0166007400 -51005a00a9005a0042005301510152013e00a900510142005a013e005200e6004f01ec00 -660042005200a300b000f800b000a1009100ea007a004f00370042004f00690048007500 -4200c0000c00d100f701cf00d200cf010700d200f700c700f702c700ee00c701f0005a00 -2800d900c20054005b005400480037008201830087008100400051005a00540064003700 -880128005a00290060002f0036006f005c002f004b013b002f00450057006d0048002d00 -850087008500340057004b00a3007c0028001e0028001c01290061002a00420063001c01 -31004000570051003b0028006f005f002f0034008000810086002800570051004000f400 -c700d100d200f700cf00ef00c700ef003e002a005100f400d100c700cd00cf010700d200 -c000f100270028001c002900ec00ee00c700f200cd00f700f200d100c700c400dc00ee01 -c700d100f200d102f700cd02f700cd00f200f700cd01d100cd00d101e90028001b00e200 -e900ee00c700f001c700ef00f701d200ee00c700ec0037001c0028001e0028001c032800 -1c0028001c022900610029007300680067006800730068005f00730068015c0055003a00 -3b0031003b00460031005400ed00e900c701f0003e0027001c0028001c003f00e1003100 -4b00450061001c0061003b004b0054003b0061002000600028006f00520028011c002800 -1c0028001c007d00550020001c0128001c0028001c0329001b002900570029001c002800 -ea00ef00ee00c000c700d100ef00c700f700c700ef00f400ee00c701f1004200f100c700 -ef00cf00f700d200ef00c700f400ee00c7000700f700cd000700f700d100e60028004600 -ed00c700d1000700cd00f700f200f700ee005a00ec00c700ef00c700cd00f200d100ee00 -f701d100ef00cd00f700d100f200d100cd00ee00d100cd01ee00f500ef00c701f1003700 -1c0028004600e600d1010700f701d200d100e900ec00ed00e700ef00c700d100f200d101 -f700cd05f200d100cd01d100cd01c700ed002a003b00ed00c700c000c700f700cd00cf00 -0700d200cd00ed007a0029001c00250020006000310061001c00b5000b008c0040003b00 -39023c0051004c0037003e0039003e00400039005a004b003e00c3008d003b00da00db00 -7302660053008a00b501b20086008d01bd0069006c005000bd018d00a300520053003e00 -440074006900460060005a008e003e006a005c006f00db005a0048004b02730066008d00 -71003e0036003e0039013e0076003e005200700037003b006a008d00bd01650037007900 -69004b00870039003e0099008e00aa00a200b100f10042005700b3002d009000a7003e00 -b00053003e006600ec005a003e00390040004c005e0053003d00e200370039013b00ec00 -66004000ad008301ad0040004b00e200dc005a006a004b003b006a004b00400139004c00 -390083013900a7003c008600390086013c006a00dc003e003700e200740059003e00a300 -c4003b00a70083003c0094005e003e00ea004f0037003e002d003e0037033e0037003e00 -3700390037003e0073003b005c0248006a005c0055005c00690155005c0051004b004800 -510148006a00ed00c20051004100b00052003e003700390037005000e100480060005400 -7300370073004b0060014b0073003b0073003700790066003b003e0037003e0037003e00 -37007d0069003b003e0037003e0036003e003701390037003e0037003e006a003e003700 -3b00ea007400510037003e0048006a003e0039004200a700f4005c0059003d00c6005200 -ec0048006a00860039008600a7004200ea0052003e00ad0086003c00ad004b004c00e600 -37005500ed0048004c00980039008300af003900a1006600e600420073003e008600af00 -87004c0039003c0087008c003c0082004000a7008600830087003c0083013900ef00a000 -51003d00ea00420037003e005100e60040004b00a1003c01ac005a006600e600ed004f00 -73003e0040006a004b004c003c014000860039003c008300a7003c0083013c0040003c00 -6a00ed0042004800ec0042003e0286004000a0004001ea007a003e0036003e0037006a00 -460073003b00b5000c008a0042006f005100400268015101420040005100400069015100 -a20052005100da00a20074005101c2007a00d9007300510073004c006500c50179005200 -6900c5007c00c500bd007100700071014f0074005101c20066006b00740068005900c200 -69007400c2004200510075005900510052006600520051037a0051004f0051014f007400 -7c00c5016b0042004f00730069007401da0070005100690059006600e70074007300a700 -48008600a8005900dc00370036003b00c30051003b006500bf00c30053006a00bc013701 -3b01e3005c01a7008601ad00550073008c00a1003700690040003c0069003c0039008300 -3c00420053003e0039003700690039002d0134005e003c00a000a40039003700a1006600 -a3018e00a2005c00730083003c00ac0069005c00c3003700390037023900370139003700 -3600370039003601370073003b005500480042004600480142004802550048013e004200 -480042015500a200a300c200bd00c1003702390036003700690046005700480073003b00 -730048006001480073003b007300370068003b0039003700360037003901370048005c00 -3703360037013601370369003b003701a1005900a2008d01a20069006e00440074006a00 -ee006a00c4008d00bc003600a40069007600860039008300a8007300a4005901a7003c00 -8600a7005a00a0005a0037004800db00680060009f0039008500a7005c00dc003b008d00 -370073005a004b02390083003c004b005e003e00390037006a003900830186009f003901 -0800a200c2006500bc0037002f003b004800aa0051007300ad0039019f0076005900db00 -e2005100750051017400510053015a0059005a0051015200740051004001530076005100 -7200a40037004200de003900410044008d00bf00c400550039003c00a100690037003900 -3600370069003b0069003900b5000c00910038006d00640066008e00a3006c0163005000 -59006600a401a300a100a300e20070005800e100e20074006c007000bf006c0064006800 -660074008d0074007c00e0007a005900a900e0007d007c00a300c200e0007d00da005901 -5200da00c200e00071007a0072006400c200da00e000c40050004e007a00640050004e00 -a300da0006004e00500063007b0058004e00500059006400d900da007d0079007a006400 -500074006d00a90064007900da00c2007a006300bd00c800e000da007a01a100a800a400 -c0000c0000000f00ae00330143004000530089006000430089000f000c012000b6005700 -a700a5009b00b700a500a700af003c0086000c004a00900083005d00490083008f009100 -39008b00400129005d00230080008f01840081009b0098000f000e0086002b0089004000 -97008c00a100a8009800b700ac00a700a1008c000c000f000c0019000c0000040e000000 -0e0000000e000c005d001a004a0024012e0024002e01320024002e00450033002e003200 -2e0024002e0133008a002b008e003600bb000f030c001a004a002400350030005b001a00 -61002e004a0124005b0020005d001a00570019000e0000000e0200000c0025004a000f00 -00080f0000000f004b001b0000000b0086002b0089009900f8008b0031008e003800a000 -2b00f7002b008e002b00b5000e00b500a700a60098009d009800a600a700c0008c00a100 -a500f800b700a500a100b0003c0019003200af009f00a700a500f800b300a500a200c700 -1a0086000c005d004900340032004a002c008f00830040005e005300390020005d002300 -80008f00920084008f003c00f5002b008c003600bc000e000c000d003300a100b000a800 -a5009b009a00ac00a8008d00e200e300640079006f007400750079007100bd007a006d00 -740072006c006f00790064008d00a400a3007400c2007a008a000f002400b60083018a00 -3d004c004b00570032004a00a10057000c0219004a0021005b001900b7000d008a003800 -1c002f005a004100660044011c012f005a004400660044008f0087008a002d001c00a700 -8a0087004a00bd008e003b0046003e004000a30053004800360088005e00250094009900 -a2006b005900a3028e0080002c009400b6009800bd003e006100540031001c0032008a00 -1c02620031001c014000390020001c012900a80020001c0131004c0060008c00bd003700 -5b0061001c004b0031009e004b005101870073008d008e00b5003d00a90076005a00a400 -a800890091000c0000000f008c00320056001b002d008c003d00600099009a0000000e00 -00001b00b6002b008d00a800b0008c00a800a40039003c00860019005600810083006100 -4a0088003400b0005700a8005700ae0040005d0035008200960099002d009f008a009100 -0d000b0086002b0088009a00980039008900a800c3008a00a800aa003900860000050c00 -00070c005d0020003500320124013201240032013301320224013200330086009600b000 -a300c10037043a00680047005900480073003f00730047005c01470073003f0062001a00 -5d000c0000010c0000000b0000000c0025004a000c000b000009190056001a0000000b00 -86008800bb008e008c008e004c00b0009900a1009a00cd00380091009b0097000e00bb00 -3900a600b00086008e00a8003900bb002b008b00a8008e008c00a600a400410039000c00 -3200af002d00a400a8008e009f00a800890091000f0086000c005d004a00830056005d00 -380039008e005700a7004c00f80033005b004a00380096009700320099008600ce004300 -91009b00970000000e0000003200ae0089005d00a8008e008900a600610088008a012900 -61004c0161005f0044003e0076006600a9005700af004c006100540088008b00a4003600 -a2005300860000002500b600830081005d002d014c00a000570045008c005d000c000d00 -00000c004a0023005d001900b7000b00af008800270033004c0057005e00890088000e01 -24004c015e00b100ac009b009a001e000f00a500910094018a008e0035004a008b008900 -a0005e003e0038015d00170094019f00a7006a00a0008d003800ca00010080009c003400 -9800b00089008300340025000f004c0091000a000c00190062002e000c0139008c000d00 -0c0000001b00a60019000e00190025009400ac0084009f0057001a005d001a004a003400 -90003400240025008100a7008b00a100b5009600a900a8003200a900a800bb0097000001 -0c008a001e004b001c003d00a2008e009f009b0100000e000c001b00b6008800bb007600 -8d003e00a800a400880082008600190056008500830061004a00390060004c002f00a500 -32009a001f00560033003c004000b0004c00a00039008a0000000b0086001e0080009300 -94008800bb00a800b0003200a600aa0088009600000d0c015d00200049002e0024013200 -24012e0032013301320024022e002400350086009b00f800a900ea006b00660050006b01 -63007a006f0074006d007a006c007a006800740168007a00640076001a005d000c000004 -0c0125004a000c00000a190056001a000c00000086009a009b008b0040008e003c009900 -9b00ae00b900cd0026000100950091000e00ca009600a800a9003600a200a8009600ca00 -88008e00a8008b003c00a800a400960038000c003300ae009600b000a80089004c00a800 -bb009a000a00860019005d00320091005e005b0041009f004c003400ae002d009a000c00 -56005b0029008900a40057008e003800d100340001009500910000010c003300a100bb00 -8e00a80089004400a600a100960086011a005d0083015d005b002b0057005d0039009f00 -2d009c0038005601410039008e004c00a000320086000d002500b60083008f004a008900 -bb00a4005300a1003c008a005d000c0000010c004a0023005d000c00b7000000b2004300 -bb00a4008c00560020001c00880189008c015d001c00430060008e0096001e001900a500 -57005e00980037008e005e009f00c401d90074007000650066005c003b00b30094008e00 -59004f0055006800370088008300820096002d00a1007400a3008300390037002a006a00 -c3008b003600370076003f0037015300a9008d00510037003a0076003700360037004200 -ad00a7005a005900370173003a005e009f01400037014000c2006500a000be00bc00c200 -7700db00c2007400bc00c100360037003a00c3008d006a003f005200d90051008700a000 -b0002f00360037003a00e300bb00bd007500c200c4007500bf00be0089008e0037006900 -4800570073005f004700680037006900ac005e002b000a0025003301570086002800a100 -990097000001860081008f00920091009600bb00a500a100b500a700a100ca0097000001 -0c000b00000a0c005d001b003500320024032e03450033002e0024012e00240032003300 -860091008f00940098000c000d000c000f000c0019004a002400350030005b001a005b00 -2e004a012e005b001a005b001a005d000c000b00000525004a000c00000a0c0056001a00 -0001860083009001940090008c009000870094009800cd00900001009400910000009a00 -ca00a500a100b5008c00a500ca0196009700a500a100b500a5009700ca0082000c003300 -ae00ca009700a500ae01a7009600cc000a0086000c00600040008e00b000a0002d005600 -320084008f0094001e000d002000560033004c0086002900b001d1009100010090009800 -0c0000000c003300a1009a009900a500ae009700a50099009a00860119005d0035003400 -5d005b000c00330035008500920091002c001f002500560033004c0088002b00a100b500 -860000002500b6003c002d003c004000bc00a40039008a00b700ae005d000c0000010c00 -4a0023005d000c00b5000000b200880043008e00390045001c0039008b01bb0053008600 -4a002b0089006200860083001e001900a5009f00a900b100a300c2007a01c5007c00c200 -74007d01c501a300a900d900da00e100e000d90079006f0074006c00a300a200ae00da00 -7c0079006c0264006f006c026f0079006d016c0164006f006d0279006f0064006c007400 -db00da00e001c200c4007a006c007400c3007900da00bf007d00da007400c500e300c800 -c400d9007900c4006f00da00a300ea006f006c01e300da0079007e007900dd006d00a200 -c200c80066006c016400e600c400c2007a007900da0079007400e001e2006f007a007900 -74007a0079006d0079006f007a00a900740038002d0087003c0032003300380032009f00 -9b010e000000830092019300950094009000ac0023009d003500900095009100000e0c00 -5d001a00490024003200240232002401320033012e002400320024003201330086009500 -0100950098000c0100010b000c004a002400350030005d001a005d002e004a012e005d00 -1a005d001a005d000c0000050c00250049000c00000a0c0056001a000001860094009201 -9300800081009200900093009500cd009d00010095009100000091009c00ac0023009b00 -2500ac0095009a0092015d003400940056008f009d00820000003300b4009c008f005600 -83019e008f00cf000a008600190056009700bc00a4004300380025008100900092009500 -2c00380057005b002000240041003200b001cd009d000100950091000c0000000c003200 -a10094009500560083014a009400910086010f005b00840085005d011a00230081008500 -800095002c0082004c0056002400250041003800a1009d00860000002400b60083008f00 -3c00ac005e009f008c009400950098005d00190000010c004a0020005d001900b7000000 -b20086018e004c006200a10038008900390086008a008c00a700a1003d008500b5009a00 -1e001900a7003c008100930083008100490062008e008a0080002d0089002b00ca000300 -1800840107004b00ae012400810085000f00840081001f0056002000330049004a003c00 -4a0a3c004a0756009400ac0086003c003900b50057001a004a0092004c008c0082004000 -530015009600f700f800320090003200b3000d009e009000b7000c000e000f00a100a401 -a9002e00850033001b00870098000c022000b600250081005d00310069007300a000db00 -a400c3005a0075006800480061004c004b0062003c006000340091008801a7008e008a00 -8500990036009f004c00910000000c00830192009300940034008100ac000c00b3003200 -900094009100000e0c005d00200035003200240232002401320024003301320024013201 -2e0045008700940001009500980000030b000c004a002500350030005d001a005d002e00 -49004a0024005d001a005d0019005d000c0000050c0025004a000c00000a0c0056001a00 -00018600830092019000920001009200950001005600f700b3000100950091000c009100 -3400ac000d00b3001d009e009400b3001f008f005d003400850056008f00b70039000e00 -3200af00260092004900830081009e009200ba000d0086000c0049008a00a4014c008c00 -9f0098003c009400830038009600a4008c004c0057008b002f00b0003e00cd0095000100 -950098000c0000000c0032009f003400810049004b005a006a00a100c200c30151007600 -6a004b005e0060003c006000400087002d00830038008b00a4008c0057004c008b003600 -a1003900860000002400b600830081003400930012001f001d0092009500b3005d000c00 -00010c004a0020005d000c00b7000000b6008100840081005700620057002c0183009400 -83005700a60057002c008f00940091001e001900a5008300800095008300810049009f00 -3800810001001f0190009200010018009e009000ae0032003c0085004a0026004a001d00 -8100260033005600230026003200240025022e0324002e002400250124012e0324002501 -35009400ac001e001b000f002c005d0019004900920085001f000d00330032000d001600 -b800b70034009000320094001d00ac0090009b000b0000000c00ae008a0038008b003500 -800035003200900098000b000c0000002000b60026008f005d002f005a006a008c00b000 -8d00b000420073004f006500a00088008e00a700b0002b002c008f0088008b00a7004100 -8b009f008c000f0083003900860000000c0083019200930094008101ac000c00b3002600 -90009400910000010b0000090b0000000c005d001a0035002e0024013200240232002400 -450033002e0024003200240233008700940001009500980000040c004a00240035003000 -5d001a005d0024004a0124005d001a005d001a005d000c0100040c0025004a000c00000a -0c0056001a000c000000860083008f009200ac0090019400950001008500f70094000100 -950091000c0091003400ac000d0098001e009e00b300ae0029008f005d002d0090004900 -8f00b300390000003300ad002600920049003c0160009000f7001c008a001b0060002900 -530060014a00a7003c002300ac00850039008d00a90036005a006a0053001c005a003700 -d1009b008f00940098001b000f001b003100a7003c0081004a0054005c005900a1007400 -c4014d00720064005500a30052008d0073008d003d0086013d008d00a90043006000a700 -53001c008a0037008a001b002f00b2004c003c0035009400290024001300010095009800 -5d000c0000010c004a0023005d000c00b7000000b20081001d00260084005d002e002400 -330081009400260035005d001f0018000100900091001f001900a5009800b30090002500 -810035005d001f009000920090008100ac001f008001ac0081005d0033001b0025009e00 -81009e008100010018005d0081003400900032001f0080011700260035040d0080010d00 -330035023c001e001f008000810094009e000c010d00000035008000840092005d003200 -25005d00240000001900af00b900b70090003200b7001a00ac00810091000b000c000f00 -ae00870091001b00250018003500320094009b0000010c001b00b600940092005d002d00 -910049008f0034003c0086000c00330034008900a7008800890060005e000c002d009100 -2d00570062002d0034009e00260018000100940098000e00000086009000920093009401 -9000ac000d00b70026009000260086000c00000d0c005d001a003c002e00320124013201 -24002e00450033002e002400320024013200330091009b0001009500980000030b000c00 -4a002500350032005d001a005d002e004a012e005d001a005d001a005d000c0019000002 -0c000b000c002400490019000c0000070c000000190056001a000c000000860035008000 -9200ac00840081009000b30093009b00f700b70001009500910000009100b900ac001a00 -76006600db00a200e900aa0084005d002d009400490092003400390000003300af00b700 -8f00490057006a00d900a900c3006600ea0066007a00770031005b011a0057000d002500 -5d00aa0074007c007a006f0073007a006f00520066007400f400c300ae00c300e9005900 -66016900ec00c200b0007400d900c2006a00af00d900ea016c0074007101c50071006f00 -7a00c2006500a3007401c200da00a3006f00ab00a2008d009800db00dc0066006900ec00 -74006600a900b60069005a0013000100950098005d000c0000010c00560023005d000c00 -b7000000b20020000c00920084009e0056004a009e00810090001d0026009e0001028f00 -91001f000c00a5009100900092003400810023005d001f0056001d003c004a0062002f00 -8f0081009f002f004b004a003c004a0062003400570084008f0081006000840034008300 -2f002d0081002d0133004b024a012900810129003b004a004b013c0032002d0081019400 -a500290128002a003c0034009e003c0062004a00260056000d0000001b00a800c0008c00 -840033009f002f00a5008500ae0028012a00b20057009e0019000d008f00340025008700 -ae002a00280029003700e8008700900061003c0087005700850057003c0086000c004a00 -8b00bc00a200430124005d001f00810084001d0032005d0023008000ac00800001019100 -ae002a0028008c004c008f009200a1008a008500ac001a009f003b00ac0057008c00280e -290061002f004b003b07460148003b0548008c008a008f009100ae0028042a0057003b00 -4b00460062002f0062003b0057005b003b0061002f0061002f0061002a01280429003b00 -57002a00280a290060002f0028018c00570083009400ad009f00ac009f00ad0092009800 -d1008c008f009800ae002800ae009800ad002f007300510076006900c300570081005d00 -320087006000900087004c0028004b00b200980085005d0060005a0074006a00db003700 -8e00370069005e0033005d0119002500800190009f004c0048007300690048005f003700 -36003b006900ee009f0083008c00b000360137004800aa00a0008c0060005e0051018c00 -a0008e013b006800bd01bf006b0041003b006a0039003c005e003e003b00680042004b00 -5e003c0083009200a1008e0037004600dc005a004b00570098004c010d00010095009800 -5d000d0000010c00560023005d000c00b7000000b2009e0034008f009e01830082002500 -84008700830086009f0086008200920095009d008301af00cf00b700ac00f7008700ac00 -af00b3003c008600a200bf00da00c400c100e200a400a000a901a201a9007400c200da00 -5a008d00d900a900c20074017a00c200a300660463006601bf008d00660350006601a301 -a200b000d90065005a00520066006d00c200db00e200db00a000800196008200ae00df00 -f100d9009e00a500dd007400d900c200ea00a3006600a300e6007a00740086008700ac00 -39001e007300e2006c0050015900ec00e200a9007a00c200db00dd00a900dd0040008600 -19005b005a008e00a90041010c00ac00800095009400920083009f0057008600a5003c00 -82009200aa00e200a3006600ea00da008c009800e301a200a50057007a01d900db00e200 -6300500b520050017a0059006d0064006c0064056c006d0164036c0064006f00ea006c00 -a100c300c8005200500364007a0064006d00680075005000750064006d006f0064007500 -5900750059007a00640050067c007200500c750059005001e200c300a401c300a300a200 -a901ae00dc00f100d900a100de00e900a300eb00db00d9007400db0074007a00d900b500 -9b009400a5009f007a01a900e900e20066007400ed00c400a9007a00c200da007a007400 -e9000f00860019005d00910034005d018600850092019300ac002d008300a50057008a00 -a5008300820087009f0007009d0093009d009b000c000b0000003300a100b301a5009800 -97009e00b3009b0086011a00600053008d00b00040002b000c009e0001009500b3008f00 -83009f008c008700560082008f0092009d009b0083008700b60091009800870095009400 -9b0082009200950098005d00190000010c00560023005d000c00b7000000b200cf009d00 -9b009100af00f700cb008300b300b50083009700ae00ca0083009e009b00cb00ba00cf00 -b600ba00b900ac00ba003900a700b50182009b00b300ce00c3003900cd019800b300ae00 -b500ad00ca019f00b500c3004c00b5003c0091008a0065003f006f00c700ce00cd01d200 -cd008b006500cd01d200cd00d200cd024000a400ce00cd01d1009100ad00bb0086004000 -8e003900d100a100ee00aa00af0095009400cc008300b100b200f500b500b600a8005e00 -c6007600c600f000bf00c900ea00e201da00c000c301be00ae00db00c8004d0029001c00 -3b00e300e200c6007600b000a0007600dc00e2006600a1003f0068004d008d00d9007000 -6a003f00a7003700be01ca00d300de00a200be00aa00c800ce00c300c200f000c901ea00 -e200c000b400e900eb00e2007700de00da007a00e100da00b0001c0c280047004d007200 -4d006d005801640158026400580067015801640158016400e200db00c0008c00ce001c04 -2800540031004b0031006100290061003100540131006100290060002900610029001c06 -31004b0028001c0b600029001c019800b501c000b5019700b5008c00b000db00f400a900 -b100db00f100ea00f000db007600dc008c00c600a800b500d0009c00b900a600b100a000 -7600dc00e200ea00c800de00ec00c400dc007600b000a200a800c700d2000d0086000c00 -5d009000320056004a00ad00a500ca002d00b7009100cf01b4002d00ca009800cb009a00 -b5008a00f5009d0093009500cf0000000c013300aa00e700b200a600f8009b00a600b800 -ba00910086000c005d0040003c00a10057008c000f0049001f00cc009700cb009d00af00 -91009700ae00ca009a00f8009100f300cf00f700ee009b009800f80091009b009a00cf00 -93009d0098005d000c000b0000000c00560023005d000c00b7000000b200d2009b00ca00 -4000a10099008200970040009700cd00b1008a00880160008900ca00d200cd00af00cf00 -b900ac00d2009100b0003d00a0009900f7009400b100a000a100af00c700b200c700aa00 -ce009f00880096004b009800aa00b600c700b000b500a100be007400c200c700d200cf00 -cd00cf00d200b000a300ce00cd00cf01cd00cf00cd01a000a300ce00cf01cd00ac00ad00 -99008e01b0008b00c000b600c700b200b6009800ac00c0005300c000b200f3009d00b200 -76003700b1007600e200eb00e600e401ec00e101e400c500e400c2007d00e000ea007900 -20000f004600e600e000dc007300b0004b007600c600e000c200e2006c0079026f006c00 -6f017a006400c9007d01e4007f00e000c5006f00c5007d007e007c00eb00e401ed00e500 -e200dc00e400e600e4007e00e5007c007e00e100da008e000f020e000f081b0072006f00 -7c00640079016f006c006f016c006f0279026f036c007900e300da00c0003c00cd000e00 -10000f021a004b002400350030005b0020005b00300045004a002f005b001b005b001b00 -5b001a010f030c001a0029004a001a000f0a1a0054001b000f019800cb00ca00b5019900 -3700b1004000c300e000f400de00c300da00eb00e400ed00da007600c6003900c300a800 -b900d000ba00f700a800b00040007600dc00e000ec00d900db00ec00da00c300a8008b00 -5700a800c000d2000f0086001a005b0091002d005400450057007600ca005300b1003900 -cd01b200af00b5003900ca003900b1003900f500b70093009d00cd000f011b003b00e101 -ab0076008b008900a800af00ca00910086000c005d0040008f00350020005d001a002600 -2c00cc008a008900d200af008c00b5003900ca003900b00039000800cd00f700ee009a00 -86009a00830097008200cf0093009c0098005d000c000b0000000c00560023005d000c00 -b7000000dc00be00dc00c800e200c200a400a300bd00c400be00c800db01e2008b007400 -c800d301c800e300f000dc00aa00c800a200db00a300da008d00c600b100e2006800e200 -e300ea00e200a300d900c800db008d00bd00dd00e900df00e200e900e300c9006600c900 -da00e000e900c804a3007100c802c100c803a300bf00c100c802e300df00c4007401c200 -6400e200de00e900df00c300a400dc00ce008d00c100e900f400c600e300dd00e2017a00 -c800f000c901c800ec00e200de00c900ce00c600a300d900e200f0007500510052005a00 -ec00c800e200dd00e201dd00e200c900a400c6006600740069006d0069005300a901aa00 -8d00c100bf00e200c900e100e200e3006600c900c200da00e200f000c801f000c800c600 -c300e200c900c8007a00e201dd00da00e200c80053005201530051075200510074006900 -750059007300690066006902660069026d0169006600690266007300e900bf00e200c600 -d30052005101520051005a00d90069006a00690076005100760069007301590076005100 -7400510074005a0052015103520074007300510952015100740052005101c800bc00c100 -bf00c200bf006600e201db00bc00f400c600c000dc00f000c800f000c600dd00e202dd00 -e200f000c100e200dd00e201dd00e200c800eb00db00e200ec00e201dd00e2017b00e200 -d3006500c60052007400a9006a0076007400dc00df00be008d00e201c800c900df01e200 -c400c800d900e201f400a9009b00af00ea0052026900e200c800e200dd00e200c100dd00 -db00bc008a00860019005d00490081002500190087002d009e008300cc00b000c400ea00 -df00db00e200a200c100a300e200dc00f000c800e700ef00cf009b00cb00b900b500ba00 -cb0093009d0098005d000c0000010c00560023005d000c00b7000000b200ce00b500d100 -dc00c300dc008d00a4005a009900c800c6005300a2008b006a00c000d302de00d300b600 -af00d300c600c3005200a900c000c800b100c3006a00a900c300c600c300a20076008e00 -a200b0008900dc00e700de00e701ab00c3006a00c300aa0065008e00ce01c100c801c400 -7100ce04c100c801a300bf00ce02c0005300aa00a30074007300a9007300dc01e900de00 -b500ca00b000be00c300d100c7000800ce00db007700c000c6007600ce00d400ce01ea00 -e900e700c600ce008900970044006a00c000d30072003f014d00ec00c9017a00e2017a00 -e200d3008d00c3004d0072005800680072004200bd00a300db00c4006600c400e200ea00 -db00e201c200e2007400da00c400f000c800c900f000c900c100c400ea00f000c9007a00 -e200c4007a00da00ce00c6003f0d68004d0072004d005c0058014d005804590058006400 -580359004d006400e200c900bf01d3003f044d0074005800640058007200470072005800 -6801580072004d0072004d0072004d003f066c0068004d003f0b72004d003f01c400bf02 -c200a3004e00bf00e200da00a900f400ce00bf00e200f100ea00f000c9007a00e000c600 -e2007a00c900f000c900c1007a00e2017a00e200d300eb00da00e200ec00c900c5007a00 -e200db007a00c90008005000c4004d0072006a005900720064008d00c200b1005200e201 -c800c900da00de00c401e2007400e200bf00f400c900c600da00ec0042003f015c00c400 -c900e2007a00e200c9007a00da00ce0089008a001c0061004b00310057001c0086009900 -b2004c009600c200e000ea00da00db00e200c200c500c200e000c400f100ea00e200f000 -cd00b700ae00b100af009b0095009300b700ae00610020001c0254002f0061001c00b500 -0000af00cc00ba01b50082008c00b5019700cb00cd00f8009a0098008600600086009b00 -d000cf00af00cf00b700ac00cf00ca00f700c700ad00b800b400b700cd002d004c009800 -f700c00083008c00ad00a5009701af00f700af00c700f700af00cd002d00b100af00f800 -ba00cf01bc004400890053006500cf009d00cf01ca00be003d00a4003e008b00cf03b900 -af0099004c003c009a00b600d100b600b800af009c00cb008800ca00b100cf01d2008200 -b200a8009a00b500a60096009b00cf01cd000700b900ba00cf009d00cb0096009f00cf00 -9b00740059016c00ec00bd00c5007e00e200c800e100e000a400c300e2006f0079007400 -79007a006600c400a300df00e2007400e200bf00e200e100e300bd01e0007000e000c400 -f000c100e200f100bd01c401c800c100e100e200c100e100da008e00e200660050006601 -59005000660150005900660150006600740068007a006c00d90068006d0074006d006c00 -6f016c006d0074016800740169006d007401eb00bd00bf00e200f0006b00660050006601 -59007a006f0168007a006c007a006800740168007a006c007a0050007a00740052005900 -6b006600500066006b00da0074006c006600500066025000660150005900660174006c00 -66005200ea00da00e200c400da00c401e201e000a300f400bd00e2007000f000bf00f000 -bd00e100e000bd00e000e100a300f000bf00c500d900ea00c500dd00c500bd00eb00d900 -e300ed00bd00e2007e00c500e200dd00bf00c1006600e2006c007a00d9007400d900c300 -c900db00c600a300e200c400c800ea00e100e300a300bc00db00a300e200c200f4008d00 -e200c200eb00520066016800e600c100c200dd00bf00bd007e00da00bd00ea016c007a00 -73006c0079006600a300c800e300c400bd00e200c400c900e100da00c1006b00c500c400 -e000c200f100c600c900f100c400c000a200c100c800b501c600a900ea007a0066005000 -6601740064007a006600c70000008a009a00f800cd00b500ca00b10088009700cd00d000 -970091009c009a00b500a700b100d000cf01b200d200b8009400b300b700860091008200 -9c00b301b50097009800f800f700b1009700b500910060008601a500f700af0091009400 -ad00cd009700b1006a003300cf01ca00be00bc00b100b0008d00cf03ca00be00bb00be00 -8d00bc00cf02b9008600ae00990098009700ca00ae00f700b400cd00b4009d009c009b00 -b500af00b901f3009900b600a500cc00b900a800b500cd00cf00cb00cf00d100b900cf01 -b800cf00820060009b00ca002a0037013b00e900c800dc00ab00be00ce007600de00c800 -53008e0037006800480055007200370039009700a7008e004200a3004400c100ab00c300 -b500ca00b100c600b000c0000800ce01d300c800c601c801c1007700c600d000aa00d900 -c800b00036042a0036052a002f005c003b0068003b0055004600420048003f0148003f00 -3b00460055013f00480046003f0046004801c600c300c400c300ce003600370036023700 -5c003f005100480069003100690046005a00600046006900370062003700690037003602 -2a003602460057003700360a2f0069003b013700a400c402da00a3003e00c301db00c300 -f400c300c600c000d400ce000800c2007700c600d000c6007700c300f000c300dc007600 -be00ce007600dc00c600f000db00e200ec00c4017a00ce00c8007a00e200eb003e008d00 -3b007200590055006800a300bc006500a3004200c200c401e200da01c8009900a400a900 -c300c400f500c402c9003b0137004f00c200ea007a01c900ce007a01c900a400a2003700 -6800550048006800370038009600a7005a008b0066008b00ce00de00a900ca01b500c600 -b100c0000800ce00c800f000db00c600c300ce00c300c600be00c300db00c20068003700 -3600370160003b0068003700c0000c00c801e200c800a400be00c600a400c800c901c300 -b100b500b700c600db00dc00d300cf00cd00df00e900b60093019500970191009a00b400 -b900af008600cd00b500f700c00097009f0097009f008600910083009100af0091009d00 -b400c7008600cd00c3008c00cf05f8006500cf078a00bc00cf00cb00cf00ae008600cc00 -b500ca00960099004c00f700b400cd00ad0083009c00ca01b000b500cd00f300b6019e00 -9c00b700a500c700ee00cf00cb00cf00d100f700cf008300ae00b70083009e0083009600 -0c000f000c002300e800c700b800a5009a00ca00a500b6013c0086001a005b0030004900 -5b001e009b00cc009f0099009100ae009900b500af00830093009c009500b3009d01d500 -cf01d20086009700b700cc00cd00c700a6009100cb00ac00b200b1008c000c0100000c01 -00040c0219004a0020005d001b0045002e0024062e004500330024032e014500b7002d00 -b5003800ca0000000f0000010e0019004a002400350030005d001a005d002e004a012400 -5d001a005d001a005d000c000e0000000c0100010c0024004a000c000f0000070e000000 -1900560031006a006600e900a300e200e000c20099003c00b5003800ae002d00f5002d00 -b5009c00d500cf00d400af00a6009400cb00b700a600b2000700b500b600a5009a00ca00 -a500b600c700ef00de00ea00ed00e100e200d900be00c600dd00e200eb00a300ea005a00 -7a00c20069007400c200c900c100bd006f00d902e200df00e300c4008c00c000de00e700 -db00f400c400e200bf00f000a3005a0066007400e300e200e100dd00bc00c100dd01e201 -af0019005d00350032005d000d009b00cb009f019700ae01b500af00910092009c009500 -ad009d01d500cf00c700e900e200c000b900cc002c00b1003800b000c300e90076001a00 -0e000c000f004a0020005d000c00b50000008e008d00c900c800c600c801c400e200c800 -c901c802e201c800d100d300cd00d900ea005e009b019a00ca03af00f800b5003900be00 -c000c700c00096009f00c000b200a100990095009d00b200cd00cf00c700c0008600c000 -a2004000ce01cd02d200ae008b00cd00ca00cd02cf00cd018a008e00ce00cd00d100b600 -cd00d000ca019600b5008600c800c600c000af008600ca01b000ab00bf00c100f2009f00 -e7008c004000ad00b200c000c700cd00cf00cd00ef00b600cd008600b5009b0083008c00 -ca00b50028002b0028003300e800a100c700af002d00ae00ad00b100ae008a008c002a00 -600033004c009f002d00b9009a00400099004000390086009100b200b900cf01cd00b600 -cd00b9000800cd010800b000b100f700d000c000b100b20098008300ad00b600a1012800 -29002b0029002808290057003b0061002f0057003b0857004b003b0345003b004b00b100 -a100b100b500d00028022b002800290057003b004b00450062002f006100450057014500 -62002f0061002f0061002a002801290128012a003b005700290128092f0060003b007300 -5100c300e202c800b0004b00c000ca00b000a100f500a100c000cb00d700c000f2009f00 -a80098008300b300b200a700ef00ae00b100af0083008a00ad00c700a100f000c600e200 -ec006f00e200de005300a400ab00c200e2005200c2005100740051016f00c200e2008d00 -b0006a00a0008c005300c000db00b000c000b100a400db00c600a200f400db00c400c900 -f00051003e0051006600da00a900d900db005300a900aa00d900c200db00dc002f006200 -4a003c009f002d00f80086005e0057008600380086009900b200b500cf00cd01b200cd00 -cf000800cd00e700e900c600ee00cf00ca01b100c001c800c60042002800290260003100 -62002900b8000000f200f001f401f102f000f400f000f401f000f400e900f000f401c801 -e300eb008d00bd008e018b00bc01b00066008d008e00a400bd00a900e6007400b500b100 -bc00c600db006600c0008c00e400d301c8008e00dc00db00e700c000ea01c800ce00b100 -c300db01c800d300e400c800ce00be008e00c600d900e700d300e200ea00dc00bf00a300 -6600c800ce00c800d300e400d900e7006a00c800c100bc00690075007000a300f400b000 -f100f000f200d200ef00c800e900c800d300ea00f101f400f000f201ef00f001f1003e00 -370036004200ec00c400ea00e900f000f200ee00f000c301e200c300dc00a400b000e800 -c000c700f000ef00e901f001f200e9000800f402e900f2000800f100c800d300f100ec00 -f100f000f100e900c700e900f001d100ef00c300ec00500037043b00370436003b005a00 -460073004200680046004f0055004f0048005100550046004800550069005c006d006800 -5c006d0068006d00ed00ec00f100f40153003b0037003b00370042007a0048005a004800 -73003b00730048005c005a00480073003b00730037007900640037023b0036003b017d00 -5c003b01370a6900420068003700ea00ec00f102f000ec00f100f000f100ec00f400e900 -f100f000f400ea00f100b000e900f0010700e900c300f100c300e901f000f200e800f000 -c300e600d300c600ed00a900f101f000ef01ee00c8006600eb00c300e300a400c300de00 -e900ec00a400ef00e900ef00f202ef00f203e900f200b000f500ec00f100f400f1004200 -37003b004f00e600e701f100f000f200ee00e900c400ec00ed00a900e300a400b000e800 -c001f000f100e901f002e900f402f2000900f200f000ed00c900c800ec00f101f401f000 -f100e900f101ed00520037036a00460068003b00b5000000d100c000c700c000b500c001 -b100c000f2000800f200c700d100b100c600ee00f200f400ea00d300e300eb00b100a400 -400141008e0040005e003c002d00400053008d00a000ea00c3008a00b9009900a400d900 -5a00b1004f00ea00ce01cd005300dc00ab00ee00d100c901ce019900a100d900db00d100 -d300e400d300cd00d1008900c300ab00e700ce00c800e600dc00bf0043005300c800ce00 -be00ce00e600db00f8008600d100c600be007300aa0053008e00f400ae00ef01c700d100 -ef00c700c801d300ea00f100e700c000b502f800b100c000f0003600370036003700ec00 -c300c800e800c700ef00c700ef00b000e200dc00b000c3008e008c00c600ee01c700d100 -e700f800b502e700c000b7009800b500b600d100c700f000ce01f100e900c000b500f000 -e900b100e800ee00c700b800ef00b000ea00420037003b00280037043b002a0037013b00 -5a004b007300310055004800510046004800510048025100540075007200750068017900 -72006800ed00c600b100c0000800510037022a005000e10046005a00510073002f007300 -48005c01480073002f0073003700790066003b012a0037013b002a00e00069002f003701 -3900280039003700360137003b002800370060003b0069003b00ea00c600e700c001b100 -c600c000b500c000e700f400a100c700c000f000c900f100ae00e800d300ee00ef00e800 -b000f000a400d300e900ee00d100e700ee008e00e600d300c800ed00a400ee00ef00c000 -c701d100e7006600eb008c00c600a100ae00b600b100c700f200ef00e700c600c000c800 -ee00ef00c700c000c700c000e700f2000800f500c600c000b500f0004f002a003b005100 -ec00b100e700e900c000f200c700e900a400ec00ed00a400dc00a100b000c300ee00e900 -c700d100c000990097009b00f700e700cd00f800b500f800b100d100c000ed00d300c800 -ec00c800c001b500be00c700b101c700f100420037022a006a0046006a003700b5000000 -cd00d100cd00ce00c700cd00d100c600e700ce05e700c700d100d302de00ee004c00cd00 -cf00cd00ce02c300cd00f700c800b100be00c300c801dc00ce00d300ce00a300b000d300 -de00c800ce03c8006600c800ce06c300a300ce01c800ce03ee00a200bd00ce01c800dc00 -c800ce00be00ce00bb00be00bb00c800dc009400b800b000c300c0006900de00d1000700 -f2005300e800a1005300af00ab00a400c600d300ce00d300e900c700ce009900c0019900 -a100ce00be00360037013f00e900a000c600b2004000a900a800dc005a008d00a4003700 -69003e0037006a00c000c8008e00b5008c00b5009701cd00b200cd03af00c7008a00ee00 -ce010800c600c000be00d000c000a400de00f8008600af00e8005a00a400370436003703 -360037026000460073003a00550046004800460148014601480155004702420048004600 -5c00c600a900c600be00ce003700360137013a0068004600550048007300310069004800 -5c0146007300370073003a0068003b0037033600370155005c00370a2a00370069003a00 -69003700b000c300c000ce01c0006a00be00ce00c300aa00f400a900c000ce00d400ce00 -f0005a00ab00b5005300af00ab006a00e9006600c600b2008c01aa00e700a000f000ce00 -e700ec005a00e700c6008600a100aa00b200b1003b00a300370069003f00460060003700 -8e008b006a008e00530040005300b500c300d300ce01c800c300d300ce00f500a900c000 -ce0137024800c300a400a900c6008a00a700a800a900a200de00e30042006d0042017300 -c200ea006600c600a200c000bc00bb00be00db00c800c700c801de00c8005000f100d300 -c800e900d100ce00cd00ce01c600c300c600ce00c0003701360037015c00460073003700 -f70000009101ba009d0081009c009500b800f800cf019b009d00cb009300b301ba00d000 -ca00cf00b600cf00b90095009c019a019b00ad009d00b40186009a00b400cf00cd00b400 -cf00ba00cf0044008600cf00af00cf029d00cf00ce003900b900ca00cf01ba00cf019d00 -91005300ca00cf039d00cf0140008e00cf009d00cf00b4009b00cc00ca0188008c002d00 -cd00ad009300b40083009800c000b200a800b700cf00f300b100b20085009a00b800a600 -c700ee00ba00cf01c700f700cf008200ae00b50082005e008800960000000c012000e800 -b601ac008f00b900a500b601390086000f005d00830081005d009b00cb00cf00cd002c00 -ae003c01f700af00d200f7008f00ba00b800cf00ba00f300cf02860097009b00cc00cd00 -c700a80094009a00ad00af00b6008c000c0100000b0000080c004a0020005d001b004500 -24023200240445003300240132012e013300b5003200b5003800ca000e0000020f001900 -4a002400350032005d001a005d002e004a0124005d001a005d001a005d000c0000050c00 -24004a000c0000080e0000000f00560020005b000f0091002d009700ca009b0097003200 -99008200ae002d00f5003200b5009c00d800cf01b200a60092009a00b800a600af000700 -b100b600ac0092009b00a500b601f300cf00f700ef00af00b600ac009200b700a600b600 -ee001a00860019005b004900300056000c00ca009b009e0097008c00860098009b00af00 -83009c019d00b400ba00b900d8002d00b5009c00cc0000010c003200a100c700a800ac00 -92009b00a500a600c000e800e3006c007900690074007900c400c901c400590074007900 -6f00e200e100ea00c4008d00c600df00e900dd00f300cf00f700ee00cf009d00ba00cc00 -2c00b5003c0097009d00970000010b000c000f004a0020005d000c00b5000000cf009b00 -9d00ba009b009c009b0083009a00b900cb0091008f0093019b00ac009b00cc00d000cf00 -b600d2009d0093009d00b30083018200b4009500ac009800ae019f00cf01b400cf028d00 -b500cf00af00cf00cb00ca019b00c0005e00b900cf04ca00f700ae00a400cf03ca019b00 -cd00a100b000cf02f8003400ae01a10098009900ae00b8019300b4009d009c00ca009b00 -af00f700b900f3009700b600a700cc00b500a800b500cd00cf020700b900cf01b800cd00 -82009e009a009b0000022000e800b501a600ca00cb00a500c000ae008300860019005600 -81015d009b00cc008200b5002d00ae009100b500b800af00f700b4008f00950090009500 -9800d500cf01d5009b02ca00cd009b00a600b500cc00a700b200ae009100000c0c004a00 -25005d001b0035002400320024013200240232003301240132002400320024003300f800 -8700b700b000ce0028002a032f005c003b004b00460062001a005d002e004a0125005d00 -1a005d0019005d000c000006250049000c00000a0c0056001b005d000c00980091009900 -9b00910099008300b5009700af008a00f5008500b9009a00cc00cb00d5008c00a600b500 -cc00b500a600ae00d0009700b100a800ca00cb00a600b500ae00d500cf00f700ef009800 -c000a500cc00ca00a600b100f7000d00860019005d004a00300056000c002c009b00ac00 -910056008c008a00f700af0087009c01950091009b009800d8008600b7009a00ca000002 -3200a100b500a500a600cc01a600a500ca0098008c002a0068004c015c009900ca008900 -73003e00d9006a00a900c600de00aa00c8008a0091008700ae009f00f300cb00cd00ee00 -b900ba009800cb009a00b7009a00b5009800910000000b0000010c004a0020005d000c00 -b70000009a019d00ba00c00041008c0099018600ca00cd00b50096009800860057008a00 -9b00cf01b200cf009d0093009b003c009a0093009a00ae00cf00ad009a0040008a005700 -cf00cd00b600cd00b500cd0053009100cd00af00d200cd00be00bd00360074003700b500 -cf02cd00c1006500530051005300cd00cf02be00bd003d00a3003b008e00cf02cd00f800 -af00990086004000ca00c000d100b8009500b4009c00cb0097008600af00cd00ba00d000 -3800c300a8009d00f700a50096009b00cf020700b9009d00cf009c00cb0082005e00cb00 -9d0000000c0000002000ef0083009700a600cd009b00a600b50082008300860019005600 -900083005d009b00cc008600b7002d00ae002d00cb00cf00af00f70097009600b5002d00 -ae008200cf02d50091009a0083009a019600a600c0009c00a600af0082008600000c0c00 -4a0025005d001a003500320124003200240332003301320024022e0024003500f8008200 -9c00c300f000520050006301500064007a006c006f006d007a001a005d002e004a012500 -5d001a005d001a005d000c00000624004a000c00000a0c0056001b005d000c0091008300 -97013c00b7009800b9009d00ad002d00f5002c009d002c00cc00cb00cc003800a600c000 -9c00b800a6003900cc0082009700a600b9009b00a60099008200d000cf00f700ef008200 -b500a6009d00b700a60097010a0086000c005d00450030005d000c0091009b00b300f800 -9e009a009600d000af00b6009100960099002d00b5002d00d60082009c002c00ca000f02 -3300a10096005700a800ca01a8005e008800910086000f005d008300900056009700cb00 -8a009e003900ae002c00cc00cf00af01ca003800f8002d00b1002d00d500cf00cd00ee00 -9d00950080009c009d02b30034008a000c000b0000010c004a0021005d001900b7000000 -9100ca00a900e700e200db00e2008d00c4006600bc00c600e2006b00c2008d007400e200 -d300c800ea00e300c800c6009b00c000c200cd008600b000a200c600de00c600bf01d900 -ea01de00c9006e00c2007400c300ea00de00ee00c800c900bf00c500e4007100c802d300 -c800c900c500bf007d007100c803c900bf00c500e4007400c500c802c6006600d900bd01 -a400c100c200dc00c300ae00db009900c000c300bd00db00c800e7000800be00e2007a00 -c300b600a600cb00cc00cb01cf00d100b800b900ba008000930082009e009d0100000b00 -0c002000ee00cb00ca00a500f700b900a600b500cb00820086000d00560084015d008600 -8f00b3009c008300b1009d00cb00cf00b400f7019900b5008600ae00b900d500cf02cb01 -9b00cf00cc00cb00a500c000b900a600af00cb009a0000000c00000a0c004a0025005d00 -2000350032002400320024003200240132002400350033002e00240032012e0024003300 -9b00cb00ca009b00d00010000f031b004b0024003c0031005d001a005d002e0049004a00 -2e005d001a005d001a005d000c00000625004a000c00000a0c00560020005d000c009100 -8600970099008700f8003500f7009d00ae008300d600cb009d009b00d500cb00cc00cb00 -a500b800b900b800a500cb00cc00cb00ca00a600f700b900a600cd00cb00d000cf00f700 -0700cb00b500a600ba00b800a600ca00cc001200870019005d0049003200560019008600 -9800ad0091004a009a00cb00cf00af00b600b700f8009b008600b501d800cb009d009b00 -d000480042004f006800dc00ce00bf00dd00e200c100dd00db00ce00b000a1000c005d00 -84015d003c008200b30090008600b5009b00cc00cb00af00b600cd009800b5008600b500 -9b00d500cf00cd00ef00ba0095009400b900b300950093019d00980000030c004a002300 -5d000c00b70000009800ca00c801e200c200a3008d00c400c200bd00c800db00da00c600 -65007400c800f001c800de00f000b0009b00d300df00c9005200c2008d00c300d900c600 -7400bf00db00ea00c800de00c800c900e4007000c400ea00d900c804e4006e00c600c901 -ce00c803c2007100c804c900c100c8006c007100c900c801e900de00db00bf00a301bf00 -a300e900de00b100de00c600c300de00d3006500c100e900f400c800e2007b00da00c600 -a6009d00d000cf01ba000700b700b900cc00cb00950082005e00cb009d0000022000ee00 -cb00b900a600b901a600b5009d00820086001a00560083015d009100b700ad00cb002600 -b1009d00cb00cf00b400f7019800cd008300ae009d00d500cf00cb00d500cb009d009500 -9d00cc00cb00a800c000ba00a600af009d009a0000000c00000a0c004a0024005d001b00 -4a002405320024014500330024003200240333009b009c00b9009d00cc0000040c004a00 -2400350030005d001a005d002e0049004a002e005d001a005d001a005d000c0000062500 -4a000c00000a0c00560020005d000c00910096009a009700860099003200b500cb00f800 -8200f5009d0095009d00d500cb00d5009d00a800b500b900c000a6009d00cc00cb00b900 -a600f700b800a600b500cd00d000cd00c700ef009b00c000a800cd00b600a800b500d200 -0f008a001a005b0045002f0024001b0057003c008c0039007300ca01d200b201c0008a00 -ca004000b100c000f5009b009500b700ee0072004f0050006c00e200c100e0007e00c500 -c9007e00e100e201db001b005b003c0086005b005600f800ad00f8003900b100b900ca00 -cf00b200a700c700a100b5004000b100b900f300cd01ee00cd00b700ca00cd00b100b500 -cf0095009d0098000f031a004b0024005b000f00b50000009100ca00cf00ca003900ae00 -f8008200960039009a009b00b50087009100830057008a009b00cf01b600cf00ba009300 -cf00b600d0003800a1008200b700af00b300ae0099009f00cf01b400cf028d009900cf00 -af00cf04ce005a00cd00cf06b1008d00cf078d00bc00cf00cb00cf00f7009400ad009900 -8e01b1008a00b800b4009300af00b600b900ad00ca009600ca00b200f300b900b600a800 -3200c000a600cb00d000cf02d100b800b9009c008200b70082005700860096000e010000 -2300ee00ba00cd00a600f8003c00a600f700ba008200860019005d00900083005d008600 -9100a700ca008300b1002d00ca00cf00af00b800b9002500ca002d00ae003900cf02d000 -ba009d009500ba00cc00ca00a600c0002d00a600af00ba009a0000000c000b000c000008 -0c004a0024005d001b0035002e003201240032012401320033012e0024022e0032003300 -9b009d00b5002d00ca000b0000020b000c004a002400350032005b001a005d002e004900 -4a002e005d001a005d001a005d00190000000c0000030c0024004a000c00000a19005600 -20005d000c009100cb00ca00cd00b70097002d0099008200b100cb00f500ba0093009d00 -d500cf00d500b900a800c0002d00b500a600b700d0009d00cd00a60099003c00a800c600 -e200f000c800e900ec00e201dd00c400c200dd00e200f0008d00ea006600d9007300a201 -6600d9006a00a0006600dd00c600bd00c800df00a300c800a300be00a300e200a300f400 -e700b500e700ec0076003b006a006f00e300ea00e200dd00bf00bd00dd00e201e900ec00 -66007400a901d9007400a900dd00c100a400c400a300c100c800df00de00e2006600bc00 -8d00e200a900f000c801ec00bf00a300bc00bd00bf00a400d300b500c000e9005a047600 -69007a005300c7000c00b200d000cf00ca00f800af00cd00cc009a009b00f70086009700 -ae00b900880087009b00d000cf01b600d200b9009500cf00b400cf008200a1008800b500 -af009b00cd0096008a00cd00d100b200d200cf00cd0044008900d200af00cd00cf01cd00 -ce013900cd01cf00cd01cf01cd008b008900cd00cf03cd01cf0040008e00ce00cd00cf00 -cd009000ad009700860041008c002a00d100af009500af00b60095009400ca009600c000 -b200f500b500b600a8009800c000a6009d00d500cf01d200ee00b600b800cd008b00b500 -ca00ae01b5000f022000e800cd00c000a800b100a1007600c000cd0039008a001b004b00 -39003c005b008c00b5009f00ca003800b0008b00cd00d200aa008600ca00a100ca01b000 -8e00d400cf01d200cd009b009500f700d000b500a800c6009f00a800b200b50097000f00 -0e010f091a004b0022005b00200045002f012e002f0545012f042e004500b500b800b500 -8c00cd0010000e000f021a004b002400330030005b001b005b002e004a012e005b001b00 -5b001b005b001a000e001a000f0429004a001a000f0a1a00540020005b000f009100b800 -b501b100b5009900b100a100ae00b800f500b7009500b7000700cf00d000b800a800c600 -8b00c000a800b500d000b900c0007600b100a1007600c600e200f000c900e200ec00c400 -e0007700c400db007700c400d3003700a300370067004200a30074006d006f0048005a00 -3f007700bf00be00c900d9006500c800c200ce00c100c301f400c300f800c300e9003b00 -2f005c005400aa00e200dc007600c300c1007500db00c400db00de00370067005c004800 -6901c000a700ca008800c000c300ce01c300a4008e00a200ce00ca00b100b000f000ee00 -c800e900c800c301c002d1009b00b500b0002f0036002a012f0061003b0068002a00b500 -0c00b200ae00830090009e0134008200250090008500820086009f008300820092009800 -9d008201ad00cf00b7009400b400ad009b002d006a008e00a400a900b001b501c800ea00 -de00ea00c800c900c802de00e200b003a400a300a401c601a400b002a301a400b000e200 -b004a400a300b000c300c600c300af00c300bc008e01a400c200e200db00f800db008c00 -8101960015008c00df00f400aa0087005d00ba008600a5009800cf0082003900dc00ec00 -dc01c300db00c600c000a100dc00f00053005a02ec00e200c300dd00c300c400d900c300 -e900c300c60066007400a2017700d900c300a700b5009900c600c300c600c300da00a300 -bc00c3009900bb00b100c600f000b001f000e900b100b500e900f000c300dd00c200e200 -d900db00dc00c800520253005207530052007400690074005a006d0069006a0069066d00 -730066006900660169016f00ea00aa00b000dc00e900520353006600d900690073006900 -d900590074006a0073016900d9005a00d9005900d90066005206c2007400520053005208 -5300520074005a0076005200c800de00b600b100dc00b001c300ab00b400e700f400e700 -f800dc00e900bd00f000de00dd00c200e200c200dd00e200f000c800c300d900c200db00 -ab00c300e900c800a400c400ec00e200c400ab00c400db00dd00c300f0006600e2005a00 -74007100bf00e000c2006c006900a900a000ab00be00bc00bd00da00c400c300d900b100 -b500b100db00f400dc00f800e700ec005a0069005c003b00de00e200af0062005e00c300 -7a00dc00e200e900ec005a007600730054005b0181002600920093009200ac0082003900 -9e008a0083009e0082019200b900f80082003c00b6009100b300870094019b0082009200 -9d00980000000e000c0119004a0020005d001900b7000000b20025001d00810085009e00 -4a019e00840090001d0034009e0080000100930090011e001900a50091008f0092008500 -4a001a00320039002d014b003c0134008300860157005a005e015a0051004000a7004000 -39003b004f0051004f0055004800370040003c003700420055024f004800370040003900 -3700480055004f0055004f003b003c0040004c00ac00a70037003600370151004c009f00 -91006a003b00260049000b000c001b00ab00c7009f0084003200980024009f009100b500 -280029007500db0068006a0037003b00870051004800a000b0003700360037003f00e300 -69005300730048006901a000a900a200a9004d0072005c005a0073005c0042005e003902 -9f003b005f0068003a004000a70083019200a000c20042003f00a30069008c008a00c200 -a3006a00a7003a0073005900a0007400c3003f0047003f0a42006d00580072004d006800 -550058015900550058005900550058006700680058015900550058016400c20069008a00 -a000b1003f0042013f014d0074004d006800580075004700720058006801580072004d00 -7200470072004d003f0042003f0242003f006400670042003f0a42006d004d0072003f00 -c20064008c00a100aa00a702a9009800a200ef00a2008300a000c3004200c400a7013700 -6f0042007600a200db006a008c00620040005a0061008700a100530037004f00e3007300 -4c006000570040006a008a00b1003f00a40037006900a300bf016b003e005c005e004000 -ab0051004f004d0073005500a000a7008a0091008a007300ef00a2008a00a000c4004200 -4d003f004200db0074005e005b0055016400a0007400de00e3004d007200680055006100 -5f0029003b002d002c019e003b003100610031003c00870081008f00920098008c001c00 -3700b2004c003c0194003c004c000b000100950098000c0000010b000c004a0020005d00 -1900b7000000b60080001300260056005d00210025005600810095001f0034005d001f00 -18000100940098001e001900a500390080009300940032001a0023001f0080019e008400 -81002600900080010d0033014500330025001f009e008000180023003302450033001e00 -1800800017002e0033040d0080010d003304230018008000810094009e000c010f000c00 -26008000840026005d00350032005d00190000000c00af00b900b70090003200ab006800 -d900a200e2006c006600dd00e300da0069002800250080003500320091009b0000010c00 -3e00e300ab0084005d00310073007400af007400c300e2006400790074004b005b004a00 -30005d001a0000019b008200570062002d0026009e001f00180001007300dc0070005000 -ea00c20085009400de00db006000ac001a00ab006900c3007400c3005900660150006601 -630050006601500066006300590074006d007a0059006f0074006d0068006f016c006d00 -6f01720074006f006d006c0074006f0068007400ea00dc00a100c300c600500066006400 -6b0050006c007e00640074017a00500079006f00750074006f007a00500079006c007a00 -6c006b0066005000660064006600500079007a0059016400660050006601500164006600 -50006600740064007a006400e2007400a200b200d900a000a900c300aa00ae00de00f100 -ab008000aa00dc006400ea00aa00ac001a0077006400ab00a900e200aa0084005d002d00 -91004a009200340039000f005c00ec00aa008400490083015d00810091000d0086000c00 -35008a00a200a4005300390062003c003900ab006d0079007402c200a9008d008b00ae00 -7400ef00db00a100c300ea006c00500064007400e300a900c3007a0074006f007400c300 -7400e900ec0064007a00c20175007a006400740059006601db007400da0169007400d900 -8c0089009900de00dc0066006f00ec006800a200a900ad00740069000d00010095009800 -00030c00560020005d000c00b7000000b6008100830081005d00a5004a0038002c008300 -940083005700a50040002c008f00940083001e001a00a8008c00570034005e002e003400 -3c001e0016000d005d0034003c002c005e0033003200250024002e003201240032006000 -320724003200260025003201250132002e0024003201250132012400320335009400ac00 -2d035d001a004a0023005d002600110057000c011500b400b5008400900032009f002f00 -a7006000db004f017500aa00a3004200a40035001d00350032008700a10036002a013f00 -e3005c008a006000480068006d006a007900a300a4004f006f005900660073005c005500 -760042002a002f008c008b00c200d90065005a00d9006600440091007400c3004201a900 -590057008500c2006a009f00ad00310073005c0073007500a1002a00360128002a082f00 -60003b006800370048013b013f0046003b003f0046003f005400480046003b003f004600 -3f003b005500a1008c0083008c00ae002a0028002a022f005c003b004b00460069002f00 -6900460057005a003b0069002f006900310068002a002f002a053b0055002f002a082800 -2a016900310069002a008c004c0086008700a8008c009f01a10083006a00ee0073008300 -a000c3004f00c2006a00a7002f0073004f0076006d00a4003c0081005d00320057005e00 -85009f008a002a005500e300690087005701400062008500af000f0086000c005d001f00 -8600a40043005e00a8008d003900a80040005a00a300c2003700c201a30044008d005a00 -ee00a10083008c00a1002a024b00aa0057008700570140004b0087005e00a900dc002f00 -5c00650059006a0073005a007400510036003900a0005200c20152005c00d9008d004400 -8d005a008e002a003b00de00570040004b0094003b00310012000100950098000c000002 -0c004a0020005d000c00b5000000b20086008c00ae00a00076008d0088008b0053008b00 -a100a400a800a40088008c00ca009a001e002900dd00e2007900640068002f008e003d00 -530038000f0034002d0040004100a4005b00460045094601450646024505460245065600 -9400ad00f80086003c00910060001b004a002a005e008c008800a0002b000f008800f700 -f800250090003200b7001a009e006000e3006c0006007500a2008d005300a90029008500 -450025006800db006e0006006401e6006f00a20079006c00790174007a00da00e2006c01 -700071007e007c007d007e00c4006d006600c20071017e007d007c017d0070007d007900 -e2006301e200da007400a400e100c2006d00d9006300da006d0074007a00a1000f020c00 -0f081a004a0024005b00200045002e012f0124002f022e00450033002e002f012e012f00 -31008600b3008f009b0098000f010c000f011a004a0024003c0030005b0020005b003000 -4a012e005b001b005b001b005b000f0019000f0529004a001a000f0a1a00540020005b00 -1a00860083008f0090009e0081019000950080004a00c7007a00a200c400e2006c00e600 -6d00d9006400da0064007a01a0001b0081005d003100750079007400db00c20063006c00 -e6006f00a90074016f007a007400e3001b008a000c005d0094002d005e005a004b006200 -4b01af0083002b008b00a90053004c005e008b002a00a4002800cd009d00010095009100 -0f023300a700240081004a008301350094009100ae00b2000c00350086005300b0008d00 -8e00a10086002d009200b3001e008900a400530057008c008e002d00a1002d0086000e00 -2400b60083008200340094001a0023018f009500980019000c000e0019001a0056002100 -5d000c00b5000000e3006b01c400640073005900520071006600a3006d00700073006c00 -6b007400c200bc005a004200da00c2007400590074005000bf00630071004f01a200a000 -7400a30071004f0042023f0042055300bd00a3008d0042005000590042028d00a4015200 -480055004f0042016500a300a40066004f01510042025500ad00aa00520066005c005a00 -73004f0069004f006400c4006b0074006b005200bd00dc00c700a200a0006900a9004f00 -aa00a200dc004f004d005900e200c400e000da005900760055004c007300c40050004d01 -5900e300a2006a00750064007401a200c200a300c30059006d00c400c5007d006e007900 -6d008a00aa008c00740063006b00d9006c00590050006e0064007c00e000e2004f004e00 -c2006f006a00a000db00a3006f00d900500079006d00a2007400c30042003f0042053f00 -42023e004f0069004f0075004f006800590868005c005902550059016800c300a9008c00 -a100c30042013f004202730059006900550075004f00740055006901550075004d007400 -3f00750050003f0042023f004201640068004f0042003f0042023f0042013f0042014f00 -7300550073004200c300a9009f008c00a1008c0057009800ae009800aa00ee00a9008c00 -a200e2005000c4007400d900640074005900d900a900dc0066008c007600680073006f00 -6a00c200a30042006800e3007400660074006d0068007500a200dc004f00c3004f007300 -a2006900760073004f0073005a007600d90066004400650074006d004f0059006e005800 -e000c400f200a7008f009f00c30042025c00de00a200a10069006a0066006900a0005e00 -ad00af000c0056008b00bc00a40041002d002e0081008400930094001e002d0057005600 -2400200043002b00a100b700860000002400b600830081003300ac0057009e004c009000 -8c00c300500042003f00420169003b005b000c00b7000000e3005200bd007c0074007200 -6400630071006b006600740176006b006e007600c200bf0066004f00da00c20074005900 -6e00bf00e0006e007c0064016f00630070006e00710050046e0059005001630050006400 -e4004e0066005800790150027400c2006300640059007a00640050004d007000da006400 -5000590067007a0059004e0050006400a90079006c0164005900740063006f0064007900 -6c006b006c017d007100c200c800c500c2007e00e0007d007a00c500eb0050016400e200 -6c00790068006d007a006e006600a300e000630050016400e600bf00c5007e007d00e000 -7e00e000c900a300c400640075007c007d017c0064006f0058007900a20074004e005200 -5900690064007400c2005000c200c400e20050004f00c300a2008d00ae00c300bd01d900 -da00e000dd00da00c100c80052004f00520050005200420052014f005200500052004f00 -59006f0064007a0058006f0059006c0164016c00640272006d0064006c0064026c006d00 -e0007400a200a400c60052014200500052004f00740064006d005c007a00500075005900 -6d0159007500500075004f007a0059004f0152014f00500052006d015000520042005202 -4f0052014f0050027400590076005000c400c200a301a900c2007400a300a900d900c200 -ef00c2008c007400e2006300c900bd00dd00da00c400da00d900bc00c900bd00bf007a00 -da00e000dd00bf00c100a3004f006900e300c100c4007a00da00db00dd00bf00d3005200 -c30059007500a2006600760159006f005a00aa0166003e005200590075005c006f00c200 -4f00e000bf000900730080009f00dc00500052015c00e200bd00bf00dd00e000c4007a00 -da008e00ae00af001900600053008d00a4008c002b003c0033004a00920094000f001f00 -2400540031004b0044003d00a200b7008a000f002f00b20083008200400057009900a100 -4100a100c301630052004200510052004f0031005b000c00b7000000af002c001c003b00 -56004b005700890088008300340030004b004a00570099009e00f80097001e001900a700 -a00074006600bd00bf01bd00bf00a3008c00d90066006a006b00a3006504a300a9006500 -53005a016600c4006501660074015a00650066006c00c20066015a00d9006c0066005a00 -a300a90066015a006600dd0066005a016a00b200d900a900a300a2006600d90066007400 -6900d900a0006a007400a100da00bf00c400c8007100e0007b006f00e000dd00bd00c100 -66005a00a200e300690074006601da00bf00d900db00c80066005a016600ec007100bf00 -7e00e00079007e00e000bd00c300c8006600d9006900c200da007400a300da00d9007200 -d9006f00660028004a00330032003d00a4003600a7003900890000000e0086001d008000 -9500980088017600c3002f00a800a900880096000e000c0100030e0000020f0051006a00 -74006a00d90066006f006a0169006a0169006a01730074016a0469007400e6007400a100 -b300cd000e010c000f000c0019004a002400350030005d001a005d002e004a0124005d00 -1a005d001a005d0019000c020e000c0000000c0024004a000c000e0000080c000f005600 -20005d000c008600910099008b0045008d003b00b100b500a700c200f1006a009800aa00 -8c000f00ca008800a800a9002f00a700a8008800bb004300bb0076008d003e00a8008e00 -880039000c003300af004300b000a80053004b00a800bb01100086001a005d0098003400 -56005b001e00a5003c0032009e001e00960019004a005b001c0043008e003200a4002d00 -d10035000100950098000e000c0019003200a100bb008d00a800890044007600a0008800 -ae00af0019005d0040003c009f0057002d00570062002d008c00290066008d00a7007600 -a3006f00e000a300e000a300c6005a006a00e80083014a005300bc00a4003e00a0003200 -8a0000010c010e000f001a005d000c00b50000008a00440028003700650044006a004401 -40004c0031005a0044006a00650083008c0086001e000c00a5008a005e005c00bd008d00 -65003d0043008c00900073005a003600bd008d0036002a008900be002a00c3003b003600 -2a023b00b0002a012f0060005f002f0037002a0051008d002a002f01730046002f002a00 -53005a0036002a01370077002f002a0036003f0057006a00a300bd00370066005c003100 -5c003b00690054005c007600860073006500bd00c0005200da007700a400c40075008d00 -b00036002a003b00c30048006100370042006f0065007300a400c0002a0036002a003a00 -e8004f00a3007700c400a9007700c200650053008e003700610046005e006a0051006500 -4100a300c200d900c200c4003b005d00320083009600990032009f009100970000018600 -0a008200940091003c008900a800a4009100a600aa004100910000010b0000070c003b00 -48005f003a0068003100550046003f0046013f0148003f00460055014601480046003f01 -5500a300bd00b0009700ca0000000c0000000e0000000c004a002400350032005d001a00 -5d002e004a0124005d001a005d0019005d000c0000030c0000000c0024004a000c000008 -0b000d000c00560020005d0020008c00bb00bc00a3006a00a4008a00b0009800a200a300 -ee0037008c005e008c000e00ca003c00a800b0008a00a100a6003b00be002d008e00a800 -a4008c00a8008e00860039000b003300af002d00a400a800a400a20076008d008e002800 -8d0028006100570032005d005b0038003b00a0008c00a7008b009b0024005d004a008200 -9a0099003200ae008a00d1002c008f0094009800000119003200a10089006000a6009700 -8900a60062008800ae00af0019005d004a00830056004b0043003d00a5008b00a1008c00 -c4005300680055008900bc00a4003e00a900b000a10036003b00a9004c003c005d003900 -3d005700a0008c004c008c0000000b000c00000219005d000c00b5000000be0071006b00 -59006600bd00c400740070006f00740059008d00bc00c400a300c30073009f001e000c00 -a50091009000250096008800430034008000830092008100870043008b008d000f001900 -820096008300b5008c001d000c0000000c002d00b50000000c000f004a010f000e000000 -860091000c02620032000f00000039008c001a000c000e001b00a6001a000e0000001a00 -2e0060008c008b0040005e00200019004a00240057001c003c0060002b004a002d008800 -b500a900aa00a5009b00f800a800a400c6000c0000000f00ae00350033002d004c005700 -89006000430088000c0000011b00b6005e00a900a500f800b700a500a900b2003c008600 -1a00560030004900320182009600910036005e003b0130005b001a008000030092008500 -8400910098000c0186001e008900400089008c00b000a800ae009b00ad00aa00a4008c00 -00010b000c0000060c0032003500560024005d00200045002e002403320024012e003301 -2e0024022f002400330086002b008e003800bb000e0000030c004a002400350032005d00 -1a005d002e004a012e005d001a005d0019005d000c0100020c0000000c0024004a000c00 -000a0c00560020005b004b00e9007100c5007d00c2008d0039008e003800a1002b00f700 -2700b0002b00bb000e00b500a700a600ae009b00f800a600aa00be005300a400a600f800 -9b00a500a900c30039000c003300af00a100a400a600a400a900dd00da00ec006600ea00 -500079006d0031005d004b00820096008a003b005d004b0032002e005d001a008f009200 -9000850081005700f5002b008e003800bb000e000c013200a100b100a800a6009b009a00 -a500a800b100ae00af0019005b00490081002e004b008200960090003b0053004b002f00 -3c005b001b00820092009000850084009b0086000f004b00e3006f00510040002d004c01 -5d00200035008c0000020c00000119005d000f00b5000b008e004003830086005e005a00 -4c006d00420040026a005e003e00a0003e002f00aa008c005e002f004c00a2019f009000 -ad0092018c00de00db0076003b0036002a0136004c00de003b002a00360037002a005300 -2a01280060012f0037012f0086002a0028002a00730046002a003700400036002a002b00 -2a003100ab002f0036012a003200a500aa00db00de007300360037006a003b009f008600 -99008c00440040005e004c00c7006a005e00b30039009000a7005a00c6002f002a003700 -c3004b002a0089009900b10086008c00bb00bc002a023b00e8005a01ad008301ad005700 -a9008c00a1003700600046004b012a00390092008f0053008e00890137006a002f002d01 -34009f00340039008e002a002f00a1006600a301bc00a2005a00a70090003900ac006000 -6a00c300360028012a084000570060003b0062003100570046003b014b003b014b004601 -540146003b004b0046013b005700a400a301bb00be0036002a03370060003b0057004b00 -62002f0062004600570060003b006200310062002f00690037002a0128002a0348005700 -2a0b2f006000310062004600e3007400c200bf00bd00a300a000a400bb00a201ee00a300 -a4008b00be003600a4005e00a800900039008300a5006a00c3005101af008301ad005700 -a0005a002a004b00de006a005700ad003c004c00aa005c00de004f00c200420072004200 -370062003b008200920083005300a2008d0089002a006a002f002d013c009e0039005e00 -f400a000a900bb00c10036002a014b00c30053006200ad0083003900ac0062005a00c300 -dc003100620056004a004b0040002d008f00920053008e00890143006a002a002d013900 -5e0032003900ae002a004b00e30042003e0041006500b000ae0057002d003400b0003600 -2a042f006a002a00b5000000b10086008300910190009100ae018600400042003e014200 -6a0051003e00c300a3003700da00e00073006900660142003e008c00a7009b009100a000 -7400d90074006f004d003f003e0037004200730047003b004d007c0037023e0053006901 -3b006c0066003e00360037003f003700760055003f007c003f003e004401420174005a00 -a3006f0037003b006a007300d900c200730037007d007f004800a70086025300a300c400 -8d00f10051004c00b30040008a00a7005100c6004f003b006c00ec00570040004c009100 -9400ae00a1003900ea003f0037014200e60066004b00b00086003c00af005a005300c400 -e2006c006a0051005300a90040003e0139003e0042003e0142007300390040003e004000 -3e0040004200e20037003b00e200da005a005000a400c3005100a70086004000ae005e00 -5100e60050002a0037003b0137013b0037023b0048005c01420073003f00720047005c01 -55015c0155015c014600510148014f005c00ed007c0066003e00c30052003e002a003e00 -37004d007e0048005a00480073003b00730048005a006000460073003f00730037007900 -6c0037023e0036003e0037007f005c003b003e0036003b0037033b0037003b0037003b00 -6900420068003f00ed0074005a00370042005a006a003e015100a200f400d90051003e00 -e2006400ed005100a700910039009100a7004800ec00a2004c00a10086004c00ae004000 -6600e50036005900ed0051004b00ae004c008600a9005100b0006600e600590073004201 -a7003c0040003e0142005a003e0039003e0073003e01510042003c004000a20009007300 -5a004200ea00420037003e004800e60052005300ad004c00400098005e007400e600ed00 -5a00730039004c00a1004c00390040013e0142003e003900a20042003e02400039003e00 -ed003f004200ed0052003e0151008a009000ae009101ec0059003e002a003e0037026800 -3e00c0000c00ee00c700f700c701c000f700c700d100c000c701c000c701e700c701f000 -66002800d900c2005401460048002800390040004b0091003c005100bd00520164004700 -6a00650042005500460051002f006800790055002a001c004001310166006f004f004300 -bb0036006a003b0054012a0071002a0039004300650042002a0031003e0065006c003b00 -2f014300440043003600280079007e00310034002d0040008c0039008a0055008a00f400 -c701d200c700d100ee00d100f00042002a005200f400c702f701ee00d100c000f1002801 -29002f00ec00c800c700ef00cd00f700ee00c700ee00c401e900ee00c700d100ef00c701 -c000b500c701c001c700ef00c000c702c000c701e90028001c00e200e900c701f000f100 -c700ef00f7010700d100c700ed003f0029002a001c0028051c002a004600540057003100 -5f002f007500670275006701720167005c0055003a003b003a003b00460031005500ed00 -ea00c700c000f0003e0028001c0028013f007e003a004b003b006200290062003b004b00 -54003b0061002900690029007900520028011c002a0028002a0028007d00550029002800 -1c0028001c0028051c002a005f002f005f003700ec00e900e700b500c701ee00c000c701 -ee00f400ee00c700c000f1004d00f100e700ee00cd00b800cd00ee00c700f400e900c700 -ee00d102c700ee00e50028003f00ed00e700c7000700cd00f700ee00c700f2005a00ed00 -e700ef00c700d100ef00f700c703ee00c700c000c700ef00c700c000c701c000c700ee00 -f500ee00c701f1003f0028002a004600e600e700d102c700cd00ee00e900e600ed00e700 -ef00c000d100ef00f700c000c702c000c701c000ef00c701c000c701c000e700ed003700 -3a00ed00c800c001c700f701ee00d100f700ed0042002a001c0028001c00280029006100 -2800b5000000a10051013e0240005a013e0042003e0140003e005e004c004000a900a200 -3e00da0176007300760069005a005e004c00a7008a008600a000c400c200a30069005300 -aa00bf00a300c40059005a006500d9006f007300520042005a005e005a00a200a9007a00 -5900a900bf00a300c4005a006a005900650070003e008c00a301740055003e0048006400 -6800760051006a005300650052005a0051006f007a0051008c0053005a008e0053005a00 -60005300ef0048005a00b30040009100a0004f00c3004f0042006600e9005a0044008b00 -8e00ae00b000a1004400c90042003e015100ec0059004800af008601ae0051005700a400 -c6006600730051004200a7003e004c00400039004f004200430041004200730042025100 -48017300dc003e004200c300a20066006500a300a9004f00a70086004000b3005e004200 -e20050003e0142003e07510069006a00480073004f0072005c0268005c0168005c016800 -6900550051005900510155006800e600c20066006500c100520042003e0142004f007a00 -550069005500760042007600510069006a004f007600420076003b00790059003e014201 -3e0142007c00690042013e08420173004f0073004200ec006f006c00420052006600a200 -520042005a00a700f100a20065004400bd006300ea0048007300910039008a00a7004800 -e20059005100a1008601ad0051006600e2003e005900ec004f005100ae008601a1004200 -b0005200e2004f00760051008c00aa004c00400251006a0043003e004200730040003c00 -8a0040023e00f200a90066004400c80042025100e30059005100a1004c00400098005a00 -6400e300ec005100730042004800730040003900860040003e004300420043003e00a700 -42003e0142004f0042007300ea0042005100ec0052003e0065018b008e00a4008c008600 -ea0050003e00390042003e013f0073003e00c7000c008600280062003b0037003d003900 -4f013702390140005e004c0039005a0042003700d9005e00600037005300a2007400aa00 -9100a70039016500bd01a3003b003c00a200bd0265004400bd0074003b00680065005100 -c20069004f0065008a006a003c00c201bf00bc004400bd005200bd003701430044008900 -53006a003b00730155007600460048004b00480273003b005c004800a7008d00bf006500 -4300550051005300c7005c006000ac0031008300a5004000b1001b000f001b00af004500 -2b008900a40141005e00bb010f022400e8004b01ac008101ac004b00a00040008a001b00 -5b002d001e006000250082009200820039008b0043011c0060001b001f02850026008700 -8a001b01860040008e01bb008a004b00a50090002c00900057018c000f001b0010010f06 -1b00310045004b002e0060002000460031002f07460045002f0546008a008d00a300bb00 -be0010000f0010000f011b0056002e004a003300600020005b0030004a012f0060001b00 -60001b0060001b000f0410001b002f004a000f0910011b005b00200061002400b2005300 -8d009901a2005e008e0089006a008c00d100a000a400bb0111008e004b00a5008f002c00 -8300a5006000ae003b004b00ac008101ac004b005e003c0010003300b2005e004b00ac00 -2d008100a5004b00b1001c008a001b0060004b003100330032001e0080002c0040005a00 -53003d001b00600080018f01850080002b0008008d00a400bb00be000f001b013300a100 -48006100ac002d002c00ac0060005100c300de003700690037003b0069003b0083014c00 -65008d00650044016900370036002d003c005e003b0062008c001b002f00b6001e002c00 -43008900a300a2004b001e0025008a000f0010000f031b0060001b00b5000000bb008800 -680059006600bd00c40071007000500159006b00c100c400c200ae00a200e200a3005000 -e100e20074006800e0007400700066005e006a0091006a00a300bd0071007c004f009100 -7400c200c5007100a300c500e4007a005901d900da007a007c006e007400660069008c00 -d900e0007101a300c502530074008d008b00bc00a2008d00a3006b006c00690075006700 -7a005c007a0058006c0074004e006d006800aa0059006f00d9006f007a005800c200c800 -e000da00dd007a00a900a800b000c0000c0000000e00ae00330035002d003c0053008900 -a0004300880000022000b6005300a400a500b500b700a600a900c300390086000c005600 -900083005d00350088018b003c005e004000390034005d001d0080009300920091009000 -9b00970000000e0086001e008800860089008c00b000a800ae00b700a500aa00b0009800 -0c000b000c000008320035004a0021005d001b004a002500320124023200240032004500 -3500240132002e002401330086002c008e003800be000e000c000f0000000e000c004a00 -2400350032005d001a005d002e0049004a002e005d001a005d001a005d000c0000020b00 -00000e000c0024004900000b0c00560020005d002100b6002b008900b500f8008b003100 -8e003800a0002c00cd001c0099002d009b000e00b500a900a800ae009b00ae00a600a900 -be005300b000a500b500b700a600a900b100390000003300af00a100a400a500b500b300 -a600a400ee000f0086000c005d004900340032004b008800960086004c00600040003900 -32005d001d002c0082009000850090008c0008002b008c003800990000000c013200a100 -bc00a800a6009b009a00a601bc00e200e300500075006a00a2007500740071008d007a00 -6c0074006e006b006e007900590065008e00a300a200c200d9008a000c002400b6008300 -82004c00250045005400560020004a00980000000b000c00000219005d000c00b7000000 -860043001c002f005a0041006600890044001c012f005a0043006900890090008a012d00 -1c00a7008c008a006000a3008d008900820083008c008f0060003e002700440065001e00 -8f006000a000a3003700ac00a000a30076002f002900a000bf00a90086008900bd003e00 -1e008f00af00a1005a017600c200a200b0008f005d00280088004400a30089008d008800 -33008500a6006a00a7006a00a9006a0161002900570045009e004b0046004b008500a700 -6600a400b5003600c20076005100a900a8008900910000010a008c00240056001c004300 -8d004100600099009b0000010c002000b6002b008b00a800a4008a00a8008e0039008300 -86000c00560083015d004a0086003300a1005700a8008a00b50034005d0033003d009600 -b0002d00a10086009100000186000d002c009200910039008800a800a9008600a800aa00 -38008600000b320035004a0021005d001b00450032022400320124013200450033002e00 -320124003201330086009a00bc00a300c80037003f0037003f0269003100350032005d00 -1a005d002e004a012e005d001a005d001a005d000c0000050c0024003500000b0c005600 -1b005d002500b6008800bb008b008a008e004c00b1009900a1009a00cd0015008f009101 -0e00bb003600a800b0008600a100a8003700bb002b008b00a8008e008c00a8008e003901 -0c003300ad002b00a400a6008e008c00a80089008a000a0086001a005d003c0083005600 -5b0043003900a1005700a4008a00b70023005d004a003d00bb008e002d00b0004c00cd00 -2c008f00940098000c0000000e003300ae0088005700a6008b008900a800610043008900 -8a001c0061004c0161014300480073005a00a9008900be0043006100570044008900a300 -3700a2005300860000002500b600830081005d00860043008c00a1009f004c008c000005 -0c005d000c00b7000b00b6002b0038004c004a004b014300880010001e0032004a015700 -89009e009b009a001f001900a500910090001e003d00bc00bb00380088002b001d005600 -2c0088003d0086000d0001009e0091004c00350094002c0082004c000c0020008c008d00 -9f008f008300a1005e0026000100940090008c005e00610060002d008800010056000f00 -3d002d00a0003900a100390034009400a500bb0038008b0038008e005e0061001a004a00 -8100900026001a001b002d00a10088008a00b5009600a400a6003900a400a800bb009a00 -00000c000d008a00230056001c002d00a700890090009b0100010c002000b6008800bb00 -a800a10048007600a4008b0039008a001a005b00860083005d004a003200600045003200 -ac00260083001f004500350032003900a4002b00a00039009100000186001d0080009300 -94009600bb00a800b0003900a600a7009601000a0c00320035004a0021005d001a004500 -2e003200240032002403320033012e002401320124003500860095009100a100c8006300 -59005000520063005900750046004a0030005d001a005d002e0049004a002e005d001a00 -5d001a005d000c0000050c00240049000c0100090c0056001b005d002500b60094009900 -89003c008c003c00f8009b0098009d00cd001f000100950091000e00ca009700a600af00 -3900a400a8009700ca0088009900a8008d004c00a80099009a0039000c003300ae009600 -b000a80089005700a800bb009b000a00860019005d002d008b00a10057002b0062004c00 -350091001f0094000d0045005d00200040008e002800a4003900d1003500010095009100 -0b0000013300ae00bb00a100a8008901a800a100bb0086010c005d0083015d011c005601 -2d009100260092002c0035005600390032008e002900a100390086000c002500b6008300 -81003c004100bb00a40038008b003c00910000000c0000030c005d000c00b7000000b200 -4100bb008e008a005b0020002b00890196009f008a004a001c0088006000860088001e00 -1900a500910083002c00830041008e0089018a00240056002d008a0039008b000a000100 -850083001e0032009000850080002500190056003c00bc002b00820137009f0026000100 -ac00830039015d0056002e0039001f0056001a0038002d00a200a10234009400a500bb00 -4c008e008c00a40057005b001a00490093009000860038002d008a00a4008900a100f700 -9a008700a500b9005700a5009600ca0000010c00ad008600320033003c009f002c000100 -90009b0000010c002000b60096009100a6005a00da00dd00c400c900a400c60066007400 -6a004b005b00490032002e001f009e009400b3001d000d003200330032004a0040003900 -a100b50097000b000000860083009200930091009601a5004c00b800a5008c009a009700 -000b320035004a0021005d001a004900320024002e00240232002401450033002e002401 -320024002e0035008600b3000100950098000c0100000e0000000c004a00240035003200 -5d001a005d002e004a0124005d001a005d001a005d000c0000050c00250049000c00000a -0c0056001a005d002100b6009002b70083008500840085009200b700f7009b0001009500 -910000009600ca00a5005700b7008c00a5009a019601a6008c00b400a6008600ca003900 -0c003200ae00ca008a00a5008c00ae00a5009600d0000a0086001900600089008e00a400 -8c002c004a0032008400920094000b001d002e005b002e00350086003900a400b000cd00 -b30001009500980000010c003300ae009600f800a5008a009700a500b300960086011900 -5d0083015d0119002400340084009200950012001f0032005b002e003c0044003900a100 -b700860000002500b6008400830040005e008e00a20086009800b700980000050c005d00 -0c00b7000000b200410038008e003200560034002b008b0043008900400086004a003900 -88005e00970096001e000c00a5008a0087002d008a003700a9004200a20046003b009f00 -8a006601a30028008f009e0087002f0033004a005d0032005700290061004a00a2008d01 -3e016a0025008f00560062005e016a004b00310062002900600081003600a00073003a00 -74002f00840085006200540076005400aa0046005a005f0029004b0090003600a3004400 -5100a0004600a300dc00b50098008500460098002f009f008600b5001c02aa00a3008d00 -aa003b009f00290080008a00ae001c022900e8008600830061004600680073005a00a900 -8d00c2004d0072005c00480061004b00310046002d009e0084008a002c002d009f003c00 -3200250041002d00a1009b009800000186008f009200930094008301ac001d0094003500 -900094009100000b320035004a0021005d002000350024003200240132002e0032002400 -3200330035002e003201240032002e0033008600940001009500980000040c004a002400 -350032005d001a005d002e004a0124005d001a005d001a005d000c00000625004a000c00 -000a0c00560020005d002100b6008f009201950080019200900093009400cd0095000100 -940091000b0091009000ac002000940023009e009400980083008f005d00340090005600 -8f009b0034000e003300af00900081004a00830081009e008f00b9000a0086000c004a00 -9900bc00b0003901320081009000920090002b00390060005b002000250088002d00b000 -8e00cd0094000100950091000c0000000c003200ad008500900056004a00400054009100 -8a02290061004c003c005b005d00200035018400800094002c0082005e00560024001e00 -86002d00ad00f80086000c002400b600830081003500ac005d009e005600900094009800 -00010b0000020c005d000c00b7000000b200860091009900a100a600b000880097008a00 -8b00a101a800a100880087009b0097001f000c00a5009f0076006900aa006f00e000c200 -bf00a3006c0073006a006c006b00e0006c00a900d900c3006c016d01a900d9006400dd00 -a900dd007900740068006c00d900a2008d00a200e300e200c400e10074006600d9006a00 -d900ae0066006f007a0079017400a0007300dd006c0070006c0071005000700079006400 -7400c000c201bf00da0074005000a300e900e7007300a9007400db006c00d900aa00e900 -6f006601ec00da006f00da0074016f006600c200e900500066015900ec007400a2007500 -7400d9007400a200e2026600790074017a006f01da006f00d9006800690088004300a700 -89008a009f00b0002b009f0039008a0000018300900092009300940034002600ac000c00 -b90026009000b3009100000a0c00320035004a0021005d00200035003201240132012400 -3200240033012e00240132012e00330086009b0001009500980000000b0000020c004a00 -2400350032005d001a005d002e004a012e005d001a005d001a005d00190000050c002400 -49000c00000a0c00560020005d002400b6009400920190008f019200950001003500f700 -b7000100950091000b0086002500ac000c00b7001d00ac00950098001d0081005d003400 -91004a008f00b90039000e003300af0023009200490083019e009200cf000d0086000000 -56003300a000a4005e00a100ad0091002600b30090002b008900b00057008a00a0008e00 -2800a4002800d100b70001009500980000010c003200ad00320081004900570069007400 -c300db00e700ea006600d90074005c0060005701600057003c00820083002b008900a400 -8a0057008c008e0028009f00250086000c002500b6008301350093001d0113008f009500 -98000b000c0000030c005d000c00b7000000b20081012d00570062003c001e002b008400 -94008100570062003c001e008f00900091001e000c00a7004c0134009f003b0048004b00 -32002d0162004a004b002f00600046005e00a0005e0048003b0046006000330061002f00 -600083006a005a002f003700480061002f004c008700aa00a00053005e00570046006100 -310060008c002d002a002f0069002f0061004c00a900760037005a00370051003b002f00 -69002f0057009000600046003700550048002a01ab00c0009f00870046009f002f009f00 -4c00a1002a0028002a00c300a2008b0066005100320054003b005e00ae0028002a002800 -3b00e8004c00870061003e00570187005a008a008c002f00510037006500c2004100a300 -7400c20040003b00870088008e00a70041008900a70053002b0081008600910000000c00 -8600810092009300940083009000ac000d00940026009000840091000b00000a32003500 -4a0025005d001a0035003200240132012401320133013200240132002e00240035008600 -9400010095009800000419004a002400350032005d001a005d002e0049004a0024005d00 -1a005d001a005d00190000010c0000020c0024004a000c00000a0c00560020005d002100 -b60081008f01ac005d0085009000940001009100f70094000100950091000c0091009000 -ac000c009f002f009f008c00b0004a0090005d002d0083004a008f0090003c000c003300 -af0083009200490040004b0062008600c0003700a10037006a0048005300570060003300 -a5002d0023009e005e006500a300c2003b00a200d9008d0037006a005700ee0098008f00 -9100b00036012f005400aa005e00910060005e005a0064006a007400c300c2004f007200 -6b005200c40052008d00c200a3003e0086008a006500c20153006100d9008d0036008c00 -5e00a1002f004600de0057004000570094003b0112000100920098000c0000040c005d00 -0c00b7000000b60080000d00260084005d0032002e005600810094001f0034009e001f00 -1800010094009a001f000c00a700810080009300940033001a0020001f0080019e008401 -2600840081009000340032005b00200025009e0081009e0084009e0090005d0024002600 -81005d009e00810090008100560061001a002400850084009e008400810084012e002400 -330025005d008400ae00a1004000ae004c008c0086001e009e00260085008f005d003500 -32005d0024000f000c00a700b500b30090003200b7000f009e0034008a0019000f001000 -ae004c0098001e0023008000350032008a00f8000f010e002000b60091008f005d003400 -91004a008f003400830086000c00350086008b00a2008e00880057004a002b002d009400 -2c004c0060002d019e001f0018000100940098000e000c00860083009200930091019000 -ac000d00b70032009000250086000c000f000e000c000f072f0045004a0024005b001b00 -45002e0124002f002e012f0024002e00450033002e0024002f002e0024002e0033008700 -9b000100950098000f000c000f0219004a002400350030005b001a005b002e004a012e00 -5b001a005b001a005b0019000f0629004a0019000f050e010f000e010f00560020005b00 -2400b600330080009000ac00840049009000b3009200ba00f7009b000100950098000f00 -9100b700ac001a007a005800d9006900e200aa0084005d00340091004a008f002d003900 -0f003300af009b0081004a004b00720077006a00c4006c00e20059007500740031005d00 -5b001a004a0012001f005d0076006d006f007500740067006f004e0163007400ef00c300 -9100c300ea0063004e016c00e300c200b0006d00a2016900a2006f00e201630074007100 -bf00c50071006e006f006d0050006600a9006c006f0079006c00690074008c008a009800 -c300e20050006400e6006c006600a700ae0068005c00130001009500980000000c000003 -0c005d000c00b7000000b20032001d008f0084009e0045015d0081008f001f0081009e00 -80000101900091001f001900a5009b008f0092009e005d002d0032005100530155005a00 -4200400091009800a7005c00510073005a006800730040005700b200a10176006a008c00 -8a00a000aa00a101510042007300480073009f008c005e00a0005e007600a80076007300 -48008600aa00a100690042044d00420057008a00a7009f0076005700260049001f002c00 -2d00de00e700a0008400490073004f00aa00a100c60042003f005000de005c0062001a00 -25009200340023005e00b0004f003f014d00e300a0008c0074005900a0007300a100a700 -3c0086000c0056008c00c000a9003d003800200085008000810084001f0020005d002500 -8100ac00800001019f00b0003e004200a4005e0084009000aa00a7008700ac002000a700 -5c00a701a4004d003f0042013f0142013f0142015500680069004d0075004d0068005500 -5901550159005501590068005c0055005901550159006800c3006a008a00a100b0004201 -370042013f006d0059005c00550075004700750055006901550075004d0075003f007400 -4f003f014201370042016400680042013f0042013f0142013f0042003f00420068004f00 -72004700e30074008c009800ab00af00a000a700aa009800a100ee00a7008700a100c600 -4f00c600a100aa004f0074006400d900a700a10090008f005d0033006a0073008c00a900 -8d003a005c00e200a2005e007300690068007500a200dc001c008a001b00610087003200 -5d005b000c0023008000010092009e003400290061005b0031005d001c012f006000d100 -b3008f009400980010001b013300a100910090005d004c003c005600900091008a011b00 -6000a400bd00a3004000270024009e008101870025002000600033003400850080019300 -9b008a0010002f00b2004c0086004a0094008100860012000100950098000c0000040c00 -5d000c00b7000000b200af00910094009e009f00830082002c008300910083008a009f00 -9100820092009b00cb0091008600af00cf00b9009400b800af00cf003900a900be00c800 -c200c600bc00c000c600ea00aa01b200dc00c600df01c600e200e100c600e900e101f000 -a300c900e201c300c600c000db00c300d900b000d900e200e10069006d00aa006a006601 -65006c0066006d00520063015000520063016a00a300e100e900df00a4008f0081009c00 -8600b600df00f400c300ac00a600dd00db00dd00e200f000c800e201ec00db0076008600 -9f00980091008100a100c800660050016400ec00c800db007e00e000e200dd00e2013c00 -86000c0054005e00a400a7008b0086001b00ac00800092009800960083009f008c008a00 -9e00860082009200a900f000c800e200eb00de009100b300e300ea00a100a5009f00db00 -7e00dd00e200c80063004f0052024f0052014f0052005000590064006d00740059007a00 -5900720064006c006d00680064006c006800640068006d006f0064006d006c0064006800 -6d01e600da00c300c600c80052014f0052015000740064006d0068007a0059007a006400 -73015c007a0059007a005000790064005200500052014f00500052006f00720052014f00 -5202500052014f00520159007400590079005900ec00e200c300c000c300c000be00b000 -db00c300c600f400dd00b100dc00f100e200eb00e200dd00e100e200e100dd00c300b500 -9c009400a600a700de00dd00c300ea01c600e200ec00e200c400dd00db00e2007a00e200 -e9000f00860019005d0090002d005d0186009e008f019400910083019f0057008a009f00 -880096008c009f000700b90093009d00b70000000c013200ad009b00b700a50098009b00 -a500b7009a0086010c0060008d008e00c3008c003c001a00ac0080009300980096008300 -a5009f008a00570082008f0093009d00b70083008600b6009800b7008c00950094009c00 -830093009d00980000000b0000030c005d000c00b7000000b600b900ba00cb009100af00 -ca00cc009c00f800b90091009700ad009b00880057009700ca00cf01af00d20095009300 -cf00b400d0002d00a10082009b00ad009b00cd0091008700d100ad00b300ac00d100b301 -ac00b300f700ad00b300f700b200af00b5009a0183009100b302af00b800b700cc009f00 -8600af00ae00b400ac00910096008600960083009800a100410066004100530043006500 -8d00a700b700b600f700af00f7009400ac00ca003800a100b200f500b900af00a8008a00 -b500a800c600f000c802e900db00d900c100c400bd00ca00c600c400c80042001b000000 -3100e900c800c600a800b1008c00a800e700dc008d00a4003b00680042006b0074006c00 -74004d00a7003f00be00bd00bc00be00db00a300bc00a900bc00be00b000a900f000c801 -f000e900c000b700c300f000e2007a00e200c2007a00dd00db0099000e000b000e000c01 -0f0000020c0029003f0055005c0068004f0072003f005c0055004d014f0055004d014f00 -4d005c0155004d004f0055004d0055005900c300dc00b5008a00cd0000000c010f000c00 -19004a002400350032005d001a005d002e004a012e005d001a005d001a00570019000c00 -0f000c0100000c0124004a000c0000030e0000040e000f00560020005d002400ef00ba00 -9b01b9009a0096009b008c00af00dc00f400dc00f800aa00f100c000f000db00a600c000 -8a00c000a600b900d500cb00b500a800b1008c00a800c000c600f000c000e700ec00c300 -c000a600ae009f00a800f700d2000d0086000c005d00850032005d004a00f800a500ca00 -2d00b5008600ba00cf00af002d00ca008a00cc009a00b5008a00f500b30093009d00cf00 -00023100c300dc00b200a80099009b00a600b8009d00910086000c005d003d002d005e00 -3c005e001a0049001800cc008a009a00cf00af0091009700ad00cc009a00b7008600f300 -ba00f700ee009b0098009900910099009600cf0095009d00980000000b0000030c005d00 -0c00b7000000b200d0009b00ca004000a10097008800970040009700b500c00057008900 -880060008900b500cd00d200b200cd00ba009500cf00af00ce002d00a0003d00b500af00 -9800a100b000a700c700b200a100a500b100ae00cd00f700af00b200af00b300c700b200 -b400b100be01ae00b100b200b501c600af008300960073003b00b200c700b600ad008700 -5e004b00a1003100b200c8004000a70040006a0053006600bf00aa00d100ae00d100af01 -b800af00ce008c00c800b200f300b900c300a8003b00c0007600e200eb00c500e400e601 -e101c50271007e00e000ea0079001c000f004600e300e000dc007600b0004b007600dc00 -e100c200c400640079006c006f006c0064006f006c007c006400c900c500e000e600e100 -e0016c00e4007d017c00eb00ea01e600e500e200c300e601e4007e00e5007d007e007f00 -7d00a1000f081b0046006d006f0079016f007c0064006f026c006f016c0179006f007200 -79006f006c016f016c007900e600da00c6003e00cd000e000f0110000f001a004b002900 -3b0031005b001b005b002f0045004b002f005b001b005b001b005b001b001a0010000f04 -2e004a001b000f0910000f005b0020005b002900e700cb00ca01b90099003700b1004000 -c300e400f400c200c3007a00ed00ea00ed00dd007600c6003e00c300a800b900d000ca00 -c0007600b0004b007600c600e200ec00db01e600da00c60076008b005700a800b500d200 -0f008a001b005b00910032005b0045005700a700be004c00b1003900cd00d200b200af00 -b5003900ca003e00b1003900f500b90095009b00cd000f023b00e101d90076008b01a800 -af00ca00910086000c005d003500810035001a0056001a0026001f00cc008c008900cd00 -b200a100ae003300ca003900c3003900f300cf00d100ee009a0086009a00860097008300 -cf0093009c0098000b0000020d0000000c005d000c00b7000000dc00c100dc00c800e200 -d900c300a400bf00c400c100e200e300db00e2008d007400c100d300c800c900e300ea00 -c600b700c800de00c9006500d9006500c000de00c600a200bd00e100e900df00a200a300 -bc00b000bb00bc00c200db00de00c600e900df00af00db00d901df00e900df00a300d900 -e101c200c300e100e200e100e700c200dd00de0077017a01dd00e200a900df00c200db00 -c300db00c100de00ea00dc00e900df00c300a400db00ce008d00c100e900f400c800e000 -dd00e2017b00c800f000c800c900ea01e200de00c100be00bd008d007900e200f0007400 -510052005900ec00c100e200dd00e201dd00e200c800a400dc00660074006d0073006a00 -5200c200a300db008d00c100e201ea00e100e201a200c9007400da00e200f000c801f000 -c900c800c600ea00c900bf00dd00e201dd00e100c100c80052005101520669026d007400 -6400740059006f006906680069007200740069006600690166016d00ea00bf00e200c600 -d300530051035a00d9006900730069007600510074006900730169007500590076005100 -7a006600510152015300510052007400730051005208510052017600590075005900ec00 -bc01bf00a300bf006600e201db00bc00f400c600c000dc00f000c900f000e200dd00e202 -dd00c600d300bd00e200dd00e201dd00e200c800ec00de00e200ec00e201dd00e201dd00 -e200d3006500e20052007500aa00660074007300c300db00be00a300e200c801ea00e100 -db00e200c300c1007400e201f400c300b700aa00e9005a0052016a00e300c100e200dd00 -e200c100dd00db00c0009100860019005d00490034002500190086008200ac008300cc00 -a900e200c800db00de00e200a200c100a300e201f000c800c600ef00ba009b00cb009b00 -f800ba00cb0093009d00980000030c00000019005d001900b5000000c300ce00b500d100 -c600c300c6008d00b0005300bb00c800c6005300a2008b007300c000d301ce00de00ef00 -c0009b00cd00a2009b00820098008b00c000c300b500a400c300aa00e700dc00be00bc00 -8e00a700bc00b000c300dc00b200ae00b000b200b300c6006600a200dc00e700c200a400 -c3008d00a400a9005300c800e700de00b5008a00b200cd00a7009f00ad009100b600af00 -51007400590073005c006a00c100c200c800dc00c800de009b00ca00b000be00c300d100 -f700f300ce00dc00ab00c000c600ab00ce00d400ce01d300e900e700c000d10086009b00 -44006a00c000ce0072003f014d00ea00c9017a00e2017a00e200d3008d00c2004d007200 -5800680072004f00bd008d00db00bd006500e201ea00da00e201c200e200c200da00c400 -f100c900c800f000c900c100e200ea00f000ce007a00e200dc007a00da00ce00c6003f06 -47003f0159015800640068004d0072004d0058024d005800590058005500580167006400 -58044d006400e200c900c800c600d3003f004d003f024d0072004e006400580072004700 -720058006801580072004d007200470072004d003f06640068003f0b470072004d007200 -4d00ea00c400bf01c400a3004200e201da00a900f400ce00c601f000c900f0017a00e000 -c600e3007a00c900f000c9017a00bf00db007a00c800f000eb00db00e300ec00d300e200 -7a00e2017a00c90008004d00c2003f006d0066005900720066008d00aa00b0005200c500 -e200c100ea00da00db00dc00c400e0007400e201f500c900c000da00eb003f004d003f00 -5c00db00ce00e2007a00c800c9007a00e100ce008b008a00290061004b003a0055001c00 -8900bb00c30053008900d900e000ea00dd00da00e200c200e200bf00db00dc00f100c900 -e900f100b5009b00ae00cd00c70094009c009500b700ae001c05200061001c00b5000000 -8a00ca009d00ba00b50082008c0099019700cb009b00b7009c0098008300600086009a00 -cf01b600cf00ba0093009a003c0095009301b800cf00b4009a003c0086008700cd00af00 -89008601570091008700d100b600b40095009200ac00b700b600d100b201d100af008900 -9100ae00b5005d008a00a100af00b200ba009400b3009500b300920195029100af00ae02 -af008c00ad00d100ad00d200af0095009c0082009600af00b900cf00d2003800b100a600 -9c00b500a80096009b00ba00cf01f700b900ba019d00cb0083009e00cf009b0074006601 -6c00ec00bd00e400e100e200bf00e100e000a400c400e2007400760074007a016c00bf00 -c400d900e200c200e200a300ea00e300e200c300bc00e200a300db00c400eb00c901f000 -bd00c100c401c101e100e000c100e100da008e00e9006600630066025900660069005900 -6600790074006d0074016800d9006d00d9006d006f0074006f006d0074016d006f007401 -690074016d006f007401ec00bf00e201f000660152006602e1006f0074006d00dd006c00 -7a006d0074016c00dd006c00dd0059007a00a3006603520066006c00da0074006c006600 -5200660252006601520066016c0074006f00d9006400ec00da00c500bf00da00c401e201 -e000a300f400bd00e200a300f000c900f000a300e100e000bc00e0007e00a300f000bf00 -c500dd00c900e200dd00e200bd00ec00e301ed00bd00c500e100c900e200dd00bf00be00 -6600ea006c00d900db007400dd00a300bc00c200bf00c200e400c200eb00ea00e100e300 -a900c600c300a200e200c200f4008d00e200c200eb0066006c0066006900ea00c100da00 -7e00bf00bd007e00da00bd00c900ea006c007a0073006d007a006600a400c800e100db00 -bf007c00a300c800e301c9008d00e200bf00e300c200f100c900c800f000e900c000a900 -c101c600c100e200a300ea006601520066006c00660059007a006600c7000000b500ca00 -b500d100c000ca00b10089009900d100ce00990086009a01b500a700b000d000cf01de00 -ef00f8009300cf00b700870086008200b4009500ac009b00910099009f00f700b600ae00 -a10083004c009b00f800ae01b4009d009500ad00b300ae00b500af01f700af00ae013c00 -91004c0091009f008600b600f700b600f701af00b7009100f700b40094003900c0003900 -b50086008c0086009800cf00b800f700b4009d00cb00ca00cd00af00f700b900f300f800 -b200a500cc00b500a800b500cd00cf020700b800cf01b800f70082009e009b0128012a00 -3700e800c600dc007600c100ce007600de00c60053008b002f0061004600540062002f00 -8600ca00a700a4005100a9005a00c600aa008c0091009a009800a100ae00b5000800ce00 -c8000800b101c000ce00c8017600c600d400aa00c200c800b0002a0228032a0028002a00 -48004601480060003b006100310055003b003f013b013f003b0248013b003f013b014601 -b100a000c600a400ce0028042a005f003b004b00460069002f0069003b0054005b003b00 -68002f0068002f0068002a0128002a0128002a01460057002a0128012a0128002a012800 -2a0042004f006f00500072005900e600e0027a00a4005300bd00a200d900a100f4005a00 -c600c000d400be000800d9007700dc00d000c6007500c300f000c600dc007600ce017600 -dc01ec00da00e200ec00e0017a00c900e2007a00e000eb005200c2004f00750069005c00 -7400bf00c1007100bf0050007a02e100da00e000da005300a100a900c300da00f400c400 -e000bf00eb0042004f015900da00e4007a01c9017a01e400c300a4002a00670054004600 -5f002a003900ca00aa005e008e0066008d00b000db00530097009a009800b000ae00c000 -0800c700e900f100e000e900b100ce008d00c3008900c300da00c3004f066f003700c000 -0000c800bf00c400e200a300c000b000e201ea00c900ea00c801c000c300db00e200d300 -d200d100e100ec00a700930095019902ad00ba00af00b50082009a00b000d100b6008600 -6000c00189014c009800ad0094008300ad00b9008c008200b100c700d100af0088008c00 -b100be004b008a00b8009100af00f7013800ae00a500910086009100f8009b008a00a100 -8c00a1008c00a0008c009800cd00c000f700a1002c009c00ca01a900c000cd00f300b200 -b6009e009600af00a800c000ee00cf02ef00b800cf003800a100b6008200600096010f02 -2000e800b601a5008600b500a500b600b100390086001a005b0031004a005b001e00ca01 -570099008a01a100ae00b20098009d02b400ba009d00d500cf01d4008a009700b700d000 -d100c700a80091009600a500b200b1008c000f0119000c010f000e000f02330130003500 -560024005b00200045002e002f002e012f0124012f0031003b002f012e012f0029003b00 -f8003900b1003900cd000e010f021a004b0024004a0030005b001b005b0030004a012e00 -5b001a005b001a005b001a0019000e000f010e000c000f0024004a000f091b0068006400 -7500580079006400ec00c200e000e400da00ae002d0099008300af003900f5002900b500 -9d00d700cf00d400aa00a80091009600b400a800b200f200c001a50086009700a500b601 -ef00e201ed00e1017a00c200da007e00e100ec006c00e200060079006f0064007500c400 -ea00e400c40006006f006c006300ea00e100ea00e200a300e200da00e900da00f4007000 -e000c900eb0063004e016400e301e1007a00c200e0007e01e400e300dc001b005f004a00 -30005b000f00cd009a0060005e0097008a008b00b500af0097009b009d00ba00af00cf00 -9d00d500cf00e700ec00e400c800ba00cc003800b0004c00b100db00e20064004e056c00 -2900b5000000b000c300e200c800d300c801dc00c300d300c100c000c802dc00c300c800 -f000c700d300e300ea005a00cd009b00cd00be01c100dc00d100c000c300c000c100c300 -e900dc00c600aa00de01aa00a400b100c000c300af00b600f700cd00c001c300dc00e900 -db00b000c300ab00de00ab00dc00b501de00e700c600c000e700c300b500c0008a00c600 -c8005a00ab006a00ab006a00ab00a000b100ea00c200ee00c3009900ce00b0006900ab00 -c500c900f2005a00e700af008c00af00aa00b000c700c000ce01e701ce00be00c000b100 -b000a900be00c8003b003e02e900a200c000b2005300af01e700a000a400b0003e006a00 -42004c00a70040009900b5005e00b0008c0053008b00b000de00d300d100b500ee00c600 -d100cd000800ce01d300c601c800d300c600a100de00b5008c00af00b2008c00c3003e02 -37003e0137003e02570059005a005e006a004f0073003f006a005a005107610069005502 -5c0055015c00e900c300b000be00d3003e0337004200740048005e005c0073003b007300 -510069006a00510073003b0073004200740042003e0137003e023b0064006a003b003e02 -37003e0573004f0073004d0075005900e900c400e200bd00c800c600a900c800ce00c600 -c300f400b200c600be00d400d300c8005a00b20098008c00b200de00a000ee005300c700 -af008c00a100b200c6005e00eb00c800e200ec005900e200c6008d00a900dd00c300c600 -6300c400420074004f0042007300a200c8005300a400c300b000c000be00c800de00c800 -c001c700dc00c8005100f500dc00e200be00f00050003f004f006800db00a400a200de00 -8d00aa00ab00db00a200e200e3003e00730048004b00a70040008e009900a100a0008c00 -53008b009900b200d100c000ce00d100b200d100cd00f000ce00c800ec00c800c000d100 -ce00bc00c600dc00b000c100c8004d0042023f004f0042013c00c0000000cd008b008d00 -8b0089008b008d005e008d00d3000801a4018b00a000b000f000f100ea00c800e400eb00 -b1008d0040003600370066004200d9005a002d003b00420051006a00e60069008a009400 -8a00a200ab004200b0004200e400dc00a00040003700af0057005e00db00e50074004c00 -9b004c005e00ab0060008b0040007c00ea00aa00d9008d005e00a800aa003700da006400 -6a00ab00d9006a005c006a0051003700e4007e00c3003e00ce00be00c800730068003e00 -5200f1005300e900dc009900b900e700b100c600c901e200ed00de008b0089008a008c00 -a0008a008900ea0037002a013700e6007000c800e8008d00d100b800ee006600c400e200 -a200a90053008a00b200c700e700f000f100de00a1008d00a400c000e800c8008b01a400 -6a00d300f000f100c800c700ed00c4008d008b00e201b000e300c800ae00b900ef008d00 -e6004d00280036002a0037002a00360037002a003700480047004600540061003a006800 -3a005c003b00480047013f0048013f00480055006801720067007200790067007200ed00 -69008b01f00051003700280037002a0042007e0047005400460073002f0068003f005500 -5700460068002a0073002f007900640036002a0137002a0037002f007d0055002f003700 -2a0037002a0037002a03370068003a005c003a0068003a00ec007400a9008b018c006600 -8d0089008c006a00f4005e008d008b00f000e200ed005a00e800c600b000f700e8008d00 -ea006600c800e900b000b500b600ee008c00e600c800e200ed005a00e900e800ae00b700 -b600c000c3006600e6005a00aa005a005300aa00dc00e900d100ef00aa00a1008a008c00 -c000e800b1008a0098008a00a000d300cd00f50066008d008b00eb003f002a0037004700 -e600b000c300e8008e00f700b600c600a200e600ed006600ab005a01b200c600e900f200 -f000a900a2008b00a400c800e300ee008c008b008c008d00f001e600c801ed00c6008b03 -8d0066008c008e00ed0050003700280036002a0036002a013600b5000000d100c000b500 -c000b500b100c000b001d301ce00c001b500c601d300f000c801e300ea008d00b0008e00 -9901bc01db00b0008e009900b000bd00a900ea00dc00ae00b9009900c800dc00a300c800 -a900c800c600b0008e009900c000c300aa00de00e200db00b000b700ae00c300de00c300 -99008c00da00c800d100de00c00059007a00dd0050007c00c300c600e700e800c300aa00 -db00a900b000e400da00f800ae00c800c600bc006a00de00a400c000f4005300e800dc00 -b500b700e700b000c600c800c100c800e900dc00c000b500c000b500ae00b100b500d300 -3e0040014200ec00a300c000de00b000f700b400c700a000e200c6005a00a90053004c00 -a900c600e7008e00b500b200b800b500c000f700dc00f700b502af00cd008c00f000ce00 -d100eb00e200c300c000c800e2008e00df00c600b500b300e700a000e2004f003e004000 -370040003e0340005a026a0069005a0076003f0069005a0148005a01510059005a015c00 -73006d00690068006d0072005c007300ec00a900b000c000080052003e0140003b005200 -e1004f006a005a0076003b0076005a006a015a0076003b0076004f007a00660042004000 -3b003e0142003f007c0073003b003e014000370040003e03510073005100730051007300 -5100ec00a900c600b100c000b100c300c000b500c600c300f400af00c600bc00d300c800 -ea005a00de00c600b100b800b200a000ea005a00e700de00c600b800b600c7005300eb00 -c800e900ed005a00e700e800b100b800b600c000c6006600ea005100aa005a004c00a700 -a1008e00cd00dc00c300a400b001c700dc00c700c000c700c000c300d3000700f500a900 -c600b100f00052003e0042005a00e300a100c300df00b100b800b600c6006a00ea00ec00 -5a00aa0053005a00a700dc00e7008e00c700c300c000b501c700dc00cd00b502b000cd00 -a400ed00c801ec00c800c001b501c600a400b100c000eb00520042003e01370040013e01 -c0000000b501cd01f800ba00cf00b600c000d100ce00cd03b801cd00d400cd00ce00b200 -07008c009d02ce01d300b200ba00b800b50053008e00c300d100cd00b200d100b5008800 -8e00b100d100b2009b0091009800b900ba009b003e00c300c600e700aa00ae009f00af00 -a9005a008900f8009700aa00ce00d100b200ce00bd00d900db00bd00bc00ce00cd008b00 -65005a00550069005300d100d300b0009500af0040008e00bb00a000aa00c700d200f200 -a100b2008c003900ae00a800af00c700cd00ce01ee00e700cd003900b100b70082008c00 -bb0099001c022a00e800af00c600b2002d00ae00a700e700a1004c008c00290060003c00 -2d006000c000c700c000b5002a00910082002c009b00af00ba019b00ba00af00f700f800 -0700cd00ce000700b001c000d000c700c600ab0091003900ad00b200a101280027002800 -1c0646013b004b00570031006100290046003b0131003b0131013b0146013b0031013a00 -3b0031005400c0008c00b0009900ce001c0127001c002801570031004b003b0061002900 -610031004b00540031006100290061002900610029001c0128011c012800310054002800 -1c0829006100290060002f0061003100e800a100b000cd01b0003e00b1009900aa005e00 -f5008c00c000ca00d000ce00d300a000a80091003900ad00a800aa00ee00a100c600a700 -83008a00a700c600b000d400d100c700ef00a700b600af002d008c00a800c600e7002900 -8c001c0061004600350060002500b500960057008b00530039004300b500aa00cd00cf01 -cd00b200cd01f5005e00c600ca00d0001c023b00a700b100a700af002d008c00a500aa00 -c300dc00e3004d0072004f0051006d00c200e200c400c30059006a005a005300c800c200 -c700c000b100c600da00c60074000800ce00c700ef00cd01cf00d0009700c300a400b000 -cd0099001c00280027001c05b50000009101b90182009c0095009100b700ca00cf009a00 -8f009c0093009b0094009d00d000cf01b400d200b700930195008c018a00ad009500ac00 -b40089009b00af00cf013c00b300af0097009100b800cf00ad009d0093008100ad009500 -9f009100af00b500d100af008c009f0057009800ad009b00b5003c00af00cf00ba00af00 -ca008300ae018200cc00cf01bb00b002a2008d00ca00cf00b8009300b4009b00f700cd00 -ee00a800f700ba00f300b100b200ac00cb00b500a600f700ee00cf01ba000700b500cf00 -9800ae00b50088005e008600960000022000e800b800b600a5009a00cb00a500b600c000 -3c0086000c00560083015d009b00cc00ca00b5002d00b50097009600b900af00f700b700 -1f009500b300ba01d500cf00ca00d50091009700b700cb00cd00f700a6009a00cb00ad00 -b200c00098000c0300010c03330132003500560021005d001b0049003200240032012401 -32012400450033002e002401320024013300f8002d00b5003900ca0000020d000e000c00 -4a002400490032005d001a005d002e004a012e005d001a005d001a005d00190000010c01 -00000c0125004a000f0000081a005d001a00560020005d002400e80086009900ca00b700 -99003c00f8008300af003900f5003400b5009d00cc00ca00d400b200a6009500cb00b700 -a600af000800f700b600ad009c00ca00a500b600c700f300ba00f700ee00af00b600ac00 -9c009b00a600b600ee001a0086000c005d004a00300056000c009b00cb009f00f8008c00 -990097009a00af002d0093019500b3009b00b700d8002d00b5009b00cc0000000f000000 -3200ad00cd00a800ac009c00cc00a500a600c700c600de00590075006f007401c400c100 -c900d9006c00d90074007000e200e100e300e2005300b000c300dc00d900f300ba00cd00 -ee009b00ba009d00cc002d00b1002c00b500b90098000c000b000006b5000000d000cc00 -b700ba00b700cb00990096009a00ca00cc009a0095009c0095009700a5009700cf02b600 -d200b9009300ba00b40090008f01b7009d00b300b700ae019f00cf018700b700b500ae00 -af01d200b4009c009d01ac00b900b600ee00b201d100b200ae00b5008c00f8009f009b00 -f700af00b200cf008300ad00ca008700b5019100ca00cf00cb00cf01cb00cf00b5008d00 -cf01b4009300b4009c019700b500af00b900b800f3009700b600a500cc00b500a600b500 -cd00ba00cf01d100f700cf01b900cf0083009e00b9009d0000022300ef009900b100a800 -ca00cb00a600c00098003c0086000c005600340035005d009b00cb008200b5002d00af00 -9900cd00f700b200c700f7009c0095009100b3009800d000cf01d2009b01f800b500f700 -9b00a600b500cc00af01990091000c0000070c003301320035004a0021005d001b004900 -2e00240032002400320124012e0045012e003200240232003300b70091009b00c600ce00 -3700360137026a004600550030005d001a005d002e004a012e005d001a005d0019005d00 -0c0000020b0000010c0025004a000c000b00000719005d001a00560020005d002100e800 -9100b50099008c00f8008100b901af008c00f5008a00b7009100d000cb00d0008c00a800 -b500cc00b900a6008c00d0009100b500a700ca00cb00a600b5009800d500cf00f700ee00 -8c00b500a700cc00ca00a800b500f7000f0086000f005d00490030005d0019002d009500 -94009100560091009600d000af00b4009c00cb009b008c00b7009100f5009100b7009100 -ca0000010c003300ad00b500a501cc01a600a5009b00910086000c005d003c0034005600 -9700cb0088009f008600af00ae00cd00f700b201cd009c0095009000b3008a00f300cf00 -cd00ef00b9009d009100cb009b00b700ca00b5009800910000010c000005b70000009a00 -9c009d00ba00b80086008c00b5018800ca00cd00b50003008c008600570089009b00cf00 -d200b600cf00ba0093009b0034009c019500ae00cf00af00f8004a005701cd01b600c700 -be004c006000ac00b4008c009d0092008200ac009400b100b000a700af00d100b2009900 -3900860089004b009600cd00b201d2009100af00e700aa00c800c702cf0599004400cd00 -d200b4009500b4009c00cb0096008800af00cf00ba00d4008200b000a800ba00b500a500 -9a009b00cf02ee00b9009d00cf009c00cb0096009e009d0100000c000e002000ef008300 -9900a600b9009b00a600b500820186000c00560083015d009b00cb0083009b003900b100 -8200cb00cf00af00f70091008200b5003800ae008200cf02d00096009a0083009a02a600 -b8009d00a600af008200910000080c003301320035004a0021005d001b0035002e002406 -32004500350032012400250032002e003300b70082009c00c300f00050024e0050006300 -d90064006f0033005d001a005d002e004a012e005d001a005d0019005d000c0000062500 -4a000c0000080c005d001900560020005d002300e8008300970135009b009400b9009d00 -ae003900f50082009d002d00cc00cb00cc008200a800c0009c00b500a8008200cc008200 -9700a700b900b700a600b5008200d000cf00f700ef008200b500a8009d00b700a6009a01 -0a0086000c005d00490030005d000c009800b900ad00f8009e009b009600cf00af00b600 -860096009b002d00b5002d00d60082009d008200ca000e000f001a003300a10096005e00 -a800ca0176005e009600910086000c005d008300900056009700cb009100ac008600ae00 -3800cc00cf00af00b400ca002d00b5003900b1002d00d500cf00cd00ef00ba0095008000 -9d019c009d00b30034008a000008b70000009800ca00c300e900e300db00e9006500bf00 -6a00bc00c800c4008d00c20066007400e200d301c800de00f000c3009b00c800c200c100 -8900c3008d00c600d900c300d902ea00e900de00db00da00d900db00b200aa006600b500 -b100c300de00ae00c800a2007400e201dd00db00c200a300b000a900bd00dc00c200db00 -ea006500aa00bf00c400c103c801c900c801ea00c2007d00e200c800dc00ae00de00b500 -9900c300c100db00c900e700f400ce00e2007b00db00b600a800cb00cc00cb01ba000700 -b800b900cf008200930082005e00cb009d000b0100001b00ee009c00ca00a500f700b900 -a600cd00cb00820086000c005600830084005d0083008f00b3009c008300af009d00cb00 -cf00af00f701ae00b5008300ae009b00d500cb00ba00d500cb019c00cb00cc01a600c000 -b900a600af00cb009a0000010c0000050c00330132003500560021005d001a0035003200 -2402320024012e0024004500330032002401320024013500f800cb009d009b00d0000f02 -1b000f001a004a002400450032005d001a005d002e004a012e005d001a005d0019005d00 -0c0000050c00250049000c0000080c005d00190056001b005d002300ef00860097009900 -870099003c00b900ba00ae008300f500cb009c009d00d500cb00cc00cb00a500c0009d00 -c700a800cb00cc00cb00ca00a600f700b900a500cd00cb00d000ba00f70007009c00f700 -a600cd00b800a800cb00cc000d00860019005d00490030005600000083008600ad008600 -5600cb01cf00af00b200b900f800ca003900b501d800cb009d009b00d000480042004f00 -6600dc00ce00e200dd00e200c9007a00c400ce00c600a1000c005d0084015d0035008200 -b30094008600b5009b00cb00cf00af00ad00cd00ae00b5003900b5009d00d500ba00cd00 -ee00b90095009b00b700f8009c0193009d0098000c000007b70000008c00ca00c000c800 -e200a900a300a400bf00c200c800c600e200c200bd0066007400c800f000c100ea00e300 -c800c0009b00c000db00c9005200c2006500c300de00c3006f00c400da00ea01de00e200 -ea00a400bc00bf00e100da00c000c600e300dd00c300c400bd01c400e200de00a4007400 -e000a900c600c800dc00db00e100ea00c200de00c900e2008d00bf006500ce00c801a302 -a200c2007000c900c800c300ae00db00c300e700dc00eb005900c900e900f400c000e200 -7b00da00b600a8009d00d0009d00cf01d100b901cb00cc009b0082005e00cb00ca000b01 -00002000ef00cb00b900a800b901a600b5009d00820086000c00560081015d009100b900 -af00cc002500ae009d00cf01af00f7018c00cc008300ad00b900d500cf029d009c009300 -ba00cc00cb00a600c000b900a600af009d009a0000010c00000633013200350056002100 -5d001a004a002e002401320024013200240133012401320124013500b7009d009b009d00 -cc000b000c0000000c0000000c004a002400490030005d001a005d002e004a012e005d00 -1a005d0019005d000c0000050c00250049000c0000080c005d00190056001b005d002500 -ee0096009a0097008a00990034009b00cb00f8009600f500950093009d00d500cb00cc00 -9d00a600c000b900b800a6009d00cc009c00b900a600b901a600f700cd00d400cd00c700 -ef00b900c0007600b500b600a800b500d0000f008a001a005b0045002f0024001a004b00 -31009e002f007300ca01d200b201c0008a00ca004000c600b500f500b90095009800ee00 -72004f0050006c00e000e200e1007e00c500c9007e00e100e000db00c3001b005b003c01 -5b005400c700af00ae003800c000b900d000cd00b201b600a100ca004000b200b900d400 -cd00d100e800cd00b500ca00cd00b100cd00cf0093009d0098001a000f07b50000008c00 -ca00cb00ca003900ae00b50096013c009a00b700b500870088008200600086009a00cf01 -b200d200b9009300cf00b400d0008200a10082009b00ad00b300b50099009f00cf00cd00 -ae00f800b500b9009900b000a300aa009d00b700f700b200b400b500ca019100f800af00 -b900ac00af00b400ac00b700b300b400af00d200af00b4009500ad00ae0099008c00cf02 -9700910098018c005300cf01b8009500b400b600b300ac009a008a00b500b200f300b900 -af00a8002500c000a600cf00d000cf02d200b9019c008200b50082008700860096000e00 -0b000c002000ee00ba00cd00a600ae003400a600f700ba00820086000000560090008300 -5d0083009100a500cb008600b1002d00ca00cf00af00b700cd002500ca002c00a1003900 -cf01cb00d500ba009d009500ba00cb00cf00a600c0002d00a600af00ba00980000080c00 -3300320135004a0021005d001a0035002e00320124013200240233012e00320124013200 -3300b7009d00b5002d00ca0000040c004a002400350032005d001a005d002e004a012e00 -5d001a005d0019005d000c0100010b0000010c0025004a000c0000080c005d0019005600 -1b005d002300ee00cb019d00b70097002d0099002d00b500cb00f5009d0093009d00f300 -cb00d700b900a600c0002c00b500a600b900d5009d00f700a80097003400a600c600dc00 -f000ea00e200ec00e201dd00c400c200dd00e200d3008d00ea0066007a00c200a300a200 -6600d9006a00a0006a00e100bd00bc00c800e300a300c100bd00be00a300e200a300f400 -e700b500c600f00076003b0073007400ea01e200dd00bf00bd00dd00e201ea00ec006600 -d900a901d9007500a900df00c800bd00c400a300ce00c800e300e2016c00be008e00e200 -a300f000c800e900ec00c600a300bc00a300c400b000c800b900c700ea0066075a00d100 -0c00b200cd00ba009b008c00af0097009a0083009100f80083009600ae00b50082008400 -9b00cf00ba00b700af00cf00b7009500d200b400cf002c00a0004300b500aa009b00ca00 -89008c00ce00cd0039008e008600b100420065006b00d900b701c700db00b200c800b000 -ce009900a100b200ad01af00f700af00b600c701de00ee00b200b600940040008e008b00 -db00d300ce01d100cd00ce00d100b1008d00cd00ee00c6009500b200b60094009000cc00 -2c00b500b200f400b500b400a6009800b100a5009b00d5009d00b900cd00ef00c700c000 -cd00a400b100b500ae00b000c0002a00280029003a00e800cd00c0007600c600a400ab00 -c000cd0086008c002a0061004c016200a100b100a700ca002d00b000a400cd00d100b200 -4c00bb00a900be01c300b0000800ce00cd000800cd00b7009b00f700d400c000a800c600 -a400ab00b200f700b50028022a0028022a024b00480046004b0060003a00610031004800 -46003b0246003b0246005400480046003b0146003b015400b100b501ae00ce0028002a01 -28012a0055003a004b00460062002f00610046005b01460062002f0061002f0069002a00 -28002a0228012a003f0057002a0128002a0228032a0062002f006000310061003b00e800 -c000b504b100b000b100b700f500b9009500b900f200be00d400b500ab00c600a100c600 -ab00b500d400cd00c000ab00b000a400a800c600e200eb00ea00e200ec00e2017a00e000 -db007a00e200f0004f00a3004d0072004f007c00da006f0158006a0055007a00c900c100 -ea00e1006600c900c400c901c300c400f400dc00b500c300ea0048003f0068004800d900 -e200dc007600c200e2007a00e200e000db00e3004d0072005c0055005f006100ae008c00 -9b008200b500b000be00c000aa008d01a900be00ca00b100b500d300b500c600e900b100 -c600a900b101b5019b00b700b0002a0328012a012800c0000000b200560034008f005600 -5d00200023003200810035001e0034009e0034001700920094009b002c001e00ad00ba00 -94019e00600039001e006a00520066006d008d0065008d008e00c300c600b000e200c300 -e200c400e200e000e100c301e200e100db00c1008d00c400e001da0074006900dd00a900 -d90074017000e1006f00d900aa00ae0066015200da00c200a3006b00a2008d0066016e01 -6600e000d900ae00d9005a00800081002c000a003900df00f100aa0084004900b9002600 -ac009000ba0017001e00d900ec00a900da00a3007400c300a900a000c300ea0066005201 -6c00ec00db00a9007a006d00c2007a00db00dc00c300e2006f007400d9017a007401a900 -8c008d00a900d9008d0074007a0066008d00da00a3008900a400db00ea0066007000e200 -c600a400b100e200c800c200d9005900e0007400d900de00e90066005000660064006300 -500066015000630074016400740164007a006c00790068006d0074006d006c006f016c00 -6d00740164006f016d017401ea007400a100c600e200660150006b0159007a006f016800 -7a0064007a006400740168007a0064007a0059007c006f00500063006400660050006b00 -64007c006f0064006600500066006400660050006601500059007a006c0074006c007a00 -6400ec00e100a900a100dc00c300a200a900dd00b100c300f200de00ae00dc00ec00a300 -eb00e200dd006c00db006f00d900c300ea00c400c2007500c2017400a300e20166007400 -ec00e200a2007401c200dd00c300e9006600ea006c007a0071007d016e016f00c3006a00 -dd00a30065006c007a006f006a0074008d005300a100d900f400de00b100db00e9005900 -6f0055003b00e300db009f005d005700c2006d00c300e000ec016c007a006d005f005b00 -5d001f0180018f009e00260025005d004a0032009e002c001f0092009d0091001e003200 -b600830098004a0094008f0094001f008f009d0098000008b7000000b6001d0013008f00 -85009e004a01a500840090001d0026009e0080019300900091001f001900a50083001800 -930090004a001a0032002d001f0026004b0034003c00260081018000810060004a003b00 -9e0045004a0039008f008500840061002f002d003c0060013c0060004c00240060003200 -4b013c0160003400a5009e008f001e0028012f002d0229004b014a013b002b002d009e00 -900061004a003200560019000e000f00a800b500ac0084003300a0003b00a7005a00b000 -37003a007500db006800670028001c008f0046003b008c0098001c0028013f00e3006800 -4c006100460068006d0069006f00a200c3004f006d00670055005f005b003b005c002900 -28001c009f003100570062002f003c009f0081008f016900a9004f004200a90064005100 -8700d90074005c009f0029007500590073006d00a90042014d0042066401580068006d00 -580072004d006400590064005800590258005901640159005801590058016400c2007400 -5e006a00c30042004d0042024f00720058006800580072004d0072005900680159007200 -4d0072004d00790050004d0042004d00420364006d004d0042084d0072004d0072004d00 -72005000e3006d005a00a00076007301a900aa008c00a200e900730083006a00c3004f00 -db007200a70029006f004d0074006900c4006800570061003b008700570084004c004000 -28005500e10072004c004b004c003c0060008300a10029008c0028004b008e00bd00a300 -8d00410054004b003400760059015c0072004f0069007300520053008c006f00ef007400 -5300a200dc004f0042003f005500da0074008c005c01590064006a007200db00e3004d00 -720068005c0062006800370059003b0037003b00a0004801730046004b005e0040008300 -9400a10137004800de0051004000570094004b004c000d000100950098000008b7000000 -b60081001d001f005600610030002000320081009500260049009e002600180001009200 -91001e001900a7003c002600920091003200230025001f008001ac0081011e0085008000 -01015d00260032009000250018008001900092005d0034001f00800084009e0080008500 -8f0049005d002000260084009000ac00840080009e0084009200120015000f0035008001 -18001a003303240017008000840026005d00320025005d000c0000000c00ad00b9009b00 -9000320074005900ab007300db0064017a00e30079006800290032001800350032008700 -f8000f011b003f00e3007900400061003100720079006f007400c200e200640079007200 -48005f00450031005f001b000f01980040005e007300320161002d001f008f006d00c400 -6301c40079004b008c00da015c009e0020007a00670074006d00c300630050086d016800 -6d0074006400750059006f0068016400680064016c00640068006d016403680064006f00 -e200a900a100a900c600500463007a0064006d0068007a0059007900680074006f006800 -750058007500590079006400500679006f00500a750059007400590079006400ec006f00 -a000a200d90074007300a900c300a100c200e900770081007400c4006400e30075009e00 -1b00750064007a006f00e200740084005d00340091004a0081003c0039001b005c00e500 -75004a018301570081008a000f0086000c00560032008c00b0003900400062004c002400 -ab0068007400da007c006400790164005200a0007400f000c3008c00b000e20063005001 -6d00e300a9016f006a006c006d00a7007400e300ec005900790070007400750164007500 -680050005a00c2006f007c007a0070006d00740064005200a100c200dc0050006400e600 -6c005a00a700ae0068005c000d000100950098000c000007b7000000b200840085003900 -6000a600570038018300940083005e00a6005e002c008f00940091001e002000ab00c300 -a9005700600032003c004a0025000b01490081002d001e008c00560034008f0034003300 -34001f00320235009e0092009f0040002b000d0023009e001f004900810085004a001b00 -5d003300340085001d0025006100490092001f004100390060000d000b0000010c000003 -0a000d004a00200057002600150057000f0000002c00b900f800320090003200b3001d00 -9e005d00dc0059017600a7008d003600b00033008000350032006000c60052025900ec00 -7400a0007600690074007300a000d900c301520074005c0074007a0074017a0074005201 -c200bf007100dd00a3006d00dd0074005900a1006d00c30052004f00e200c200a200ae00 -df00da006900ab005900d9005c00aa0076008c000f000c0200020c0000000f0033013000 -3500560024005d002000450032002e0232002e012f002e004500330030002e0132002e00 -240033008700b30092009500980019000f000c000e000f0019004a0024003c0032005d00 -1a005d002e004a012e005d001a005d001a00570019000f010c0100000c0124003c000f00 -0c00000719005d001a00560020005b002400b600900092009000ac009002980080004a00 -d1007600ae00aa00dc005200e2007300aa005900d9005900aa00a700a100250081005d00 -33006a007400af00de00a30052006900e3007300a2007301660076009f00e7000f008600 -0c005d0083008600a1005300a100a800a1003300af0083002d008b00a4003900a400a700 -8c00150091002400cd00b3000100940098000e0000000f003300ad003300810049008400 -8300350094009100ad00b2001a004b003d003b005e015700a7004a001500820098002b00 -8b00a40043005700a7008c001e009000320086000f002400b60083013500920023010d00 -0100950098000d000007b5000000b20086004c008e00510073008d003d0065003e005301 -8d0073008d0043005a00b500990028017a00a9006d004d005a003100a4002a0053001b00 -1c004c0083004401bc0045018500340031003b01450362008100a9004400890028004a00 -9e00260034004a0085004c0028006100240032009e001e003100610056009400a400a300 -a20031001b0010051c001b0039001b0056002f0046008c0043005a0039001c009700f700 -b50035009000330098001b009e005700c3004d004e005500a700a3008d00a9002f008700 -3b0020005a00c2004f004d004e004f00e60064006a0072005c006900720066007401c200 -4e006d0074007c016b0071007900c20151006f00bd00bf007a00790067005c0079007000 -7c00c200e2004d004200c2006c0066008b00c20074007300d9004d007400590073007200 -8c001b0010000f001b0010021b0010001b0033003b00310045004b002f005f0020004600 -2f0231002f04460045002f0546008a0091008f00940098001b0010001b0010001b014b00 -2f004500310061001b005f002f004b012f005f00200061001b005c001b001c001b021001 -1b002f004a001b010f071b0061001b00540022005f002900b20086008f0090018f008000 -8f00910081005700c70073008c00a200c3004e00c40074014d0074004d0074006a00a200 -3200810060003b00680072006a00c2006c004d006400e1006d006a006d006a0059007900 -6a00dc001c008a001b00600087003900540061003b00620046006100af003c003d008e00 -c2006600420057008d003e00a3005300d10098000100940098001b0110003100a7003c00 -840056004c003900330090008700ad00af000c004a0089008b00a40040008a008c008700 -83008f00940082009700a4005e004c003c008b002d00a100860100002400b60083008100 -350094001a002600250092009400980011001b010f031c000f00b5000000e3008d00bd00 -e000c20074006600a300bf02c40174006600bf00da00c200e200a3006600e300e900c200 -a200c2007000e000c200da00c200a200c300b000c400bf0166005a009801a200c4006e00 -6600a400bd006600d900a200c5006f00bf00a3006f00dd006a008b00b000af00c2006600 -d900a900a200740066017a0074016f007900c20066015a006500a2008d00bc008d00c300 -a900a40066007400a200c200db00a300db00a300c200bf00e300ee00bf00aa00d900db00 -a300dd00a300ea008d006600a300ec00da007900dd006f00dd006600ae00d900ea006602 -6a00ec00bf00a400dd00c200db00dd00a300c800dc00c800a300d900c400e400e000bf00 -71006c008d00aa00ae00db008d006e00da0074006f00a900a3006600da00e000ea006600 -6500c800db00a900b100e300e200a300dd007400db00d900a900bf00ea005a0065006607 -74016d007400d9006900d900660074006900a2006a03740069006d00740169006a016900 -6a017400ea00dc00ae00c600e7005a00660265006600e1006d0074007300d9006600d900 -6a0074016a00d9006600d9006600da00a3006606da007400660ad9006600d9006900d900 -6a00ec00c200b000ae00c600a101ae00c300f800e800f200de00ae00c600e900a300ea00 -c400dd007400e2007400dd00c300ea00c300a400dd00c200da00dd00a900e200dc006600 -7400ec00bf00a400dd00c200da00dd00a400c900a300ea006a00d900db00a200d9016600 -6d00a900ab00de00c3006b00a300c200d9006d007400a3006e00e000e200f100ab008f00 -af00e900a200660065007400ec00c400c300dd00c200a300d900aa006600ad00b6000c00 -5d00b000c000b00053002d0025008100840093009b001e002c004a005600240032004100 -2d00a100b900860000002400b600840083003c00ad008c009f00ae009400aa00e9006601 -5a0066005a0166015a00ee000c00de0043008e00a30066005c0031003d00650044005300 -66015c003b0065006a00a400b0003700290073005a005c0037003e00bf01370066003101 -5c003e0066004f0070002a013900830057006f007c0055008e00c1002a0055006c007100 -500043006600790072003f0039004c005a005200370068005a00420048002a0167005c00 -3f0044006b0065002a022800400089008b0065008d00370053002a0055003b0068003b00 -360048003e00c20065005a00c000bc0074007500c2007c007500bd00c90036002a003700 -a90066006c003f006b00790052004c006900a4002a0028002a003a00e2007100bd007500 -7c00da007500bf00c10053008d002f005c006b0071007900700052005c003a006d005300 -6900430036003b00460042006900a30036006f00c200b10028018c003e0087008300a100 -bb00bc007600c200a9007700c200bc00990028022b0028042f00480047003f0055013a00 -6700370047003f013a003f023b003a0047014d003f013b003f0047003f00550066006900 -5a008c00b00028002900280229005700310048003b006100290061003b0054013b005f00 -29005f002f005c002f0028063b004b002809290061002f0061002f005f003100de005a00 -8c008d00a0008d00a9008d00a1008c00c200c7005a003c005a00a1002800be00bc007600 -c200a300c2007600bc00be008900bd007700c2017600bd00bc00430028004600c300bc00 -bd007700c2017700bc00ce0028008b0029005f004c003b00610129005f003b00a0009f00 -53003d0028003b00610042006600a3003600c200c300ee00600080008500a10029002801 -4600a900bc00bd007600c200bd007600c200bb00ae00b6001a0060008c00a100a900a000 -2b004a0033008700920091002b002c00240054003b0057008d002800a200b1008a000f00 -2900b200340026003901bc00a4002b008e00aa00a1002808b5000000af0043001e002f00 -57004c005e009900880083003400240057004c005e00bc00ac00f8009a001e000c00a700 -a0007600c200a300bf01a400a901a100d90070016e00740066005a0098008c00a700e000 -7400dd00a300bd0066006900da00e001bc00c600e000da006a008c00a900c300da00a200 -d900a301d9006601d9007400a3006600c400a30066006500660065016603c200a4005a00 -74006900d900a2006a007400a400da00bf00c300c8007100e000dd006f00e000dd00bd00 -c10066005a00a200e9006900740069007000e100c500da00e000c900660165006900ec00 -7100bf00e100e0007900dd00e000bd00c300c800a200d9006600a300da007400a300d900 -da007400db007400c20029005d0033002d004100a4008a00a700390086000e0000008600 -1e001f00950098008801a800a9002900a800a9008800890000071b00730074016a007401 -6a00d900660074006a07730074016d006a0273006900a900ea007c00a400b700ca000000 -0c0100010c004a002400350032005d001a005d002e004a012e005d001a005d001a005d00 -0c0000050c0024004a000c0100000c0000010b0100000c0019005d001900560020005d00 -2100b6009700b5008b003b008b003900b000b700a200c400f4006600a100aa008c000e00 -bb008800a800a9002800a100a8008800ca0038008e00a8008d003b00a8008e0088003900 -0f003300ae003d00a400a80053004c00a800bb010a0086000c005d00980034005d005b00 -3800a5004c003300a5002d009b0019005d005b00270044008e004c00a4002b00cd003200 -80009d00980000010c003300a10096008c00a80089004400a800a0008800ae00af001a00 -5d0039002d00570188008c00600039009f002f00c200a300d90171007000e000a300e000 -6f00e7005a00a200e800830157008b00bb00b0008d00a00032008a000c0100040c01b700 -00008a0044002a0037005a008900a0005300440040004c003b005a008900a10089009000 -87008a001e000c00a5008a005e004800bf008d0043002a0039008c0094009f006a003700 -bd00a3002a002d008f0081004c00c200500076005f008d00280048007600c400c2008d00 -440066003e003b0034008500a000d9003b006200a300bf00d9003b002a002f005e006600 -5000c20066002a0028002a0028012a0028012a005a008a002a0060003a00620048006900 -760053006a0065008e00c0005200d9007700b000c20077008d00b0002a013700c3004600 -600036002a00590065007300a300c00028023100e3004f00a3007700c200b0007700c200 -5a005300a1002a006100460057006a00540065003e00a301c2007400a9004b005b003200 -82009a009b003200ac00910097000e00000083002c0096009800970040008900a800b000 -9100a600aa0041008a0000000b0000020c0000011b00610054004800460054005c003a00 -6100370055003b013f013b013f003b0154013a003b0046003b0046003f0048008d008e00 -a4009700ca0000020b0000000c004a002400350032005d001a005d002e004a0124005d00 -1a005d0019005d000c0000020b0000010c002500490000010b000c0000010c000f002800 -2a0161002f006100310061003b00e700bb00bc00a3006a008e008a00b0009800a2008e00 -ee004400a300a20099000e00b5004000a800a4009100a100a8004000be0039008d00a800 -8e009800a800a400860039000c003300af003b00a400a800a400a900ab008d00a4002a00 -8c002a006100570032005d005700430039008d009f00a7008c00f800320061004a008200 -9a009100320098008a0007008800970200010c003300a10089006000a8008e009700a800 -62008800ae00af0019005d003500810056005b0043003d00ad008c00a1008c00a9005a00 -6200510044009900ae004000b001a1002a003b00a9004c00340057001c001e0032005700 -4000350091000c000d0000030b000001b7000000a1008d00660052006600a400a3006c01 -6f00d90059008d00a300a200a300a9006900a00025001900a50098009000250088008a00 -4c004a00810101008f00860053008e008d000f001200800181005700530061005b009800 -0c0024008c00a400a70060002f004c0026004a001f0090008c00a70053005e008b00bb00 -a00023000e000f0085008c00a9005a0086000c0000000c0000000b000c0000000e001900 -340083000f004a0023005d001e00400057002b003b002d008800b500a0009f00ac009b00 -9100a5008d00b1000c0000000f00ae0033003200860053008a0053006000430088000002 -2000e80057009f00a50098009b00ac009f00a7003c00860019004b003000490024003200 -2c008f012d008c00390120005d000f0080018f00850081009400970000000b0086002b00 -8800400096008c00a100a50091009d00ac009f018c000c000b0000051a00560033013000 -3500560021005d001b0045002e0132002401320024012e0033012400320024012e013300 -86002b008e003800bb0000020b0000000c004a002400350032005d001a005d002e004a01 -2e005d001a005d0019005d000c0000010b0100010c002400490000040c00190024006a00 -6c0176006600790064007a006d00ec00a300c500e000d9008d003b008e003800a0002d00 -f7002b00b0002b00ca000e0099009f00a50091009b009100a500a700b5004c00a000a500 -98009b00ac00a000b000390000003300ad00a7009f00ac00a100aa00dd00da00e6006600 -e90059007a0073002f005d004a008200920086003b00570040002c001b005d001d008001 -8f0085002d005700f5002b008b003800ca0000010c003300a1008e00a500ac0097009a00 -ac00a600a100ae00af000c005d004900810021004a002c0082008f0039008a0043003800 -3d0057001a001f0080008f00850081009c0086000f004b00e3006f005100530040008a01 -56002d00350098000008b7000000ae0053008a004c0040004c0040005a014c0073004200 -3e0042004800690059004200a0004c003900ab00a00146005e007300aa00a7008300ad00 -810082008a00bd01a9003e0037002d0039004b004c0044007600570053003e005e004401 -a3006a0051008d004c006a003b008500a400c200bd008b018d00c20053008e003b005e00 -8e00c2004401360037003b0036002d0036002d0036003b00c3008c003e005e004a00a000 -8900b1008e0044005e00a0004c00c70060005700940082008f00a5005700c6003b003700 -3e00c60057003b008900b1018600a000bb00bc0037023b00e8005a004b00ad008301ad00 -4b00a7008c00ae003b006a004b0057013c0081008f00810040004b003b0137006a003700 -39025e003c003900b0003b003900a1005900a300a4008e00a2005100a700900082009400 -6001b00037002d0036002d01390036013b00610057004b0157006000460073003b006000 -4b08550148004b0148004b003e005a00a400a301bb00be0039012d0036013b006a004600 -57004b0073003b0073004b005e0060004b0073003b0062003b0073003b002d0039003701 -39002d0037005500600039003700390036012d0037004200690042017600420073004f00 -72005100e3006f016b0066006a007300650044006a00aa00ef006a00c2008e00bc003700 -a4006100a700920082008f00a5006100c30051004b00ad008301b3004b00a0008d003700 -4b00dc006a004b00b30039008700aa005900dc005100c2004f00750042003f006a003c00 -82008f0083004b0060003b002d003b006a0037002d0039003c005e003b006a000800a200 -c2008900bc003900370036004b00c30057006000b30082003900b30060005900c300de00 -3700620057004c0057004c002d008f00830057003e0136003d006a0037002d0039016000 -3901b00037004b00e30042003e0043008d00b000b1005e0039003c00b00037012d003700 -2d0039002d0037002d00f7000000c700a101b5019900b101c600a100a4018e00a100a400 -dc00a401e900a2003700da00e00062007300690048003e018c006a00ae008a005a007400 -6f0066006c0042004401280051003f0068003b0042007c0068003700420055005a004f00 -5a00c2007a0064009f006f0069006f003f00520059006f007c003f004200480053006600 -a3008d00360063006c002a0037012a00370159002f007c0069003b005e0083004c008c00 -5300a2007400a400f100a400b000f700a100b500dc00a400e700420037006b00f100a900 -a400b000ae00f800c000c6008c00ec0037023f00ec00a401e700f800ae00e700b0008e00 -c400e200c400c300a400b100e700b100ae00a4008c00b000a400a1008e00a400dc00a101 -a401a100b000a400ea003701db00e300c300a900e700c800a400dc00f800ae00c700c300 -a100e6004e002f0037022a00370268005c0055003f0051005a003f0073003f0079005500 -5c006701550068006d0055005c0067005c00460048004f00420048015c00ed00e200a400 -8e00c800520037002a00370142007e0047005500460073003a00730046005c013f007300 -3a0073002f007900640036003702280037017f00550037012a0037022a0042005c002f00 -370068003a005c003f0068003a00ed00e200c3008c00a400c3018e00a400b000c300f400 -e300c300a100ea006400ed00a400dc00c0009100b500dc00a100f100c300b000e700b000 -ae00c700a100c300e5002f005500ed00a400a100c700b000ae00e700a400c6006600ed00 -a900de008e00a400dc008c00b000a400a100a400c300a4008c00a100dc008e00a100a401 -a101dc00f400c301a400ec00420037014800e600a400a100c700b001b800b000c400e600 -ed00c300dc00a100b000e700b5008c00b000a400a101a400b0008c00dc00a4008e00a100 -a4018b00a400ed003f01ed00c300a101a900b100ae00c600c000ae00ed00520037002a00 -370136013701c0000c00c0008c01ae0098008a008c00a100ae008a008e018c00ae008e00 -a1008c00a100e90066002a00da00c4005f005c004800510036012d004b003c015a00d900 -6600520064003f00bb013700aa003a005c00360179005f002a0055006a002a0028002a00 -66006d004f009f006a0048007400460048005500680079002f003b004b00370165008900 -28005000640028032a0028003b00280079005c0037002d0025003b004c002a0040004700 -4000f400a1009800b7008c00f800a101e7003e002a005200f100ae008c008e0091009800 -ae018c00ec0028022a00ec00a400a100ae00f8009800b100a1008e00c401c300b200a101 -b6008c008e018a00a1008e008c01a100c6008c018e008b008a00a100a400e90028001c00 -e200dc00a101e700c7008e00af009801b500ae008c00e6003f0028002a001c0028032a00 -610046013b0048005700310062002f0079005800670172006701720067015c0055003a00 -46003f003b025500ed00a300a4008c00c80042002a001c002a0028003f007e003a004b00 -46006200290062003b004b0054003b0062002900690029007900590028002a0028002a00 -1c002a0028007f005500290128002a001c0028013100570029002a005f002a005b003100 -61003100ec00c300b00091008e00a1018c008e00ae00a100f400af00a1008c00ea004d00 -ed008c00b200f8008a00f800b2008c00f100c300ae00af00a100f800ae008c00b000e500 -2a004200ed008e008c00b7009801b100a100c0006500ed00a400c6008c00b800e7009800 -a1018c00a100b100a1008c00a100c6008c01ae008e008c01a100f400a102ec0037002800 -2a004600e600a400ae00f8009801f800ae00c300e600ed00a400dc008c00ae00c600ae00 -8a00ae00a1008c01a100ae008c00c600a1008c01a1018a00b000ed0036003b00ed00a400 -8a008c008e0098009100ae0098009100eb0042002a001c002a002804b5000b008e005101 -42013f00420059013b0042013f004201690051004200c20066003f00da00c20072005500 -66006c015c005100a7004c018d00bd00bf0079006c006400bf00c20171006e0066006500 -71006c007300480059005a004f0050006d0069006d0063009f00c200da00bf0065016b00 -da006f0042004f01a300d9006e013f00590064003f0042013f014200d90052006f007200 -4f00a1005a0059005300420059015a00e90055005a0098003e008600a7004f00c6004200 -3f006300e3005e00420053008e0099008c00a0008900c80042003e014f00ec0059004800 -af0086008300af0057005e00a300c30052006a0048003e0073003e00400039003c005100 -42003e013f0073003b003e02510048006a00dc003e004200c3007300a2008d01a9004f00 -730090003c00980060004800e20052003e06420073005c01510069006a00480076004800 -69005500590251015900510059005c00690051015a004f0051016900e300c200a3006500 -be00510042003e024f00d90055005e005500760042007600480069015100760048007300 -3f00790059003e054200790069003f003e023f003e014f0069003e017300420073004800 -73004800ec006c0066003e015900730042015a00a900f1007600a2006500c3005000e200 -4f007600910039009100a7005500e20059005100af004c008600ad004b00a000db003e00 -5a00ec0059005100ad0040008600a7005100b0005200e2004f00730048004c00a0004000 -3e003c015a006a0042003e0173003e0039003c0040004c0040003e00d300a900a2005200 -e20042003e015a00e30051005a00ad004c004000b3006a006800e300e6004f0072003f00 -42006a0042003e0142004f003f0042013f00730042003e003f00420059003f007300e200 -42005100ec004f003e0043006500a400a1009f0087008600c80050003e0039003e05c700 -0c0083001c0072004e004d005200500064014e004d01500052004f006f0069005000c200 -6b004e00da00c2006f004e006b00790075007a00a000a9005000510070007100c5007c00 -50006900c5007d016e0071026e004d006d0058006400c2006f0071007900720064004d00 -68007c007d0071037d0058004e004d00790070007c0070006e004e004d004e014d014e01 -4d007400a3004d00720067007a006c007d007100640072006400a300e7007a007900aa00 -5c008700a6005700b2000f011c00a100330029008900a40141006900880089000f022400 -e80048006000a50083009000ad005e00a70040008a001b0057003c002d00600032008200 -92008300200053002b0027001b0060001b001f0018001f0087002600910098000f018600 -2f008b00530099008c005100a80086009000ac0062005e00a1001a000f001b000f021b00 -0f0020005b004500330145004b002e0061002000450033002f074600450030002f044600 -8a003e00a4004400be000f0010000f021b004b002e003c0033006100200060002f004a01 -2f006100200060001b0060001b000f062f004a001b000f0524004b001b0160001b005b00 -200061002400b20037008d009901a0004b008e0043006a004000d1003e00a4004300bc00 -10008e005f00a800850083008500a6006200b0003f005e00a50083009000ad005e00a700 -3c001b003300af006a005e00ac0083009000a5006000c6001c0086001b0061004a003200 -240045001e008f002c002f004b00380011001b006000250080008f009200ac0081002900 -08004100a4004300bc0010000f013300a70051006200a5008301ac00a6005a00dc00e300 -4e0075006401720064006b008e00730064006f0059004e006e0079004d00520274006400 -75008a000f002f00b6002d00820043008900b000a4004b00250032008c001b010f06b500 -0000970043004d005900a200bd00c20066006b00500051005900a300bd00c3008d00a100 -a200b00066005200d900a900a2006800c5007100660053008a00a200ae00b200d9006400 -c500da005a00ae00e200e00070006f00e002c40053018c00db00a900e00071007a006d00 -64008a00a0007900da0064007400da00e1007e00590052004f007400a3007400e0007400 -50004f0052014f01520050004f006a00a300520073006800ab006600d900da00a900dd00 -6c00bf00e7006f00e1007b00da00a900a8008e00b50000010e00ae0033004a002b002800 -4c00880060008800970000000c0000002300b6004000a400a800b100b800a600a4008e00 -3c0086000c00560083015d004a0088002c008c00a100a4008e0097003c005d0025008f00 -9c009500810090009b0097000c000b0086002c0096008a0097008a008e00a800b000b900 -a600aa008e008a0000071b0056003301320035004a0021005d001b004a00240232002401 -320024002e00450033002e002400320024023300860082008e004000be0010000f031b00 -4b0029003b0030005b001b005b002f0046004b002f005b001a005d001a005d000c000006 -25004a000c0000040c0025004a000c015d001a00560020005d002100b600820097009900 -b5008e004c008e008200a1008200cd003800990083009b000e00b5009f00a600a400b700 -a100a8009f00be004000a400a800b500b800a600a900a10039000c003300af005e00a900 -a600b501a600a400c0000f00860019005d00490081004a005700820083008a00a1019900 -980032005d00320082018300340090008c00080082008c0083009b000c0000013200a100 -9900a500a800b5009700a6018b00b000c300500074006a01760075006e006b007a00da01 -d900c2006f007a006900bd00be00b0006500da00d9008a0000002400b600830081005700 -2800240033005b0033004a0098000008b70000008c0088001a002e004c0041005e008e00 -88000e000c0024004c0039005e0097009000910098001e001a00a5009800870057008b00 -8e00910080008f00900092005d002e000e0038003c00170094008300a9008c005e00a400 -a1004c00970080019c0086009100b00039004a0034002500800081008a00a10039009e00 -8a008c00a70020000c004a00560040002700a40053000f000b0000010c000e0000010f00 -ae0083000f004a00320090003400330032008400a7008900a100f8002b00a900a8002900 -a400a8008800960000000c000f008700200056001b002d00a10088005e00b5009b000002 -2000b60011008b00a8008d003b00a8008e003800830086000c005600900084005d004a00 -86008c00a1002a00a60030009b0034005d0035002d008800b0003900a100390086000000 -0b00860015002c009500980039008800a600a4002900a800aa003d00860000071b005600 -3301320035004a0021005d001b003500240132002401320024013200450033002e003200 -24023200330086009a00b000c200ea0066006500660065016600dd00690074007300d900 -6600d9006a00740076006900760032005d001a005d000c00000625004a000c0000040c00 -25004a000c015d001a00560020005d002100b6009600bb00890039008b003b00b000b500 -ae009d00cd001e008f009d0098000e00bb003800a600a40028008d00a8003800ca002b00 -8b00a8008d003b00a8008e003d00390000003300af002b00a400a6008a004b00a8008900 -96000a00870019005d003200830056005b0088004a00a1003700a1002d00b70023005d00 -56002b0088008e003900a4002b00cd002b008f00b70098000c000e000c003300a1008800 -5700a60089004300a6005e008800860119005d00840085005d005b0088008c0062003b00 -a0003200b70039005d005600430038008e003800a0002900860019002500b60086008300 -560040005300a1005e00a00024008a000008b7000000b2003800430053004c0057003c00 -2b0088002b014c01570040004300870097011e001900a500900083001e008200bb00b500 -2c0091002d001d0056000f003d00110086001f0095009200a100450157005e002b008800 -80019500800094008e008a0081001f0013008000810090004a0032009e008f0082003c00 -0c0019005d0056001e000f0039002b0000031d000c001b000d0023003200830000004a00 -810090001f000f012d00a10089008700b500bb00af00a8009100b000a700bb00ca000001 -0b00980032004a0024003900a700410090009a0100010c002000b6009600bb00a800a400 -a0007700bd00bb0086008c002a0061004c004a005d0049003200560025008700ac008300 -96001e00220035003c008a008e002d00a100910097000001860026008f00930094009600 -ca00a600c3009100a600af009a00970000071b0056003301320035004a0021005d001b00 -3500320124013200240032002400320033012e002402320024003500910095009100ae00 -c0002a0228012a0060003a004800460062002f00620046005b005f004600610020005d00 -1a005d000c00000625004a000c0000040c0025004a000c015d001a00560020005d002100 -b60091009b009700910098008700ae00f80091009b00cd0083000100950091000e00ca01 -a500c3009100b000a500ca010300bb00a800b0009800a800b500ca00820000003200ae00 -9a00b100a8009900a100a800bb00ca000a0086000c005d003c009700a10057002b009e00 -40008a009100830096000d002e004b00390053008b002d00b0008c00cd00850001009400 -910000010c003300ae00ca00b100a8009901a800ae00ca009100860019005d0081015d01 -1e004a003500850094008600960080002400560039004c008b002b00a100910086000c00 -2400b600830080003901bb00a40038008b0091010c000b000006b7000000b20088018e00 -400035001a0039008b008e00bb008c008a0045001e0089006000430082001e000c00ad00 -980090002d0091002d008e0089008e008a0035009e0083008e0089008b001f0094013900 -9e00320035005d00200032001700800192009000b100320012010b0080008f0081004a00 -0f009e008400810035000c0019005d004a001e002d008600430000000c010b0083002d00 -ae002c00b400570083000000490093008300910082003c0091008c008b00b200b9009b00 -85005d00b8004a00a5009100b9000c010a00ae008c0039005e0043009f00830092009400 -9b0000000c0000001b00b60091009000a5005100d900dd00c300e200c300e2006f007901 -4b005b004a00240023002600ac0094009b0017000a004a0035003200340038002b00a100 -9b009a000001830094009200930094009601a5004a00b9005d0087009b00910000071b00 -56003301320035004a0021005d001b004900320024013200240232002400450033002e00 -2400320124002e00330086009d00010095009800000419004a002400350032005d001a00 -5d002e004a0124005d001a005d001a005d000c00000625004a000c0000040c0025004a00 -0c015d001a00560020005d002100b60098009201950081018f00850092009b00f700b900 -01009b009100000096009d00ac004a00b9003c00ac009b009a0096008300a5008600b300 -a5009000ba0039000c003300ae009c008300600091009800a5009100cf000a0086000c00 -5d008e00a4018a002d002e002600840092009b0000001f004a0056002400320041002a00 -b001cd00b70001009500980000000b0019003300ad009a00b3009e008a0091009e00b300 -9a0086010c005d00830086005b005d001a002000810085009200b3000b001f004a005d00 -2400320041002b00a100b900860000002400b60083014c00a100b000a100990098009b00 -980000000b000006b7000000b200820039008e003c009e004c002b0089003d0089004c00 -890060008a0043005700990097001e000c00a50085004c0028005e003b00c30037006600 -2f01ac008c00a301a400280081008500c3007600b000a000540031005b0020002d018f00 -57003b00570029011c00810084008c00a0002a005f004500310060001c00280061005700 -8700a400a3008d0037001c0239014000410040002a0053001c00560090003e00a4004400 -5a005e002a00bc00c300b5008c0085003b008c0029009f008700ae001c0029001c00a901 -a300aa003a00a7003b002d0057008c001c022f00e8004000850061003a00550059005100 -6a005a008d0037006800470054005f004b0031005100290060003500400088019f004c00 -3c00340043008600a1009900970000000c00830081008f009200940083008400ac000d00 -900032009001910000010c0000041b0056003301320035004a0021005d0020004a002401 -32002401320124002e0033012e0024003200240132003300860083000100920098000000 -0c0000020c004a002400350032005d001a005d002e004a012e005d001a005d001a005d00 -0c00000625004a000c0000040c0025004a000c015d001a00560020005d002100b6008300 -8f009201010080009300940093008500f7009000010090009100000091008400ac000c00 -90000d00ac009000980034008f005d002d0081004a0081009400390019003300af008400 -8f0049003c0026005d008f00b7000d0086000c0035008900bb00a4004100530056009000 -94008f00830038009600a1005700320188005300b001d100900001009200910000000b00 -0d003300ad0085008f0049004a0033004600850087008a008c001c005f00400033005b01 -1b004a0034004a001800830082009600a700570032002d0088008600a100ae0086000000 -2500b6003c0026003500ac0032008400350094009200980000010c000005b7000000b200 -90009101a000a800a100880191009801a000a8008e00880091009b011f001900a500a000 -a900a200c2007400da0074006d006c017400a20074006e00bf00a200aa00a900e600d900 -c400db007400a900d9006a00c3015a00dd00a2006a00c202a000aa00d90074006600d900 -74006a00d900a3006f007a00dd00b1006d00d9007c00da0059006c006e00660359006600 -a3006600d900af00d900a2006e007c0079006500bd00e9017400c3007400db006f00de00 -aa00e900a3006c006600e6007a007400e1007a00d90074006d00da00e9005a006e007000 -6600ec00c200a900d900c200da007400a400e300ea00e2006d007a00a900a300e100e000 -da00e100e000d9006d00690043004100a7008b008e00af00b0002b0091002d0086000000 -0b008600940092009300b30034002600ac000d00b90034009000b300980000071b005600 -3301320035004a0021005d001a00350024003200240232002401320033012e0024023200 -2e00350086009b0001009d0098000b000c0000020c004a002400350032005d001a005d00 -2e004a012e005d001a005d001a005d000c00000625004a000c0000040c0025004a000c01 -5d001a00560020005d002100b6009400920194009202940080004900f700b90001009d00 -9100000087002500ac000d00b7001d0085009d0098001d008f005d002d00940049008f00 -b90039000c003300af0023009200490083015d009200d2000a00860019005d0039008e00 -a100a0008e00a7008a003200ad00850011008900a4008a009f00af008e002800b0002400 -d100b90001009d0098000f0000013300ad003200810049004b007300d900c300e300e901 -6c007a00d9005c00a700a0009f00a70057008a00830127008900a4008b009f00af008e00 -1c0091002000860000002500b60083013400930013001d0013008f009d0098000008b700 -0000b200810026015600610021000f001d008100940081004a005d002300170001009200 -90001f001900a5004c004a0081008c003b01460032002d0160004a004b002f009f003400 -9f00870060003b0037003b006100320060002d008100340060004b0045004c0032002800 -2500600085009f0073002f00480057004a00620035002500610057009000280036015e00 -260025001e0028002f042b00250057009000610033002a0055003f002801aa00b5009f00 -87003b008c002f009f008700a1002802a9005e004c005100550028004b003b005e00ae00 -1c0028012f00e8004c00860061003c00870057008500510053008c00290054002f005a00 -740041008d0076006a0029003b00860088008c00a70039008600a5003c0012008f009000 -910000018600810092009300940083008400ac000d009400260090008300910000010b00 -0c0000031b0056003301320035004a0021005d0020003300320024023200240132002e00 -4500330032002401320024013500860094000100930098000b0000030c004a0024003500 -32005d001a005d002e004a012e005d001a005d001a005d000c00000625004a000c000004 -0c0025004a000c015d001a00560020005d002100b600340080008100ac00840190009400 -9200b300f70095000100950091000c0091009000ac001900a0003b00a7009800b0004b00 -81005d002d0083004a009200900039000c003300af0090008f0049004a004b006a009100 -c0003e008d003b007300480042005d0120006000200024005d0060008d00c2013e006a00 -76005a00370051006000ee00980083009100b00037025100c3005e0087005e005a005900 -6900a0007400c200a3004f0072006c005c00c40052006600d9006a00430053008c008d00 -c20153006a0076006600370091005e00a10037004800de0057004000570094003e004600 -13000100950098000008b7000000b2001f00130081008500a5004a019e00840094001f00 -34009e0080019300940091001e000c00a50081001800930094003300190023001f008001 -850081003500130081008f00ac003200450033001b0025009e0081009e00810001001f00 -5d0034003300560030001f0080009e0081001d004a0020002e008400810085009e008100 -9e00850092000b000f01200080021b0056004b0233001d008000850081005d0035003200 -5d001a0000000c00a800b900b30084003400b3001d009e0026008a000f0000001a00ad00 -4c0091000c000d008000350032009100f8000f010c002000b60090008f005b002d009100 -4a0081002d003c0086000000330086008e00a200990044004b005d001200800094001f00 -4a006100250034009e0080010100940098000e0000008600830092009300980091009000 -ac000d00b3003200900025008a000e000f000c000e000f000c000f011b00560033013000 -33004a0022005b0020004a002e0024002e002f002e012f002e0145012e0024002f012400 -2e0033008a009b008f00950098000e000f020c0019004a0024003c0030005b001a005b00 -2e004a0124005b001a005b001a005b0019000f010c010e000c0124004a000f010c000f03 -24004a000f0019005d001a005b001b005b002400b600330080009000a50084019000b300 -9200ba00cd009b0001009b0091000e009100b300ac001a0075004e0074006900e2007400 -84005d00340091004a008100340039000f003300af00b30081004a005400670074006600 -c3006400e20050007500760031005b005d0019003500180080008400aa00a00064007500 -6f0067006d004e004d017400f200b0009100b000e90050004d016400e300aa00af006900 -6a0066006800a0006f00e2014e00720071007d00e00071006e006400760042008c00a200 -6600680079006400680074005a0053009800c300dc004d005800ec0068005a00a200ae00 -5c010d000100950098000008b7000000b2004a0025008f0084005d002100250056008101 -1d00260085008000180001008f0091001f000c009f009b008f00920085005d002d002500 -51005a00520050005a0051008e00f8008c00a70059006a00a0006a006600a700a0006800 -c200860051007300a1005e00a00073006a005a00740073004200a900a000760068005900 -4f0074005a00d900a900980065026d005a015300650066045a006500a900660074005700 -260034001f002d003900de00ee00a0008400490073005500aa00a200c60042015000e300 -5c006a000c0035009000350025005e00b000500042003f005000e900a2009f0074005900 -a2007300a000a7003c008600190056008b00bb00a40038003d001a00ac0080008f011f00 -1b005d0025001f009e00180101009f00a4004201a400a00084009400c300a9005700ac00 -2400a7006800a700a900c3004f003f0042023f00420147006d0068006400550068006900 -4d0075004d00680055005901550059046800640058005901550059016800c300a0008a00 -a100c30042013a0042013f00740059006400550075004d00740055006800690055007500 -4d0074003f00750059003f0142013f0042016c0068004d0042003f0042023f0059006d00 -3f00420074004d0073004f0072004d00e300c2009f008c00ab00aa00a700aa019800a100 -ef00a7008a00a900dc005000c300aa01590074006400d9007300a10091008f0060003b00 -6a0073008c00c3008d003f005900e300a9008c0073006d0175007400dc001c008a001b00 -6000870032005d011900250080000100920085003400240061004b002f004b0011001500 -29005700d100b3008f0098010f001b001c003300a1009100940056004c00390056009000 -91008a011b0061008e00bd00a300410027001b009e008f0187001e001b00610031003200 -4a001f019200b3008a000f002f00b20086013c0090008100830012000100950098000000 -0c000006b5000000b200d1009b009a00b800af00f800ca002c009800b70091009700af00 -b500960091009c00cf00ba00b900b400cf009d009500d200af00cf001700a9008d00c600 -db00c000be00a400a300e900a700a901dc00d900c100be00d900e200e1005a00a3006600 -8e008d00700064007900e200db00a900a100c300c600c301de00e300e100ea00e100e200 -98006600bd01e100ea01c800c900c800ea00c900c500bf00c900ea00e300e900dd00af00 -92008f00ca002d00b000df00f400c600ae00a800dd00db00dd00e200f100e201e400e600 -e100d900c000aa00ae00b5008600c300e200640050004f005900e600e400c400dd00db00 -e200dd00e10140008a001b005b0040008d00a700650053002900ac001d00b501ca00c000 -aa00a100b500a700b500ca009800d900eb00e201ec00e200ae009800e300eb00c300a700 -a900da007e00e100e000c60051004f00520242005200500059006f016d0064006d007200 -6400790059006f0064006c0164016c0164006c006d00720064006d006c00640068006c00 -6d00e300e000c400c600d30052014f005201500074006400690068007a00590075005c00 -73006d005c007500590074004f007900590052004f0052014f00520050006d0152014f00 -52024f00590074004f005000740050007600590075005900ec00e200c300c000c600c800 -c100c400db01e200f400da00c300db00ed00e400ed00e200dd00e100e201dd00c600d000 -9d009b00a800b000de00dd00dc00ea00eb00e200e000ed00e200c400dd00e200de00dd00 -dc00ef000f0086000c005d0090002d0056005d00b800a5009a0082009b00b70091009b00 -af004c00ca00ae00ca01b500b100f5009d0093009d00ba0000010c003300a100f700b800 -a5009b00ca00a500b8009d00910086001900600053008a00a1008a004c0019009e008000 -cb00f800cb00b900af00ae00f8009f00ca00cb0095009d00d200b900b700ee009d00b700 -b100b7009d0293009c0098000c000007b7000000b600cf009d00cb008200af00cd009a01 -91009b009100f8008c0097008200600086009a00cb00cf00b600cf00ba009300ba00b400 -cf008200a1008200b700af009b00cd0097008c00d100b400b900ad00ba009e00ca009a00 -4a009100af009100b70086009b0091008e004c00a300d100af00b902b700ac00b301b600 -b200d200af00b80092008c0098009700ad00ca00cf01ca00cd009b00cd008e004300cf01 -ad00d100af00b400b700ac009a0091009900b200f300b900b100a8003200b500a800c800 -f000c901ea00ec00e201c1008e00e200bc00c401c900a20020001a003c00e900db00c600 -a800ae003c00a600c600c400dc00e700660074006a00a300d9006e007a007300a9006500 -c100c400a400ea00df00a300bc00c400c100bb00c400a300f000c801f100e200c700c000 -e900c900e200dd00e0007400dd00e100db00970000000e010c000d010f0066006900d900 -73016d0074016c00d900660074006a006d0069006a006d0069006d00690074026d016900 -6a00730069007400ec00c400c0003800ca000b000e0000000e00000019004a0024003500 -30005d001a005d002e004a012e005d001a005d001a005d000c0000040c00000024003500 -190000030c0125004a0019001a005d001a005d001b005b002400d1009b00ca00cd00b700 -9a00380099003900af00c300f400e800b500db00f100c900f000da00a600c0002800b500 -a600b700d0009d00f700a60099003c00a800c600e200e900e700dc00ec00db00c600a800 -91004c00a600f700cf000a0086000c005d00b3003400560045003c00a800ca004000b500 -2c00cf01af003c00ca008300ca002c00b5002c00f500ba0093009d00cf0000010c003b00 -e300e200ab00a60091009600a600b400ba00910086001900570039008100560024005d00 -1a0025001800cc004c009600ba00af008a0091008c00ca008200b1002d00d500cf00cd00 -ee00970086009600390097008200cf0093009d0098000008b7000000b200d000b500cd00 -a100a000890086008e005a009900d100c300a0009900860069009900ce01cd00b200f200 -f8009500d200c300ce003d00a7004300b100aa00ae006a00a400aa00e700c600ca00a400 -ce00a70089008b007300c000b200e701b200d1008d00ce00c200da00e700c3008b005e00 -b202d100af00b201d100b201ce00b0008800bc003b00ce00cd00ce0089005302a2006600 -cd00ce00c600c700b200b600b100b200ce004300ce00c600f500b500c300ab00a100dc00 -7700c600f000ea01e200ec00c401c900ce00bf00a3007900bd00c80072002a013a00e300 -e200c300ab00b100a2007700c600e200a200a9004d006d00580068004d003f005c005800 -74003f00c100bf01c800da00db00e2004d00c100bf00da00c400f100c900c800f100e200 -c600b100dc00eb00bf007a00e000db007b00da00e000b00028032a0029002a0072004d00 -6d0059005c005800640068004d0072004d006d00550058024d0058015500580067014d00 -5800590058026700c401c6008e00ce002801290028002a0155003a004b00460061002a00 -61003b0054013a0061002f0060002a0061002a0029002800290028033a004b002a002805 -3100570028002a0060002a0061002f0061003100e800d000ca00c000b1015300c6008e00 -c300c900f400c600b100db00f100e200f100da007600dc00a100c600ab00c000d400cd00 -c0007700b100a1007700dc00e200ec00d900e200ec00e000c3007600b100a9007600c000 -d40028008c002900610087003c0061005700c300ab00be004800c0009900cd00ce00b200 -de00c0004c00be008e00c6008e00f500b3009500b700d100280029014800db00e200dd00 -ab00b100be007600b200b500910086000c005d00490081002400190056001a0084002c00 -cc00a1009900d100ab00a700e7003700bc008e00c3008d000800cd00e700ef009a009800 -ca009b019a00cf0095009d00980000020b010003b7000000c300c100e200ea00e300e201 -8d00e200da00bf00e200e300c4016b007400ea00d300c900ea00e300ea00e200b500c800 -e100c9006b00da00a300e200dd00e3007a00da00e100e300e1007400e100e400e100c300 -bf00e100e200e100e200e300e100e3007400ea00db01e200e100e200e000c200c400c200 -bd00e200c200e200ea006900da00c900db00c100c500bf00c100c901e203c4007c00ea01 -db00e200e300b000bd00e200c100c400e200e900f400c100e200e100e200e101c100d300 -c900ea01ec00e200e100c800c100bc008d00da00e200f000740066015900ec00c901dd00 -ea00e2007e00e200c900e20166007a006d007401a300c401dd00c400bf00c900e200ea00 -e100e301c400e200c200da00e200f000c900c800eb00c900c100c600ea00c900c100e100 -e400e200dd00e000c100ea0065006601520066027a006f00d9006d006f0074037a006400 -74016f006c006f0074006d0174016f0074016d0174016c007400ea00c100e201d3005200 -660252006f00e1006c0074017a005000d90074037a0059007a006c00e1006c0066015200 -66025000da00d90059006602520066016c007400660174006c00d90068007a007400ec00 -a300c900c400c200bf006f00e000c900da00c200f400be00c600e200f000c900f000c100 -dd00e400e201dd00c100d300be00c5007e00e201e100e200c100eb00e100ea00ed00c100 -e200dd00ea00e000e100c800d300a300ea0059007a00da006c0074006f00a200de00c100 -c200e201ea01e101e202c200e000e200f400b100b700c300ec007000590066007400e900 -c900e000dd00e200c100e100db00be009100860019005d004900340035000c009101ad00 -9100ca00a900e200ea00e101e200da00ea007400e201f000c800dc00ef00cb009b009d00 -b700b5009d00cb0093009d0098000c000007b7000000b200ce00b500c700c600a000aa00 -b0013e00bb00c000c6003d0066008b0069008e00ce00cd00d300de00d100b80095009900 -4b00b90091009800a100c800aa00a1006a007301dc00aa006a0073006a0069008e008900 -dc00e700ab00e701aa00c3005f00a7018a009900b200a400510053008e00a000bc00c000 -de00aa00ce00b000a900c800d900c901c800e700ce00cd00ce01cd00ce00b1006e00ce00 -d100aa00d100b2009b00ca008800bb00c600c70108009700c3007600c000c6007600be00 -ce00cd00ce01e701b600cd0086009a0043006000c000cd0072004f015000ea00c900c500 -7a00e0017a00c500c9008d00a3005000720064006d0072005200bd00a300da00c4006600 -e001ea00e1017c007000e000da01e000f100c900ea00eb00c900c100c400e400c9017a00 -e0017e00da00c900bd0042004f0142024f00750055007200680064016800720059007500 -4f006d006400590164005902640059006d0064005902640059016c00e200c900c500e200 -f00042014f0042015000720059006800640075004f00720059006d01590075004f007200 -4f007900500042004f0042004f03640072004f06590072004f0172004f006f0055007200 -5900e600bf00e002bf006600e000c500da00c200f400c100bf00c400f000c900f000c900 -7a00e100c400e1007a00c900f000c100c5007a00e0017a00c500c900eb00e100e200eb00 -c900c5007a00e0017a00c900f0005200c2004f0075006d0059006f007400c2007400a400 -5900e001ea01e101a300bf00e0007c00e000c400f400c100c800c400eb00500042004f00 -6400c400c900e0007a00c500c9007a00e000c1009900a400370073005c00550069003b00 -8b00bc00db006a008e00c401e200e101c4006d00e000da00e000da00f100c900e200f000 -c700b800a100e700dc0098009400b300b1013708c0000c0086009a009d00f700c0008800 -a000860097009900ca009b009100cc00f8008900610089009b00cf01af00cf009b009300 -ba00910092018000b800cf00ad00b90086008a009e00d100c7009100ae009f0062003900 -9100a700b600af00b300b900b400ce003c00b200a7004100cf00af00b8008a0086009700 -57009700f700b600af00cf002c009f0099005700a100ae0086009b00cf029d00cf019100 -4400ca00cf00b800b900b4009c019a00ca00ae00cf00ba00d2008200b600a500cb00b500 -a8009700f800cf01ba000700b900ba00cf00ba00cb0082009e00ca009b0068004e004d00 -5800ec00bf00e000dd00c100bd007a00e000a300c200c300630072006700720075005000 -a300c300c200bf00a300c4006500c900e100e200c600bc00e2007400db00a300f000c901 -f000bf00bd00c300e201bf007a00e000c100dd00e100a300e2004d014e024d0058007500 -4e007200680064016d0072005800750058006d005800640767006d0064056d00ec007400 -c400e200d3004e004d004e004d0163007a0058006d00640075004d007500640072006d00 -640075004d0074004e00790064004e014d0150004d004e00790072004d014e014d004e00 -4d00640072004e0179004e007900580079005800e6007c00e0017100bf00a300e201da00 -6f00f400a300e200a300f000c900eb0074007e00e000c100e2007e00a300eb00c200c400 -7a00c900bf007a00c400c200ec00e100e300ed007100e0007a00c900c5007e00e000e200 -6400e20063007900c20064007900c400bf006300e0006f00e000bf00e600ea00e101bf01 -c4007200e0006f00f4007000e0007100eb0063004e016400e300bf0079007e00c9017e00 -7a00bf00e201580079006d00670074004d006600b100d901c4006f008d00c900e100c400 -c100bc00bf00c200db00a300f000ea00c900f100e200dc00a200c100e200c400e200da00 -7400e2004e074f00c7000c00c800c100dc00e200c300be00a400a301c800c900a400b000 -bb008e00c800aa00c300d300cf01de00e900b60093009d009b009702b4009500ac00b300 -91009700af00b800af008a00980096008c00910086004a009100af0083009400ac00ae00 -86009900a9005300cf00af0087009f00860091009f009900b5003c00b400cf00ba00b600 -ca008300af00c0003900cb00cf019b01b900b700ae008d00cf01b400cd00af009500ba00 -d100ee00af00b900f700f300b500af00a500cc00b500a600c700ef00ba00cf01d100f700 -cf009b00b400b70083009e0096010f022000e800c700c600a500cd00ca00a800b600e700 -3c0086001a005b0030004a0060001e0098009d00ac0097008c00b000b100b500af008300 -92009c009500ad00b300b900d500cf01d00091009700b500d000cd00c700a800f800cc00 -ad00b200e700a1001a000f0010000f011a001b00570020005b004500330030004a005600 -24005b00200046002f062e002f0045012e002f012e002f013300b5003c00b1003900ca00 -10000f031a004a002e003500330061001b005b002f004a012f005b001b005b001b006000 -19000f0624004a001b000f0524004b003b005800750058007200590075005800ec00da00 -c500e000c20099004000b1008600af004000f5003900b5009b00d000cf00d000b200a800 -b500cc00b500a800b2000700b500c600a800ca01a800c600b600ef00da00e300ed00e001 -7a00c900c5007a00e000ec005900e2006300790074006d007900a300c900c500bf005800 -c2007100a300e200e100e000bf006b00c300ab00dc00db00f400a300e000bf00eb004d00 -50016400e300e200dd007a00c900c1007a007e00e400dc00b0001b005b00450031005b00 -0f0091009d00ad009e009900a1009900b500b20086008f009c009400ad00b300b900f300 -cf00c700eb00e200c600b700cc003900b1002c008e00c300dc0064004e00420050024d00 -50005200c7000000a400a300dc00c801cd00c800e201ea00c900c801c900c800dc00e700 -e900f200cf00d100db00ec00a7009d009c009d00cd00ce00cd00af00ba00b800ae008a00 -9b00af00d100c00086005e00ca00ae008c0098009b00cb00af00cf01b400b6003900b500 -a9004200d200af00f8005e00b100b500870089009b009a00af00cf00d200af00cd01b200 -e700cd01cf00cd00890053005a004b0060005300cf01b400d100a7002d009a01b500a700 -b100ce00f300b200b60085002d00b300a800b600ee00cf02ee00f700cf008200f800b800 -830087009a00970000000c011c00e800b601a5002500ae00a500b600b2003c0086001900 -5b002f0035005d001e00cf009a0039009900330024003c008a00af00cd00ba00cb00ba00 -b400ba00cf00d500cf01d400f80099009b00cc00d100c700a80083008200ac00b2018c00 -0f000e000f000c000f011a005b0020005600330132004500560024005b001b0045002e00 -2f0024012f002e0024012f00310033002f012401320024003300b8004c00b1009700d000 -0e0200000e0019004a002400350030005b001a005b002e004a012e005b001a005b001a00 -5b0019000f000e0000010e000f000c0024004a000f000e010f010c000f0024004a004b00 -5c00750050007300590075005000ec00da00e000e200dc00b0003c00b5009700af008700 -f5004c00b500cb00d800cf000700af00a80090008200b300a800b200f200b800b600a500 -34008600a500b601f200e900e200ec00db00e300d9005200a900dd00e200ec005100c200 -4e007500520050007500c300ea01c800a200a900b0008b00d300de00e900c802de00e900 -da00f400c400e000c900f00042004f015c00db00e200df00d9005a007400d900e100e300 -de00b2001a005b004a00320056000d00cf0088004a0139001c0039009900af00cd00ba00 -cb00ba00b400cf00ba00d500cf00e700e900ea00c700cf00cc009600b100ae00b100c800 -c600500042014f0242004f01c7000000b800b100ee00ce00c000ce00d100b200e700c700 -ce00d100c000ce01e701d300d100d300c800de00f0005700b5009900b500be02c300b501 -c000be01c300e900dc00ce00b200e901ab00c6009b01dc00d102c801de00c3008b00c800 -dc00ee00c700b600e800df00c600f8009b00da00ce00c000dc00c8005200ab00da006600 -c200c900ce00c100bc00c900dd00df00c300c000c800e700c600dc00cd00ce00bb006500 -ab00e401f2005300e701c700af00dc00b000c000d300d100c800e900c600d100ce00c000 -b500ae00b100ce00ee003e024200e900a200c000b200b100e700af00b0008c00a400b000 -420073004b004c00aa008a009700ce00c001b000be01ce00b200c700ce00d100c000c600 -d100c000f000ce00c000f000c800c600be01c6008e00de00d100c700ad00e7005a00c600 -3e0237003e027600510073005c005a016a01510073003f006a005a0051015a0151015a01 -690068005c0055015c0155005c00c600de00e700c000f2003e0140003e014f0074004800 -6a005c0076003b00a7005a006a015c0073003b007300420074004f003e0137003e023b00 -640073003e0337003e0148006a015c007300480073004f0076005100e900dc00c300c801 -e700dc00c000cd00c600de00f400dc00c600ce00d400c000f0005a00aa00d100c000b600 -b2008c00ef008c00b100c600c700ae00b200c6005e00f000be00e700ec005a00e700c600 -b500b600aa00ae00c6005a00c3003e00a70040003e00a000a400c6004c00b100b0009900 -9a019b00af00b500b7009b00b500b000b5004b00f500c601ce00d30051003e015e00de00 -5a00c301c000e700aa00c3008d00dc00e90040007300510057009f008a008900be00c800 -c300c000be00ce01c300f700d300c800c700dc00c700d100f000c000e700ec00c000d300 -ce00ca00ce00c301c700be00c80042003e0440003e01f70000000800f001d301ef00f000 -ef01f402f001f200ef00f100f401e200c800e300eb00c8008d00440036018d004000d900 -5a0036003e0153006a00e6006900860098008600a20076003700b0003f00e500c800d300 -c0003700a900ab00c801e60074004c00940082005a00d9005c0089003c007c00c900d300 -c3008c005500770175007d00e400c801ce00c800d9005e005300c800e400d900c0003700 -c700bd00c8007300680037005200f400e900f400f100f200f300f400f000f100e200c800 -ea00f101d301ef02f200f000f10036002a013a00ec00ea00f101f000f400f200f400e900 -c401ea00ec00e900c800f1010900f401f100f2030900f400f2000700f200e900f401f100 -d301ed00f100ef00d300f101f000f100f400f000f300f400ea00ed004200280036002a01 -28002a00670031005f00480047003a0054005f003a00680037005c003a0047023a004600 -47003a00460054006d006800720067007200790067007200ed00e900ef00d300f4004200 -3700290037002a003f007e00460051003f0068002f0068003f0054005700460068002f00 -73002f007900640028002a013600280037002a007d005c002f002a00280037002a012800 -3a005f0054003f005c0037005f003a0068003700ec01f100f000d300ef00e900f000d300 -f000e900f400ef00f000d300f400ea00f100e900f100f400f000f2000900e900f400ea00 -f400f100f20008000900f100e900e600d300c600ed00e900f100f400f2010900f200f100 -6600ed00e900f100e900ee000900f100f402f101d300f000f400f101d300f200ef00e900 -f4000800ff00e900ef00d300f1003f002a0037004600ec00f000f101f200f400f200f100 -ea00ec00ed00e900f100e9010900f101f401f100f0000700f200f400f100f300ef00d300 -f200ef00f401ed00c900c800ed00f400f001d301e901f200f000ed004f00370028003600 -2a0128002a01b5000000d200b100c001b500c001b000c000d100ce00d300c000c700c000 -c601d300f000ea00c800e300ea008d00b10097008b009900bc008e00de00b0008a00a900 -a400b000a900ea00c600b000cd00c000c800db00c300c800a200ea00be00ce01b100e900 -dd00c801ea00db00c000b800af00de00df00c30097009900e000c800c700df00c0005100 -ab00dd007300c200ea00c101c900ea00de00db00c300c800ea00dc00b300ae00ee00e200 -c6006a00de00c600c700f4005300e700c600b100b600dc00b000c600c800ce00c800ec00 -c600c000be00b1009900b100ae00be00d3003d0051014200ec00a200c000de00b000e700 -af00c700a000dc00c6005a00a90053004000aa00c000c7008e00b500c600f8009900b501 -b200b500f8009700ae00c300b5008900f000ce00d100f100e200b000c000c900e2008e00 -dc00c700b100b400e8006600e9005100400053003e00530042017600510076005a026a00 -73005a00760042006a015a0051005a006a0051005a006a005a0061006d00730069006800 -73006f0069007400ea00c300c000be00d400520042023e005900e10055006a0069007600 -3b007600690073006a005a0076003b0076004f007a00660040004c003e00400042004c00 -3e007c0073003e00400151003e00400151006a0073005a00730051007300510073005a00 -ec00c300c600bc00be00b100b000c000be00c301f400b000c000be000800c800ec005e00 -dc00d100b000b600de00a000ea005a00c600e800c000b500b200e7005300eb00c800e900 -ed005a00e701b100b600b200b100c6006600ea005100aa0053008a00af008d008e00be00 -dc00c300a400b001c800dc00c001c700b100c300d300cd00f500c300c000be00d3006500 -3e0051006a00e9008c00c600e700b000e700b200de005a00ea00ec005a00aa0053005a00 -7300c6018c00b500c600b5009901b500c600f8029800a100b5008b00ed00c801ec00c700 -c000b501be00c000a400c000be00f00052003e0042013e0040013e01c70000009800ae00 -cf00cd0091009c009b00b100c700cd03cf009d00f800b400cf01d400d100b20007008c00 -9d009c009a00ca02b000cd00af00b1004300bb00c300d101c600cd01ce0065008e00d100 -aa00d100cd00ce00d200cd00c1003f00b500ce00d100b200b1006a00c300dc005e008900 -c0009700c300d100cd00aa00c700c000b200e700c000be00cd00ce008b00650066004800 -5c005200cd00d100b6009400b20040008b008e008b00aa00c700d200f200a100c6005700 -4300a100a800b100ee00ce00cd01ef00b600cd003d00a400c60044005a00bb0099001c02 -2900e800c601a7003800b0007300c300a10040008c001c0057003c002d006000b500ce00 -be0136008e0043004100c700b200cd00d100cd01af00d100f8000700cd010800ae009900 -b500d000c700b100a80086004100a700b2008d00a1001c065f002f005b0046003b003100 -460054002f005f00290046003108460131054600b1008a00b1009600ca001c0429005400 -2f00460031006100200061003100540131005f002900610029005f0020001c0631004b00 -1c062f0054004b0031005f0029005b0029005f002f00e8008e00b000ca018e003e00bc00 -bb00a9005300f5005300b100cc00d700cd000800a000a80086008200a100a800a900f200 -b001a70039008a00a800c600a4000800cd00c700ef00a700c6009f003800a1007600b200 -e7001c008a00200061003b0031005b001c00b500890051008b004b0031004b00b000aa00 -b500ba01b900af00cd00c000f5005300b100ca00cc001c023b00a100b000a7009f003800 -8e00a801c600de00e2004d007200510052007200c200e200bf00c400640071006b006500 -c900da00e201c400e200e100e2006f00f200cd00c700ee00cd01cf00ca009600b000a400 -c000ca0099001c08b500000097019d00ba008200cb0095009b01cf00cb00830092009301 -9d00ac009d00d000ba00d200b600ba009d0093009c009d00f800ae009800ad009500ad00 -f8008c009700ad00cf00cd00b800cf009d00cf008d009700cf00af00cf02ca00ce00be00 -8c00cd009d00cf00af0087008c0086009700ae009a00b5003c00af00cf01b600ca008300 -a800af008200d000cf00cb009b00b500f800b700b1008d00cf01b3009300b40094009b00 -ca00cd00af00b900ba00f300b600b2009f00cc009b00a600cd000700ba00cf01f701cf00 -9100b400b80088005e00910097000b000c012000e800f700c000a600ca00cc00a500b600 -c0003c0086001900560083015d009b00cb01b50039008c008a008600f800b200f700b500 -2c009500b3009b009d00d500cf0291009a00b700cb00cd01a6009b00cc00ad00b200b500 -8c0000040c0019005d00200056003300320135004a0021005d001b004a00320024002e00 -24012e0124002e00450033002e0024002e0124002e003500b5003900b5003c00cd001000 -19000f021b004b002400450030005b0020005b002e004a0124005d001a005d0019005d00 -19000c0000030c00000024004a000c0000040c0025004a0130005b001a005d0020005d00 -2400e80083009700b900b7009900830099008300ae003900f5003900b7009d00d500cb00 -d000b600a6009b00cc00b900a600af00d000b500c000a500ca00cb00a500b600f700d500 -cf00f700ef00b100c0009f00cc00ca00a800b60007000a00860019005b004a0030005d00 -0c0098009d00ac0097005700ae00f800b500b200260093009c009500ac009b00b800d800 -2d00b7009d00cc000b010c003200a100cd00a800a600cc01a500a800cd00c600dc005800 -75006a017500c400c100c90079005900c200a3008d00c900e101bf006500a400db00dc00 -d900f300cf00cd00ee00ba009d01cc002d00b5002d00a100b900980000000e000c000003 -0b01b7000000d000cc00ba01b50096008c0083009700ca00cc009b009100cc009b009600 -60009100ca00cf01b400cf009d0093009d00ac008102b400ba00ad009b00830086008700 -cf01b400ba00cf00d20053009800cf00af00cf00ba00ca00bc003d00a3003b009b00cf01 -b200b8009800860097004c009600f700b201cf002c009f0099004c00a100ae0083009b00 -cf00cb00cf00ba00cf0198004400cd00cf00b8009300b4009c01b500f800af00cf01d200 -8200b600a500cb00b500a80097009b00cf020700b900ba00cf00ba00cf0082009e00ba00 -9d000b0000012000ef0086009900a600ca00cb00a600b5003c0186001900560083015d00 -9b00cb002c00b5002d00af008300ca00cf00af00c700b7009a009b003c0098008300cf00 -cb00ba00d500960191009a009b009600a600b500cb00a500b2008300910000050c005d00 -200056003301320035004a0021005d001a004a0024013200240132012401490033002e00 -24003200240132003300f8002d009b00c600d30052005a004f0052027a006c006d005c00 -7a00640069002e0049004a002e005d001a005d0019005d0019000c0000030d0000002400 -4a000c0000040c0025005600490030005d00190056001b005d002500ee00860097018300 -9b009100b500cb00af003900f50038009d008200d000cb00cc003400a600b500cb00b500 -a6003c00d00082009900a600ca00cb00a500b5008300d500ba00f700ee003800b500a800 -cb00b700a80097010a0086000c005d00490030005d000f002d009400b400970056009601 -cc00af019c00ca0099003c00b5003900d7002d009d008200ca0000023200a10096005d00 -a800cb01a60060009600910086001a005d00830086005d0097009c003900a5008300ae00 -8200cc00cf00af01ca0096009b003c00b4003400f300ba00f700ef00b9009c0081009c00 -9d009b01ae003c00910000000f000c000005b700000083009a00b700cd00c0005e00a700 -8e00b00039009600c700c00038008c00890060008b00cd00d400cd00b200d200b7009500 -9b004c009d0094009800a100cd00aa00b5009901a000cd00d100b200cd0089008e006600 -b000d100b200cd01ce00c1008e00c4005a00f700cd01b200b50089018b005e009900c000 -b201d1009900af00d300c300ce00d400ce00d300cd01ce00cd02b1006b00ce00d200b600 -9400af009c00cb008b008900b200d200f700d4009a00c3007600b500b800a800ca00cb00 -cf020700b9009d00cf008f009c00820057009c009d000b0000000b002000ee009c00ca00 -a800b700b900a600b5009a00820086001900560081015d0097009c00b3009b001e00ae00 -9100cb00cf00af00f70098008600b5009100ae009100d000cb00cf00d5009c019800ca00 -cb01a500c0009d00a800af009c00910000010c000b0000010c005d002000560033013200 -35004a0025005d001b0033002e003200240132012401320033012403320135009b009a00 -9b00b500ce0037003e0037003f003e003f0069004f0059005500750047005f002e004900 -4a002e005d001a005d0019005d000c000006250035000c00000525004a00490032005d00 -190056001b005d002500ee0091009900f8008a009b008300b5009d00af008a00f5009a00 -9d009100cc00cb00cc009a00a600c0009c00c000a6009a00cc009a00ca00a600b901a600 -b5009a00d000cf00f70007009a00b500a600ba00b800a600ca010d0086000c005d004900 -30005d000c0091009800af0097005600ca009a00cf00af00b600910199008a00b5008600 -d8009a009d009100ca001c001b013300a100ca00a4007600b500ca00a800aa00ca008a01 -0f005d008101560091009a00b80085002d00b1008300cc00cf00b200af00ca003900b500 -8a00b1008600d500cf00f700ef009d00950090009d00ba0095009d009500910100020b00 -0004b7000000b500cc00c300e900e301e900a300c401c100ea00e200db00e200a300d900 -ea00d300c900ea00ec00ea00e800b900c800e200c9008d00db008d00c800e300c600c200 -bf00e200e901e200c900c5017c00db00c800e300c900c803c9006f00c802e300e200bf00 -a300c300a900bd00e2007400e300ea00a200c300bc00c400bd00bf00bd00bc00c801c900 -ea02e2007c00c900c800e800b800e300c000b100e200c100e200c100e900f400c100e200 -dd00da00c000a600cb00cc009d00cf01f700b800ba009d009200930082006000cf009b00 -0b0000011b00ef00cb00ca00a500f700b700a600f700cb00820086001900560090008300 -5d0085008300ac009c008600b100ba00cb00cf00af00f701ae00b5002c00ae00ba00d500 -cf02cb009c009b00cf00cb01a800b500b900a600af00cb00970000010c0000010c015d00 -20005600330132003500560020005d001b00330032002401320124013200240045003300 -3200240132002e00240035009b00cb00b9009b00d0000b0000030c004a00240035003000 -5d001a005d002e004a0124005d001a005d001a005d000c0000050c00240049000c000005 -25004a0035002e005d00190056001b005d002400ee002c0096009700330099003c00f700 -ba00ae001e00f500cb009d00ba00d500cb00d8009c00a600b600b900c000a6009d00cc00 -9c00ca00a500f700b800a600f700cb00d500cf00f700ee009c00b500a600cd00b500a600 -ca00cc000a0086000c005d004a002e0035000c0086009100ae0091009e009a00cb00cf00 -af00b600f700b800cd001e00b501d8009c009d01d400a9006a0066007400ea00c100e200 -dd00e200c100dd00e200c900e900c6001a005d00830091005d0049008300b30094009100 -b5009d00cc00ba00af00b600b700b1009b002c00b500b900d500cf00cd00ee00cf009b00 -b7009b00ad009d009c0093009d00b30000020b000004b7000b0086009a00ce00be00a100 -9f00890044008e0053009900c700a900a0008e0043005c00b000ce00d300cd00aa000700 -f8009500d100c300ce00360073003d00b100a700ae005a00bc00aa00ee00d100c300c000 -ce00c1007000b000c800aa00ee00cd00ce01cd00c1006600b100ce00d300aa008c006900 -c600c000ae00ce00b100c300aa00ee00aa00c300ce00c3008b00a2004000ce0265005201 -420069006600be00d100c6009400b200c600b100c30008008600ce00c600f500b500c300 -7700a000c000a6009d00d500cf01ba000700b800b700cf00cb009b0082009e009b010002 -1b00ef00ba00b700a600b5009800a600b500ba00830086000c00560081015d00ac00b700 -ad00cb002d00b1009800cb00cf00af00f7013c00ca009100ae009700d500cf00cb00d500 -9d009c0095009d00cc009d00a600c0009800a800af009d009b0000040c015d0020005600 -330132003500560025005d0020004a002e012400320024002e00320024002e0045012401 -32012e002400330098009c00b9009800ca00000419004a002400350032005d001a005d00 -2e004a00490024005d001a005d001a005d000c0000000c0000010c0000000c0024004900 -0c0000030c0125005600490030005d001900560020005d002100ee00cb00ca009b00b300 -99003c00b5009100b500ca00f5009d0093009d00d5009d00d5009d00a600b6009100b500 -a600b900cc00cb00b900a800b5009800a600c000c700f200c000e700ef00c000c600ab00 -c000dc00ab00c000d3003700a100370073005a0048003b0037006a005100a0004800ab00 -be01ee00de01c6004c00be00a400dc00c600f500f8009b00b800ee007200310047006400 -c200e200e0007a00e000e4007a00e100e000db00de003b00730053004c0062007300e700 -b200b5003e00dc00c000be00d300de00aa00e800a200be00a400dc00c0000800c000c800 -e900be00c600ce00c100c600c000cd009d00b700b10037073600c0000c00af00cc00cb00 -ca003900b400ca009a00970087009b009100f8008c0096015e0091009a00cf01b600cf00 -9d009300ba00b800cf003900a1008600b700af00b300b5008a005e00cf00cd00b600cf02 -65009800cf00af00cf02ca00cf00ce004000cd00cf01af00ba00ad00b401ac00b301b600 -b200d200b200b60092008c018b009f00cf01ca00be01bc00be008b004100cf01b4009500 -af00b800b700ac009a0086009800b200f300ba00b600a6002d00c000a600ba00d000cb00 -cf01d100b800b9009a008200b50088008c008600910000000c0000001b00ef00ba00cd00 -a800b0003c00a800f700ba003900860019005600850083005d0086009100a500d0003c00 -af003900ca00cf00af0091009b003400ca008200ae003900cf02d200ba009d009300cf01 -ca00a800c0003200a600af00b900980000040c015d002000560033013200350056002400 -5d001b0045002e0132002401320024012e00450033002e0032002e0024002e0032003300 -f8009d00f7003900ca000e000c0000020c004a002400350030005d001a005d002e004a01 -24005d001a005d001a005d000c0000030c0000000c0024004a00190000040c0024004a00 -490030005d001a00560020005d002400ee009d00ca00cd00b9009900390099003900b100 -b900f5009b0093009d00f300cf00d700ba00a600c0002d00b500a800b900cc009c00f700 -a80099003c00a600c600e200eb00ea00e200ed00e200e4007e00c400e0007e00e200eb00 -6f00e200500079006c0070006f0072007a00640074006d007b00bf00bd00ea00e1006c00 -c500c200c100bd00e000a200f400de00c000c200ec006800460072007900e300ea00e100 -7e00c400bf007e00e100e200ea00ec0064007a007900c20075007900c400e200c900a300 -e000a200c900e200e100c4017400c100bc00e000c200f000c900e200ec00bd00c400c500 -a300bf01c8009900c600e90050005900640063005000660150005200c7000c00b200cd00 -9b009800ae00af00f8009c001e00b300b40086009700af00b700830090009b00cf009d00 -b900af00cf00b9009500f700b600cf002b00a2008d00c000a200b500bc008e00a300ea00 -c800db00c8028d00a400c800db00c800c000b100b000b100bd004200a400b000c800a900 -a1009f00af00b000aa01c301da00e900de0191008d00bd00a400db00c802c100c800c100 -c801bd00c800c900c300b300de00ae0092008f00ca002d00af00df00f400c300ad00a600 -b900ae00a5009b00d0009a00b900e700e900c600c300b000c200c400be00a900c300c800 -37003a013f00e900c800c3007a00c400db007700c300c8008d00a400470068005a017300 -7400a4006a00b5003900b000c300c001d90052008e00db00bc00bb00b000c300f000b100 -c000d300e700b100f800c800d300b000d900da00db00dd00c200c600c00037003a003700 -3a0037003a003f007200470068005c0055015c006800470072003f005c004d004f004700 -55004f004d0055004d004f0058005c004d03550047005c00e900a400aa00c300c8003700 -3a003f0037013f00730047005900550072003f0072004d005c0068004d0072003f006d00 -3f00720042003f003a0137003a013f00590068003f0037003a0237014d0068005c005500 -73003f0068003f0073004700e900c600c300b000c600b001a400c300a400c600f400c600 -f800c000f000c000f000c6007700db00c300db00ab00c600f000c000c3007700c300db00 -7700c300e200ea00c400da00ec00e000da007a00da00e1007a00c400f0005000c4004d00 -750058007c017900720058006a0058007a00c400bd00bf007a007900bf00c200bd01c200 -da00f400dc00b000c300ec004d015c003f00db00e100aa007600c200c5007a00db00e000 -e200e3004d007200670055005f005b009b0039009b009200b300af0097009900aa008c00 -8b00a900ca01f800b900ce00b500c000e800b501b000b5009b00b500b7009400b7009800 -1b011c051e00b5000000b2004a0026008f0084005d002e0032004a0081011f0034009e00 -80010100940091002c001e00ad009b00920090009e005d002d0025005a0066008d005c00 -5a018e00f8008d01a2006600a00066028d00d9005a0042004f0155004f03510074006a00 -510074005a0076006a005a00510074008d00d900aa0098008b016500a30066018d016a00 -66016a008d0065006600a900ae00d9005700260081001f002c003900dd00e90073008400 -4900b3002500ac009000b90015001c007500e2006a0074004f005900a10069005a007400 -c30052004f015900e300a200a1007600690073007600a100c300a400c300500074006600 -6a0076006d005900730053008600530074005a006a00750050005300aa008a0086009100 -a900c3004f004200c300a200a101c300c2007300ab005900d9006a00a000a900c6004f06 -75005900750068015c0068007300590075004f00680059005c0059005c0059025c006900 -68015903680059006d00dc0069008c00a100c6004f045000740059006d005c0075004f00 -750059006d007300590075004f0075004f00750052004f066d014f06590073006d005c00 -76004f007400590075005900e30073008c00ae00ab00a701aa00ab009800b200ef00a900 -8a00a400c3005200dc00a900aa005900aa005900ab00a700dc00a900a00076006a007601 -a100c300a3004f006900e300c200a000730169007600a100e7005a00c40050007400e000 -c500e0006e0050005900a7006a00ab006a005001760059005e00a00086018c007600ef00 -a9008a00a200dc00500051003b01de00d9009e005d005b0068007300a100d900e200e300 -4f007500730054005b005d001f0026008000010080009e00260025005d0032002d008500 -180080009200b30091001d003200b6008301350095008f00830017008f00950098000001 -0b000005b5000000b6001f000b00810084009e004a019e00840094001f0081009e008000 -010093009000910025000c00a50081008000930090004a001a0032001f0080019e008101 -80008f0180001a004a032d001f009e008000180025004a041e0080009e0081001d005600 -230049008400900084009e0081009e0085009200120000000d00230080021e004a005602 -340017008000900092005d00350032005d001a0000000c00af00b700ac00900033007300 -3f00a7009f00b0003e003f007400de005f0068001a000d008f0035003200850098000000 -0b0000003100e3005c0084005d0031005c0069009f006a008d00a4004200680055004b00 -5b004a002e005d000c0000000c009100250056006100230080009e00800001016000a400 -3e003700a4005c008401aa006a005b00ac001a00730055009f006a00a4003f003b013701 -3b017300420069005c0055015c006900480073003f005c00480055004f04480055015c00 -4f02480051004f005c00a9006a0087009f00b0003b0137023f00730048005c0055007300 -3b00730048006901480073003f0073003f00720042003b0037023b02590069003b003701 -3b0037003b01480069005c00550073003b0073003f0073004800e30068008700ac00a800 -a701a800aa009100a200ee00a0008f006000a4003e00c3006900ac001a0073003f00a700 -9f00c300690084005d003400850056008f00840039000f004b00de007300840049008300 -34009e008f0091001d0086000c003c0089008e00b000a1003d00570035001e00a8004b00 -51005500730042008c009f009100900085007300ef00a7008600a000c3003f0037003b00 -5500db00a0008c005a00690051005c009f006d00db00e2003f0073005e005a0073013f00 -6a0042003b003e00a20059017300420057009f0090019400a700b00037004f00e3005c00 -4b005e00980051004b0013000100940098000e000007b8000c00b60080001f0026005600 -61001b000e0025008100940081004a0061001b0012000100920091001e000c00a5003c00 -2d008f0091002400230025001f0080019e0081011f00850026001d001900200121002000 -1a001d005d001d0013001a0020041a001d0085008f0090005e0020003200840081009e00 -26001d005d00840093008200380039005d001f00180017000d0020021b001a0013001f00 -4a0026005d00340025005d00190000000d00ad00b900b3009000320076005800aa006900 -c400630058007a00e300c2006d0040003c001800350032008700f8000e000f013f00e300 -74004a006100310072006f0069006f00c200c400640079006f0059005f00450030005f00 -20000f0198008b00a20076005300370061002a00110081006d00c40063004e00c4007400 -4b008c00da007c0061009e001b007500670074006700c30050004f057500590074006801 -64006d015900750055006d0059006401590264005900640068006d005901640059006400 -59006d00e200a9008c00a400c60050004d0050004f0150007a0058006d00640075004f00 -75005c006d015c007500550074004d00790059004d0050004f0250016f006d004d004f05 -590073006d00640075004f007400580074005900e3006c008c00a000d90073007400aa00 -c3009800c200ef00760081007300db006400e2007500a5001b00750058007a006800e200 -730084005d002d008700560081003c0039001b005500e300750049004a0083015d008100 -8a000d0086000c0056002d008e013d004000a7008a004000760068006f007c00da006300 -740079006b005200a0007400ef00a9008c00b000e20050004d004e006800e200a900a100 -69006a0066006800a0006f00e300ec0059007500a30074025800740058004f005000a900 -6f007c0170006d0079006e0052008d00c200c30050005800e30069005a00a000ae005900 -55000d0001009500980000000b000006b7000c00b600900091019f00a800a10088019100 -98009100a100a800a100960091009b0091001e001c00ab00db0074005100600032008600 -4c003c002d000b0049008100860041008e0056014a0256004a0156009e0056014a063200 -34019000910023005d00320081009e001d0033006100560092002d005300400056001900 -0c000b0000020e000b0082001f000c004a0024009e003c0038005e000e012c00b900f800 -320090003200b3001a009e005700de00520064007500a7008d003900a1002e0034003500 -32005e00c60052015001ec006f00a00076006d007401a000d900c400dc00590074006400 -74007a006f007400dd00a90052005100c200bd0070007a007100c200dd00e0007100c200 -7400e20052005000e200c200a200ae00e300da006a00ab005900d9006400aa0076008c00 -0e0100000e000f025d00200056003301300035004a0024005d0020003300300024012e00 -3200240132002f00450033002f002e012f01240045008a009b000100950098000e000f02 -0c001a004a002400350030005d001a005d002e004a012e005d001a005d001a0057001a00 -0c000f010c020f0024004a0019000f000e010c010f0024004a00450030005d001a005b00 -20005b002400b600910092009000ac009002940080004a00d1007600ae00c200dc005000 -e300aa015200d9005900ab00aa00a10023008f005d0033006a007400af00dc00a9005900 -6900e6007400a700730074006a007400a700de000f0086000c005d0090003c00a1005300 -5e00a8008c003300af0083002b008d00a9003900a400a700a400380099003900cd00b300 -0100950091000f023200ad0033008100490084008300350094009100ad00b2001a004b00 -40004500a0018d00a7008a001e00820098002b008d00a40043006000aa008e0038008c00 -32008a000c002400b6008301350094001e002300120001009500b3000c000b000006b700 -0000b20044003e00a300480062005a002b0065003b00650053008d006200530043005100 -b1009900280029007a00a3006d0047005c002a00bd003600650027001b00850034003e00 -41008e003b00300024062e0024003c004c02400024002e00240020002d0084013e002900 -61002400250056001b0022005f0056008300a400a3012f001b0010000f002d0039031e00 -860010004b002a003e00660043005a0039001c00bb00f700b5003c00850033008c002000 -9e005700c3004d015500a900a301a90031009f003b0020005c00a9004d03e50064006600 -7200590068006d0069007401a900420067007400e0007d00630071006d008d00a9008c00 -6f006e0070007a006f0064005500710070007c00da00c4004201a30064006a008c00c200 -6f006d00770055006f005900730072008c0011001b010f001b0010001b00610029005400 -4500310145004b002e005f00240046002f0231002f0446012f0546008a0091008f009400 -980010001b010f011b004b0029004500310061001b005f002f004b012f005f0020005f00 -1b005f001b010f021b000f001b002f004b001b000f0010011b000f001b0029004b004500 -310061001b005b0024005f002e00b20086008f00810084008001920094008f005700c700 -68008c006a00c3004d00c2006d0076004f0074004f0076006a00a000320081005b003100 -5c006f006a00a90066004d006400e0006d0069006d006900590074006a00db001c008a00 -1b005b00850032005b005f003100620045005b00a800340038006500a20051002f004600 -8b003b00a3005300d1009800010094008c001b0010001b003100a7003b0034004a013900 -330085008700ae00af0019004a008b008e00a40041008a004b0091008300920094002c00 -8600a10057003300320089002d00af00860100002500b600830081003500940032003500 -340092009400ae001b020f0110000f02b5000000e300a300bf00e000da007401c200c500 -e200c500e000c400d900a200bf00e100c200c100c2006600e300e900d900a300c4006e00 -e000c400e000c201db00c300e400e200bf006604a300c8008d006602a400bd008d00c800 -8d00d90166018e00af01c2006600d900c301740066006a00d901a20070007100bf006602 -8d00a401c900a300ea00c300a4006600d900a300db00e200bf00c400c300c400bf00e300 -d300bf00aa00dd00e200c200df00c300f000a3006600c200ec00e0007100e000c200e100 -e200b100db00f0008d006601a200ec00bf00a400dd00c200db00dd00a900c800e200ea00 -a300d900bf01e001c4006d00a000c300ae00de006e008d00db007401d900a3007000e000 -e200f0006601e900e200b200b600e900ea00a300df00c200e100dd00d900bf00ea006606 -dd006a00d9007403d9007300dd006a00d9006a0074056d007401d9007401a90073007402 -ec00de00ae00dc00e9008d006603a300e1006f007401dd006a00d9007400d9017400dd00 -6600d9006a00da00a3006606e000d90066056900a200d90174007a006a00d900a200d900 -a200ec00c400b000c301a901b000dc00b100e900f200de00ae00e700e900a300eb00c400 -dd00c200e200c200da00c400eb00c400a400dd00d900e101a300e200c60066007400ed00 -c400a300e100da00db00dd00c300f000a300ec00a2007a00df00a900d9016a007400aa00 -de01dc008d00a300d901a300740071007000e000e200f100ab008f00aa00ec00a3008d00 -66007400ec00bf00c300dd00db00a300dd00c3006600ae00af001a0060008b008e00a400 -8c002d002500260049009300b7000a0080004a0056002e00320041002d00a100b9008600 -0c002500b600830085004c00af00a400a100c0009100aa00e800a30066028d0166018d00 -d1000c00de00380044006a00550069004b003d0044003901480051006900510053006000 -b000990036001c00a7005a0068004d006b00c500e000510072004f0048006d0042007000 -500071004204660050004203c200e200420272007500420153005a00a00063004e007400 -660052005900420172006d004f0042006400500042074f018d0042006d004f0072005900 -420059005200da006f00a900c800c500da007b00e0007d007a00bf00c90042014d00da00 -59006d00590071007a0063006600a300c40042024d00e300bf00c5007a007d00da007a00 -e000bd008d00a9004d006d006e0071007a006f0050006f0059006f00a20074006e002a00 -3100460048005a00a30036006f008d008e0029001c008a003b003c008f008c00bc017600 -c20066007600a900bc0099001c043700470072004f006d0064005c00590064006d004d00 -72004f0059024d00580059015500580059005c0064005800590050005800640055006700 -c20074008d00ae00c00027001c0329005500310046004500610029005f00310054013100 -5f0029005f0024005c0029001c0631004b0028001c032a00470055006d00680059006d00 -2f005f0029005f002f00de008c00b000a300a200a4005a00a400c000a900d900e9006a00 -5e0069008d002700be017600c2008d00a3007600bc00be008b00bd007600a300a2007600 -bd00be00400028003b00a900be00a4007600a300a2007600bc00ce002b008c0029005c00 -870033005f0128005f003b005700a700530089001c0031005f003f0065008d002a00c200 -8d00ee00570080008700a1001c024600a200bc00c30076008d008e007600c200bc00ae00 -af001a005d0089008700a10057002b004c00560087009000860053008600370069005900 -a200a3003f00a900c300a1003b004600b20083002d0032003900bb00a4002b008e006a00 -a1001c0027001c06b5000000a10088000f002e0057003d00570089008800830081002400 -570038005a0099009000910097001e000c00a500a000740079007c00c500a3008d00a200 -a900ae0074006c0050007101500052006e00a4004f00da007400630050006401a300c200 -630150007e007b0058006300a100a200a900da006f00d9007101e000520066006f007400 -70006e00c500710066006300590050006b01500063006400db00a3006b00740064007a00 -790177006f007c00bf00c400c8006e00e1007e007900e0007e007000c30063017000e600 -59007a006c005000da007100da00c500eb006300520050006c00ec006b00e0007e00e000 -6f007e007d006b00c200dc006f0075006c007400d9006f00bf007900d9007900e1007100 -da002f005d00350039008800a4003900a000390086000c000000860016001f0095009800 -39008800a800c3002f00a800a9003800860000000b0000000c001900540064007a005900 -740172006400740164007a006c00790068006d006f006c0064006f016c0174006f006400 -6f016c016f007400ea007100b0009b00ca000e00000319004a002400350032005d001a00 -5d002e004a0124005d001a005d0019005d001a0000000c0000010c0000000c0025004a00 -19000b000002290073006d0079006d0068006d003100560020005d002400b6009600bb00 -89003b008b003900b100b500a200bf00f4006b00a2007a008c000000bb002b00a800a900 -2f00a900a6002b00bb0011008b00a8008b003c00a8008e003800390019003300ae002b00 -a400a8008a004b00760088010e0086000c005d00910034005b005d0041006000a0003100 -a70038009a0019005d005b002b0088008e003c00a4002800cd001e0080009b0091000001 -0f003300a10088004b00a80089008800a60060003d00ae00af0019005d00390081005600 -5d003d00400062003900a1002a00c400660079017101c5007400da007400c60059006900 -b2008301560086008900a1015e0030008a000c0000030c020000b70000008d0052003700 -420064006e007400650153005a004d0066008d007400520091006a008c001e000c00a500 -910087003b00bb004400410028002a003c008f0087005e0036008e008d001c001b008600 -b5001c00a90037001c038e00c0001c0036008e007300540048001e00260083008c00a900 -37005a008e00bd00740020001b00250057008d006a00a3005a001c011b011c0429008600 -1c004b002f005f002f0054007600390051003d00bb00b500a200d9007600b500c3007600 -a400c6001c02a70045004b002a002f00510065006a0065008e001c001b001c002900e800 -5a00a9007600c300b1007600c200a90040008a001b005b0031004b0057003e0053004100 -a4006a0166005a004a005b0025008200030094003400ac009b009a00000186000a008800 -87008a018e00a600b000f800a800aa00a100910000000b000c000b000c004b0029005f00 -2900540045013100460054002f005f002400460030002f0031012f0031012f0146013100 -2f0031012f0031003b008a0043008e008600ca0000020e00000019004a00240035003200 -5d001a005d002e004a012e005d001a005d0019005d00190000050d0025004a000f000b00 -00020f006100300054004a00310047004d006900470072004d00e3008d00bd00c4007400 -8e004c008e004000a2008900cd002b00a3004b0099000000ca00a100a800b0009b00a100 -a6009f00cd005300a400a800b100f800a800a900a10039000c003300af008c00b000a800 -c200d9007b00c200e2004200c3003f0072006a0031005b005d003d003900a0009f00a000 -8a0133005d003200820096009100350091008c00d4002c00ae008300970000010c003300 -a100b100a801b5009700a60062009900ae00af0019005d00490081004a0056003d004100 -ad008b005e015a0040005f003100820096008a004a009f00b5008a001c003b00c3006a00 -3b00570020002e0033005d003300560098000c000d000b0000000b000003b70000008d00 -500359006c0064006c016f005800500052006c006f00a2005c005e0028000f00a7009100 -87001b0043008e0053004b0083008c008f00810057008d00a3006a001c001a0015001e00 -10003c00a7001c001b000f0186008a0010002a00370062004500a2001c001f0083008c00 -7300a300660065008b00730029001a001e004a008d00aa00420051000f061a001b00a000 -86001a004b0029005f002b0053005c002b00310037003d00c0005f0060009f0083004c00 -a8004f00b0001b000f001b00a1004500240040005a00a20043005a0089008b000f022000 -e80046005c00620086008700a50060006a003c0086000f00540031004500220020001e00 -2c00810028006600370036001c005f001b001f00800081005d003400820091000f018600 -37008d005300bb005a004f007600850090009e00610054009f0010000f001b000f014b00 -24005b0020005400450031002f0045004b002e005b00200046002f0831003b002f043100 -3a008a003e00a3004300bc0010000f0110000f001b004b0029003b003000610020005b00 -300046004b0030005b001b005b001b005b001a000f0010020f022f0046001b000f021000 -1b005b002e004b0045003100670058007200590079006400e30070007c007d0079006600 -42008d0041006a003e00c7003b00a3004400bc0010008b00620076004c0083004c00a800 -5f00a40051005900a5008601a5006000a00039001a003300af005c01a5004f006d007a00 -7900e2006400e0005900790067002f005b003b002c0082003c003a0055003e0028002000 -5b001b00800181005d0034005700f4003e008d003d00be000f023100a00053007300a500 -8301a50076004800a100b2001b005f004a003400240031001e002c008400370053004200 -36003d0055001a001f00800081009e00340091008a001b004800e3005900420037003e00 -5a006a0046001b0032008c0010000f0310000f02b500000099008a019101940091009f00 -a1008c005e0040004c008a0040006a00a0005300a9008d005300dd00c20076005a00a000 -7600a7009f009100b20091009400a900e000db00dd0066005a003e004400510176005a00 -530042006600a200a9004200a900b500aa006800c400a2005200a100db00dd00e100a200 -a300a200da006f0053004b00a000a300d900a3015300520066005300400153013e00aa00 -66006a0073005a00aa00970099008e006500a000a900a100f1006900a700b3003c009800 -aa005100c6005a0053005a00e9006a004c005300b101a1018b00c100420053015100ec00 -74005a00af008a01ad005700a700dc00c600520076005a005700a7005300860091008600 -65008d008b008d005300aa00510053003e0053005a0051004200c60053003e00e200c200 -a3008d00bf00db005a00ab0091004c00b300a0005a00e2005200510053003e0053007300 -510076005a00760061005a006a0173005e00760048006a0069015c006a0069005c016902 -730069005a015e005a016900e900e000a3008e00be00520053023e006600d90059006a01 -7600420076006a0173005a0076004b00760051007a006600530140005302400079007300 -420053023e005100760051006a0073006a00730051007600550074005a00ec0074006900 -65016600a900660044006a00c200f100ab00c2008d00be005200e2006a00760091004000 -9100a7006a00e20066005a00af008a008600af006a01c40051005a00ec006a01ad004c00 -9100b2005100c6006600e20051007600510173005100860083008a00a20074008d008b00 -530073005100530151005a0053007300f000c400a2008900c90065003e0051006a00e300 -51006a00af004c01b40076006a00e300ec00510076005a008c00a0005a00860091008600 -8d018b016500d9003e00530151006a005301e90053006600ec00510053016500b101a700 -9101e70052005100530051003e0053014001c7000c00b70091019b00950094009800b301 -91008c008a01a1008a00af008c01c80066002900da00db0055005f005700420028003900 -38004a00830090005e00a9005a00510066003700440088001c005a0060004b0029003600 -740031009f0081009e008f0035005e008c006f0051005e00a0005f00760046004b016800 -74002a003c004c003b00460065008d002800520063001c0028011c0028001c003b001c00 -79006100310034008f01870028008c0057003e00f1008c009f00b7008a009b00a1008c00 -c0003f0028005a00f100a1008a00910094009800b400b3008600e9002a0027001c003700 -e600a3008c00af0098009100b7008c01c200c400a900aa008c009800b6008c0286009101 -8a019100b2008a00910198008a0091008c00e90028002700c401a1008c00c6018c00de00 -91008a00b7008c005300ec003f001c0028001c00290054003b0061002f00610054004600 -31004b00570031006200310074005c0168015c0173005c02540031003b0046003b025500 -ed00c200a1008a00c00042002a001c0028013f00e1003b004b0031006200290062003100 -4b00570031006200290062001c006f0052002700200028011c002a0028007d0054002900 -28001c0028001c0029006100310057004b003b0061002f005b00310061002f00ec00de00 -a9008a008c01a1008a018c00a000f400aa008c008a00c8005000ed008c00af0098008600 -9800af008a00f100a4008c00ae009801ae008c008e00e5001c003f00ed008d008c00b800 -91009800ad008a00b1005200e6008d00b2008c008a00b6008a008c008a018c00ae009100 -86008c00b2008c008a00ae0091008a009100ad00f4009f00a1008a00ec00370028002900 -4500ec008c01ad008c008a009800a100c300e600ed00a100b2008a00ae00b600ae008a00 -8c0091008a0091028a00b20091008a01910186008c00ed002a003100ed00a2008a029800 -9100af009b009800f10042002a001b00290128001c002801b50000008c003e0037003e01 -39003e003b00510037003e003701420037005a0042003e00c30066003700da00db006800 -69005900420137008b00a000b0004c006500bd006b0164004200bb00bd0066006e004f00 -5c0042003e0079002a008c008f005700390031004b003c006f005200590048003f006800 -5c003700460072007c0037003a00420065006600bd006500360052006c002a0036002a00 -280037002a005c002a00790068003b004c002f003b005a008b00a000a200a400f1003e00 -57009800370086006a003b00b000420037006600ec0051003e0039004001530051003600 -e2002a0036002a003a00ec0052003e00a1004c003c00a10042003e00c40166005a004200 -3b006a003e0048003e00390040003c004000390040006a003c0040003c004c003c004000 -5c00e20036002800e200c2004f004200a300c3003b0073004000390091005a003b00e600 -4200280037002a0037005f003b0068003100690054004800460055013f00680031007500 -55005c0067015800670155005c02460048014600480046005c00ed006c0042003700b000 -42003700280037002a004d00e10046005500460073002a007300460055013f0073002a00 -73002a00790064002a0037002a003700280037002a007d005c002f002a00280037002800 -370068003f005c00550046005f003b005c003b0068003700ec0069005a0037003e004800 -5a003b00370042005a00f40069004b003700c6004e00ed0042005e00860037008600a000 -3b00ea005a003e00a10040003c00a1003e004200e6002a004f00ed0042004b00a1003900 -8600a7003700a1006600e60042006a003b004c00a1004c004000370040004c008a004000 -3c004c00a00040003c0086003c0140003700f20051013b00ea003f002a0037004800e600 -3f004800a1003c0039008c0051006600e600ed004f00730037003e006a0051004b003e00 -3c0139003c0040003900a7003c0039003c01400039006a00ed0037004600ed0042003700 -3e01400039005a004001e6004f003700280037002a0037002a013600b5000c008d005100 -6a0042003e0039003e00690059003e0042003e036a00570042008d0052004200d900a200 -730048006600d900c200aa008c00a7003c016500c900c5007c0042005e00e400da00e200 -bd008d00700071014e00a900c00086005a0074007600aa0091004000420157008d00a400 -c4008d00420073006300a3004f0069007100da0065013e0042004d003e0042003e014201 -e1008d004d0068005100af00a200c2008d003e00660069005a00e70069006a00b3004000 -8600aa005a00c6003e014200dc005e003e008b00b0015300a200be00c1003e024800e300 -5c01af0086008300ad006900a0008d00b0004f006a00420173003e00860083015a005100 -3e0273003e035e004b006a00a4003e01a4006a00c400bf00bd00a2005900aa0090003900 -b30073006000c30042003d003e02730048007300480073005c005a0051005e006a004f00 -73004200680048005a0059004f0051005a00510048005a005c00690048005a0051004800 -51005a005900a300c200c400bc00c1003e044200690051005a0051007600420073005100 -6a0151007300420073004200740048003e065800690042003e0476004800730069005100 -73003e006a00480073004800e3007400a3008d0174018d006500a900aa00ef007600c400 -bc00bd004200c3007300760090003c009100aa006900c30069005a00af0086004c00af00 -6000a9008d003e005a00de0069005a00ad0040008600aa005c00b2003e00a40042007300 -5e0057005a004c00400083008600a0006a0042003e00420073004000830185009f004c00 -3e00f000c4007400a300bd003e0142005100c4006a00a700ad0040003900ad0076005c00 -db00e20042007300420173004200400086005300510042013e01740042003e014f006800 -42007500a9003e004b00e2003e0153006b00bd00b1005e0040003c00a40042003e07c700 -0c0088002b0073004d0052008e00a4006d006c004d0265008e008d00a900a7005200c300 -65004f00d900c30074005000a300740176008c00a9008c005300a30071017c005200a900 -71007c0071008e00bd00bf024f00a300c6005e007300720058007400af00a00059004f00 -a900a200a400da007100590075004e004f00510074007100da006c006e004f003f004d00 -4f0042004d004e004d003f007400a3004d006d006800a9006500e0007c006b006d006800 -a300e7007a01aa0051009100a6008c00b100190000000f00ad0033003200860053008c00 -89005e00880096000f000c0000002000b6005e009f00a50091009200ac00a000a1003900 -86001a00560081002d005d00490092009c00910029008d00400039001b005d000c001800 -8001870034009101000186002d008901bb008c00a100a60094009200ac00a7009f009800 -00010e0000000c00560020005d00200056003301320049004a0024005d001b0035003200 -24013201240132002e004500330032002401320024002e003500860039008e004300ca00 -0e0000030c004a002400350030005d001a005d002e004a00560024005d001a005d001a00 -5700190000040c01240049000f0000010c0000000c005d0024004a00350032005d001a00 -560020005d002500b60039008b00bb009a008e0040008b0043009f003c00f7003c00a400 -3800bb000e0099009f00a600910090009400a600a700b5004c009f00a50091009400ac00 -9f00af0039000c003300af00a7009f00ac0091009400a500a000c0000f00860019005b00 -490034002e004a002c009200820032005700530038001a005d001f008001920090008000 -3400f5003d00a4004300ca000e000c013200a101a800ac0091008300ac00a600a100dc00 -e3004d00750059006600720074008b009900a2006c0071016b0175004700520153007600 -590075008a0000002e00b6002d0082004c00400089008c005e0025004a0098000c000000 -0c0000010c010b000000b700000096008800420059006f00bd007c0066006b004f015000 -7000bd00c2006b008c00a000a40065004f00d900a400a2007200e00074008d0053008a00 -a0009800a900a3005200bd00c2005300ae00bd00e00070006c00c5007c00c200a3008a00 -a900c6007600a900dd006d0074005c006a00680069006600a700a000a300c50071007500 -50004f004c00740070006f00c20071004f0042004f0142004f0052004f00420066008d00 -420073006800aa005a0068007400a200dd007200c400e7006f00e1007b00c200c300a800 -8e00b5000c0000000f00ad00330056001c002b004000860062008900970000000b000000 -2000b6004000a400a600b500b700a600a900a100390086001900560081015d004a008800 -2b00a100b000a2008e0099004c005d00250082009c009b00830098009b0100000e008600 -0f00880083008a018e00a800a400b700a600aa008b00910000020c01560020005d002000 -56003301320035004a0021005d001b004a00240132012401320024014900350024002e00 -320024012e004500860088008e005100be0010010f021a004b002900450031005f001b00 -5f002f00460056002e005d001a005d001a005d00190000010b0000000e00000125004900 -0c0000030c005d0024004a00350032005d001a00560020005d002300b600820097009900 -b5008e004c008e008300a1008200cd0016009700820097000e00be008c00a600a900b700 -a100a8009f00be005300a400a800b500b700a600b000a10039000c003300af008c00a900 -a800b500b400a600a400c0000f0086000c005d003500810056005d0088018e00a900a100 -8e00970033005d0032008800bb0097003c00f800b00007002c008600820097000b000c01 -3200a1009900a500a60099009700a6018b00b000a9004f0075006a005a00760075006b01 -dd00e000bf00bd016b0075006a008e00c100a4005a00da00d90086000c002400b6008300 -81005d001e00150032005e0040005d0098000008b50000009f0038000e002f0057003900 -5e008b0088000e000f002400570039005e00990090009b0097002c001900a50098009100 -4a005300990097008f00940090008000560028002b003d0040001f0095009200a1009f00 -6000a900a70040009a0001001f00940057008300a1005e00a5003c00160039011b003000 -56003b00b10086004a000c015601390027008e0043000e0000020b000c0000010c00a100 -83000c00560034009000340032018100a7008b00a100b5002b00a900a8001c00a400a800 -8800960000010e0087001b0056001e008800a10088009e00f7009b000c0000012000b600 -11008b00a8008c003b00a8008e0038008200860019005600910083005d004a003c005700 -53002900a50028009a0026005d0033002d004300b0003900a00039008600000186000f00 -1f009500980038008800a800a4002900a600a9003800860000010b000c01560021005d00 -200056003301320035004a0021005d001b0035002e0032012401320024012e0033012404 -3200330086009a00b100d900eb00660065006603e1006d0074007300d9006600d9006d00 -7400760057005b001a005d001a005d000c0000020b000002250049000c0000030c005d00 -24004a00490032005d00190056001b005d002000b6009600bb00890039008b003100b100 -9b00ae00ca00f7000d0001009d0091000000bb003800a800a90028008d00a8003900bb00 -2b008b00a8008d003b00a8008e00380039000c003200af002b00a400760053004b00a600 -8901100086000c005d003400910057005d0038004b00a0002f0099002c00ca000d005d00 -5600270088008e003900b0002700d1002d0080009b0091000b0000000c003300a1008800 -5700a60053004100a8005e00430086010c005d00840085005d005b00380057005d003200 -8c002b00ca0038005d00560043002b008e003800a000280086000c002500b60083015600 -8e00bb00a4008c00a2002f008a0000010c000005b7000000b6003800bb00a4005e005d00 -3300270043003d008800530057013c004100600097009a001e000c009f00900083001600 -82008800b0002b008c002e00240056001e0053002800890017009401b000450033005600 -60001500880080009100b300ad008c00390032009e0087008e00b0005e00330032006000 -8e00b000810034000c015b0056001e003800530041000e000c010b002c00820086008200 -86002e0083000c004a009000940034002b0015003400a70089008a00b500ca00a100a800 -9800a100a5009a00ca0000010a0098008600570030003c00af0038008f00940091000001 -0c001b00b60096009900a800a700a2007600bd00bb0086008c002f005f0040003c005d00 -49002e004a001f008500940081001f001300210033014c008b002b009f00980097000000 -0b0086002c008f009300940096009a00a500a1009800a500ad009a0097000c0000000b00 -00000c004a0020005d00200056003300320135004a0021005d0020003500320125002400 -32002401320133012e002402320024003500860094008f008700990028042a005c003a00 -4800460069002a0061003a005500540031005b001a005d001a005d000c0000050c002500 -49000c0000010c0000000c005d0024004a00490032005d00190056001b005d002000b600 -910183009000910085009100980094009500cd0083000100950091000000ca01a500a100 -9800b000a500ca0196009900a800ae009800a8009900ca0038000c003200af009a009900 -a8008e00ae00a5009a00ca000a0086000c0060003c008b00a4005e002b00600035008400 -8f0081001f00130021005b002e0040008b003200b0008b00d10085000100940091000002 -3200a100ca009900a5009901a600f800ca0086010c005d0081015d011900350034008400 -920083001f01210056002f003c008b002b00a100910086000c002400b60083002d003c00 -3e00bc00a40038008e009800910000000c000006b7000000b200430088008e0040004500 -1a003d008b00bb018b0089004500110089006000430082001e000c009f00b30090008100 -91002b00a4008e00b0008c003300ac0083008e00530089001f0092009000860060003c00 -4a005d00230035000d00340094009e00a0008c008b009e0083008a008e00a400a7003000 -350036008e002f0056000c015d00560026002a004c0040000f01000182002c0098001e00 -ae009e0083000c004900930083008c00880086008a009f008b00b200b9009b0084004900 -b90024009e008300b9000b000c000d00ae008d003b00a7003b009e00260001009400b700 -00010c001b00b60096008f00600046007400dd00c300e200c300c80074007a00d9004b00 -5b0049003200200080009e008100b7002c002b0056003c003200340038002b00a1009b00 -970000018300900092009300b3009a009100ac002500b900490084009b0091000c000002 -0c004a0020005d00200056003301320035004a0021005d001a0049003200240132002402 -32002400450033002e0024002e00320024002e0035008600b70001009d0098000d000003 -19004a002400350032005d001a005d002e004a0124005d001a005d001a005d000c000004 -0b000c0025004a000c0000010c0000000c005d0024004a0049002e005d00190056001b00 -5d002000b600940092019500800081009200900093009b00f700b90001009d0091000000 -91009c00ac002500b70025009e009c009a0096008f009e003c0098005d008f009d008200 -0c003300af009b008f005600860090009e008f00cf00130086000c005d00b000c600b000 -530038002000810090008f009b0015002c004a005b002400320041002800a400b000cd00 -b70001009d00910000010b003200a100910095005600850083004a009401830086000c00 -5d00830086005d0119002000810090008f00b70015002c004a0056002e00320041002b00 -a100b900860000002400b60083013c009f008c0098008c0094009b00980000000b000006 -b7000000b200830197003c0062008c002b00890039008900530089009f008c0041005700 -99009a001e001900a5008a006a003e00a0004f00bf0044006b003e003f00a1008a008d00 -6b00bd003e0087008c00e9007600e200c200550057006a003e005e00b300aa0074004200 -65004f0065004200a300bd00c2005700600069005a00570073003e00480073006a009800 -730074015c003f003e0342003e0042015a003e006a0091004200c20053005c006c004200 -bb00dc00c7008c009f005700a1003f00a7008c00c0003e014200de00d9007400c2005500 -aa005e004000a000b0003e024200e900530091007300550069006d0066007400a300c300 -500072006800690073006a0051006a00420074005500510088009600a7008b004c003c00 -8b003900a100860091000d000000860081009200930094008101ac000d00940026009000 -940091000b0000000c0000000c00560020005d00200056003301320035004a0025005d00 -1b004a0024013200240132012401450033002e0024003200240132003300860094000100 -95009800190000020c0019004a002400350032005d001a005d002e0049012e005d001a00 -5d001a005d000c0000040b000c0025004a000c0000030c005d0024004a00490030005d00 -1900560020005d002100b60090009201940001019300950001008400f700950001009500 -9100000091008100ac00130094000d00ac00940098001f008f005d00340083004a008f00 -950082000c003300ae00340092004900830081009e008f00b9000d0086000c0035008900 -8e00b00040008c005e00980085009000830082009700a4005e003c00400089003900a400 -8600cd0094000100950091000c0000000d003200ad003400900049004a0051005a008c00 -a200a4013e0073005a003e005b0060002f0057003c004a002c00830038009700a4008c00 -4c00390089003900a10086010c002400b60083008100350090001d002600250092009500 -98000008b7000000b2008400850083006000a6008c0038018500910087006000a8005e00 -3800900091011e001900a5005a0073005100a9005c0068006d0059004d016d005c006400 -5000740058007600a000c20050006c00740068005a0074004d00a000ae00aa008c006a00 -5901580072006800640042005e006900680073006a0074004f005900750073008c005200 -7000640079004d014f004d0042004d0242014d006900a10073005a004200670064004200 -5000de00c7006600a7005a00c2004d00aa00a000e700500042005900e200c2006300e000 -5800510069005c007400e2004d0042004d005500ec0066008c00740059006a006d00a000 -c300a300c30058006f006600700079006e00c2007a00c5006600590188004000a7003d00 -8b00a500a40015008a002d0086000d00000086008f009200930094008101ac000d009b00 -260090009400910000000b0100000c00560020005d002000560033013200350056002100 -5d00200033002e003200240132012401320033012e003200240132002400330086009500 -01009500980000000e0000020c004a002400350030005d001a005d002e004a012e005d00 -1a005d001a005d000c0000000c000004250049000c0000000b0000000e0019005d002400 -4a00490030005d000c00560020005d002100b6009000920194019001950001008400cd00 -9500010095009100000091002600ac000d00b3001b009e00b300980025008f005d003400 -900049008f009d00390019003300af00250092004900840083005d008f00f7000f008600 -1a005b001e0089005e0060005100a50040002500ad0085002d008b00a3002a006a007300 -65001c00a0002900cd00b3000100950098000f0010000f003300a700320081004a004800 -67006400a9007a00c400e0004e0075006c005500a0008d00a2007600a000390086013600 -8d00a30089005a00a20053001c009f002f008a000f002400b20086008300350090002001 -0d000100950098000b000007b7000000b600260023002500560061002000190024008100 -9400810049005d001a0012000100900091001e001900a5003c0026008f00910024012500 -1f0018019e004900340025009e0026009e0085005d002400200025005d0026005d001d00 -3400810049008100ac009001560045003301340084004a005b0033002e00560017001300 -5d004a0092000a0010013300170113001a0020031b000d001700840092005d0034002500 -560033000f001a00a800b500b30084003200b3001b00ac00340091000f0010000f00ad00 -8700910039003c001f00350032009100f8000f022000e80091008f005700340091004a00 -810035003c0086000f0033002d008b00a7003d00890061004c000f002d0091003d005e00 -a8002d0039009e00320012008f00940091000c00000083008f0092009300940091009000 -ac000d00b70026009000340086000c0000020c00560020005d0020005600330132003500 -560021005d0020003300320024013201240132002e004500330032002401320124004500 -910095000100950098000b0000030c004a002400350032005d0019005d002e004a012400 -5d001a005d0019005d000c0000050c0024004a000c0000030c005d0024004a0049003200 -5d00190056001b005d002400b6003200800081009e00840049009000940093009500cd00 -95000100950091000d0091009b00ac001a0076005000aa00a000dc00a70084005d002d00 -910056008f00340039000c003200ad00b300810049004b005a0076008c00dc005000e200 -4f007500690033005d005b001b005d001a00200061007600c2007c0079006c0074007a00 -6800590074007300ef00c3008c00a900e2005200420050006c00e300a900a70074006d00 -6c006f00a9007200c300e2004e00720071007c00e000700071007400590063006600a200 -7400e000da006e0074007a005a005100a100c200c30050006400ec0064006600a200ae00 -69005c001d000100950098000b0000000c000005b7000000b60026000d00810085009e00 -4a01a500840094001d0026009e00800001009300920083001e000c00a500810080009300 -90004a0019002d001f0080014a0034011f0081019e002500450031002900350060003500 -60004a00850035001b002f004a005d009e004b0054005f0054005b0056002f005f002900 -32009e008101600087008f000f0010000f002e0080012c001c004b0057023b001e008100 -850081005b00330032005d001a0000000c00a800b500910084003200ac001b009e003400 -8c001b000f001b00a7004a0087000f001300010035002500870098000f001b0010002400 -b20083015b00320086004a0084004a003c00860000004a0089008e00a400890043004a00 -56001200800083001d0035006100200026009e008000010191008a001b000f0086008300 -8f009200910086008500ac001a0098002f0085003c008a001b000f0010000f001b004b00 -29005f00290054004500310145004b002e005f00200046002f08460045002f0545008a00 -91008f00940098000f041b004b002900450031005f001b005f002f0046004b002f005f00 -1b005b001b005f001b000f0629004b000f041a005f0029004b00460031005b001b005400 -20005f002400b2003100810084009f009e018500b30092009800f7009100800091008a00 -1b008a0091009e001b0072004d007401c3005e0081005d002d0086005600810040003c00 -0f003100af00910049004a00480055007500a000db004200a400420073005c0031005d01 -190032001800800084009f00a0005c00730072005c00690042014f007300ef00a1008600 -a100c30042025c00dc00a1008c0073005e0051006900ae00a000a40142007300bd00bf01 -660052005900730040004c00a00051005900760048006a00aa00980091009400a100b000 -42005900e3005e0053005e00b3005100420013000100930098000008b7000000b2004a00 -2600810085009e0035003c00330081009000810083009e0081008f00920095009b008200 -2d00ad00cf0095009400ad0183001b00a200e200c6006a00b0008d009900f800c700b100 -a000aa00c300a900aa00dc00c300c200e100e000c2007400e000a200df00de00c3007600 -e300e100df00a900c200e300bd00a400df00e200c800df00de00b800c802db00c809e200 -e300e700df005e001f00260082018a00df00f100aa0085006100dd00c200df00c300f000 -8d01a300ec00d90076002d004a00900034001d00a000e700a90066016a00ec00e200c300 -dd00c200de00dd00aa00de003c0086000c0056008c00b000a10041003d001a00ac008000 -920094008f002d009e004a0083009e0081008f009200a700e700a3006600ea00de009100 -9400e300e2006a00a5004a00d900dd00b200dc00c800a3006603d9006a00d9006a00d900 -7403d9007400dd006a00d9006a007403a90074006f007401d9006f00a9016f007402ec00 -a200ae00c600c8006604a300e1007400c2007400dd006a00d9007400d9017400d9006600 -d9006a00dd00a3006606e200d90066046a00d9006f00d9017400dd006900d9006d00dd00 -7400ec00db00b101dc00a400a100a400de00f800e900f200ab00ae00e700e900a300f000 -de00df00c200e200a900dd00d900b1009b009000a5005700d900dd00c300e900c6008d00 -a900ec00de00a900dd00db01dd00aa00e9000f0086000c005d00b30034005d0134004900 -920294001f002c0060009e003c0057002c013c005e000700ba0092009d00b3000b000000 -0c003300ad009800b3009e0091015d009500980086010c0060008e00b000a40043001e00 -19009e008f009300910082002d009e008500840085008f019300ba0098002d003c00b600 -91009800850092008f009a00800092009d00980000000b000006b7000000b200d100ba00 -9d00ae00af00b500cf008300b300b90083009700af00cd00820084009a00cf02b600d200 -b9009500d200b400cf002c00a0003e00b100af009900ce0088008a00d1009800af01c000 -9f00b501a000c800d900c400a3006a00a3008900af00910086006000cd00b2004b00b500 -b400b200c000b000c600aa00ee00b201900040008e01b200d300ce00cd00d100cd00ce01 -b5008b00ce00d300dc00ee00b200c00095009000cc008200b600de00f400b500b600a600 -a700c3007600dc00f000c901e400ec00e300d900c800db00df00c7009800c300ea004700 -29013a00e300e200c3007600c300a9007600dc00e3005a008e003700690047006a00d900 -a3008d003b00a1003200cd00c700d000ce00db00a400be00ab00c800ce00f800c400f100 -ea01eb00e200b100b400e300f100db00ab00de00e1007b00dd00da00b00028023a004700 -6d004d0072004d0072005c005801640068004d0072004d0058024d0058024d0058015c00 -58024d0058026700e200db00b100a100ce001c0028011c012900540031004b003b005f00 -29005f003100540131005f002900610029005f00290028011c0028001c0028001c003a00 -540028001c00270028003f004d00720058006801580072004d0068002a005f003100e800 -c000b501b700b5019900a400ae00d900f400db00b100c300ec00e400f100db007600dc00 -8e00c6007600c000d0009d00b900a800b100aa007600c300e200ec00e900e200ec00db00 -c6007600b000a9007700c00007000a0086000c005d00830034005d01b400a500ca002c00 -9b009800cf01af002500ca00b000ca01b5009800f5009d0093009d00cf000b0000000c00 -3300aa00c600b600a6009b009d00a600b8009d009100860019005d0040003c00a1008c00 -87001a0084008000cc00f800cb00cf00af009800f800af00ca009c0095009400f300cf00 -f700ee009b00ae00b100b3009b01cf0095009c0098000008b7000000b600ca009d00cb00 -3900ae009b008200960039009a00cd00b5008700830096009e0086009a00d000cf00af00 -d2009d009300cf00b400cc008300a10083009b00ad00940098009a00ad00f700b400b900 -ad000700ac0096009a004a009100af00c700cd00af0096009700ad00f8009b00ac009500 -ac003500b301ad0097009100b900af00d200b200b6009500a1008b0099008700cf029700 -9100f80098008c005300ba00cf00b800b900af00f7009400ac009a0091009900b200f300 -ba00b600a6003200c000a600c800ea00c901e200ec00e200e300c1008e00c400bd00da00 -c200eb00d9001b0019004b00e900dc00c600a80099003c00a600c000de00c400dc006f00 -7400da00c2007400640079007400a2006600c100c4008d00e200e300a300c900c200c900 -8d00e000c400f000c801f000ea00dc00c000e900f000e200e100e200c2007e00e100da00 -980000000c015100740079006d007a006400750074016800740168007a006c0079006800 -6d0074006d01740168006d00790074006d006f0074006d017401e900c400c0002d00ca00 -0b0000030f004a002400350032005d0019005d002e004a0124005d001a005d0019005d00 -0c0000000c0000020c0124004a000c0000010c0074006c0077006f007a006f006c007a00 -660074001b005d002100ee00cb00ca00ba00b90097002d00f8003900b000bd00f400e300 -c000db00f100e200f000db00a600b6002d00b500a600b900d500cb00f700a800ae003c00 -a800c600e200e900a900dc00ec00db00c000a8008c004c00a800cd00cf000a0086000c00 -5d00910034005d0045003c00a500ca009100b5002c00ba00cf00af00ae009b002d009a00 -2c00b5002c00f500ba0093009d00cf0000010e003b00e301ab00a60091009600a600b400 -ba00910086001a005d00400083004a0021005d00200026001f00cc0086008800cf00af00 -98009b008600ca002c00b1002c00d500ba00f700ef00960039009600820097008200cf00 -93009d0098000008b7000000b600ce00ae00cd00c6005a008a00b500b100a400be00c000 -dc00a900b5008b006a00bc00d400cd00d100dc00ee00b5009500cd00dc00ce008600a900 -5300c000b200b5005100a400aa00e700c60043006a00b000a7008c008b00a700e700b200 -c800ce00c60099008e00af00c700c000a100b7008a00b200e700dc00c300bc009900d100 -c300d300b200c300d300c30051006a002a00ce01cd008d006b006e0066006d005900ce01 -a900ee00aa00ae008c00c300ce003600ce00c600f500b500c3007600c600dc00ab00c600 -f000c100ea01e900e200c200be00ce00bd0052007200c400c80069002a0028003a00e300 -c800c600ab00c601ab00c300c8005a008d003a006800470055003a0037004f0042007300 -3600be00bf00c800ea00dd00e2015100c900bf00da00db00f000c900d300ea00e200b000 -ae00e200f000bf007700c4017a00da00db00b10028002a01460055005c003f0067003a00 -68005500470155005c003f0067003a005800460047004d004705550147033f0047004d00 -c600e200c600c000ce0028042a0055003a004800460061002a0061003b0054005b003a00 -61002a0061002a0068002a0028002a0028043a0054002a0028002a0168003a0067003f00 -5c01470068003a012a0062003a00e800ce00ca00c000c300a4004200c600b100c300d300 -f400a200b000c300f000c800f000db00ab00c300b100c600ab00c000d400b500c0007700 -c601ab00dc00c800f100c300e700ec00dc00c4007600c600dc007600c000d3002a008c00 -2a0061004c003b006101c800b200be003700c600c000ce01b200de00e700b000ce00b000 -dc00c000f500af009500ae00ee002a024600a900c600db007700b100ce007600c600b500 -9100860019005d0049008100230019004a00100085008000cc00b100c000c700ab00df00 -c6004c00be00b000dc00b1000800cd00c700ef00ca009b00cc00ca00b500ca00cf009300 -9d0098000008b7000000c300c900e200ea00e301e2008d00c500da00c800ea00e300e000 -db008d007a00ea00f000c900ea00e300ec00e200b500c800e100c9008e00de00c200e200 -db00c800e200c900e100e300e000c900e000e200e300c400bf00e200e300e100e200c400 -c200c400bd00c000e201e300c800c600e300ea00e100c400bf00c400a400da00ea006600 -da00bd00c400bd00bf00bd01c900ea00c900c500e401e0007d00c900c800e201e300c000 -c800e200c100c400c800e900f400be00e200e100e200e000e100c100d300c901c800ec00 -e200e300c900bc00bd00c400da00ea00f000d9006f0070006c00ed00c100c900dd00ea00 -e200e100e200c100ea00e2006c007a006f007400d900a300e201e100c500bf00c900e200 -ea00e100e300e201ea00c400da00e200f000c900c800f000c101c800eb00c900c100e100 -e201dd00e100c900f00066006e006f00690074007a006d007a007400dd006d0074027900 -74007a0064007400d90074006d0074016f017402d90074016f0074016d00c200ea00c100 -e201d300520066037400e1006d007401dd0059007a0074007a0074017a005900d9006f00 -e10074006c00a20066036400da0166016c006f007a0074007a006d007400d9007400d900 -6d006c0066007a007400ec00a300e200c400a300e200da00e200c900e000c400f400c100 -e201f000c100f000c900dd00e400e201dd00c100d300c100c900e100e201e100e200ce00 -f000e000e300ed00c100e400dd00ea00e200e100c100f000c200ea0066007a00db006a00 -d9007400a300db00c800d900e200c801ea00df00e100e201bf00c200e000e200f500bd00 -b500aa00ec00a30066006c00d900ea00ce00c500e100c901e100db00ca00860119005d00 -490032005600190091009a00ad009100ca00a900e200ea00e101e201ea007400e000e200 -f100c800c600ef00ba0095009b0197009c0193009d00980000010c000005b7000000b200 -ce00b500cd00c6008c00a7008e00b0003e009600c700b0003d005a0089005c008e00ce00 -d400d100b2000700f8009500b50040009a008f0091008d00c700a700b5008b00a400a000 -e700b0008e00b0005e0062008d008600c300e700aa00c8008e004b006a003f0057004b00 -31009f008e00b300aa00e700c6003800ca00c0009500b200d1008a00aa00c800a900be02 -c000ce02cd00ce01b0006b00c800ce00c300c700c3009b00ca008600bc00c300d100c700 -d400bb00c3007600b500c6007600be00ce02cd00ef00c600b500ce008600ca0041006000 -b500c00072004f015000e600c5017a00e0017a00e400c900a300c3005000720064006d00 -75005000bf00a3007a00e0006300e000c400e200e101c4007100e0007c00da00c400f100 -c900e200f100c500c900bf00e400eb00c9007a00e0017a00da00c900c60042004f016400 -68007200500075005000720068006400590068006d00590075004f006c00640059016400 -5902640059006d00670059056d00c400c900c501f00042004f0242005000720059006800 -640075004f00750059006d01590075004f0075004d00790050004f0664006d004f037200 -4f00720059006d01590072004f0275005900e600c500e002c4006600e000c500da01f400 -c100c500c400f000c500f000c9007a00e000c500e1007a00c900f000c900c5007a00e001 -7a00c500c900eb007c00e300ec00c100c5007a00e0017a00c500f0005200c2004d007200 -6a00590072007400bf007400c4006300e000c500c100ea00da00e100c201e0007c00e000 -c400f400c900c600c400eb004f026400e000c900e0007e00c500c9007a00e000c100b000 -a4003e0073006100550073003e008b00bc00de00a0008e00da00e000ea00e1007a00c500 -6c00e000da00e000da00f100e200ea00f100b100b700ae00c700d300f800ba00b800c000 -c3003e08f7000e0086009a009b00cd00c00088008c0089009700cd00ca0097009100cb00 -9a00960060008900ca00cb00cf00b600d200ba0093009d009100940092008f00b8009d00 -ad009b00860087009e00f700b50086009f01a50086009100a500d100af00f701af00f700 -b500b401f80090009800b300b600b400b900cd00f80094009300b400cf001800ad00f700 -8700ae00b5009100cd00cf00ba00cf01ca00cf0099005300cf01ae00d200ad0095009a00 -88009600a100b700ba00d2003d00b200a500cb00b500a6009700b700ba00cf01f700b900 -ba02cb0083009e00ca009b005c004d02ec00a300c400d900c100bd007a00e000a301c300 -590072006400680075004d008d00bc00d900c3007000da006400ea00dd00e200b100be00 -c600a200c300a300f000c100c900f000c400bd00a300e201bd007a00e200be007a00da00 -a300e2004d02640068006d004e0075004d0072006800640168006d00580075004d006400 -5800590058005903580064016800590058005901640058006d00ea00a300c400bf00d300 -42004d034e007900580068005c0075004d007500580068006d00580075004d0075004d00 -790059004d0674006d004d0372004d00750058006d01590075004d0272005800ec00c200 -c400bf007400bf00a300e201da006f00f4008d00e200a300d300c900f00074007b00e200 -c100e2007a00a300f000a300c4007a00c100bd007a00e000a300eb00e100e300ed007000 -e0007a00c900c5007a00e000c4006300e2004e007200740064006f00c400bd006300c500 -7000da007200e401da00e100c4008d00a4006d00c3007400f4006c00e0007000eb004e00 -4d016400e000bf0079007e00c9017a01bf00c400e2004d0074006800670072004d006600 -bc00d901a3007200a300ea00e100db00c8009900c000a400c600a200f100c900ea00f100 -e200c600a200c100bf00c400bf00c4007400e2004d064e004d00c7000c00c900c100c300 -e200a400be00a400a300bd00c800c900c3008b009b00f800c800aa00db00d300cf00cd00 -de00e900af009301940086018200ae009500ac00b400ae00b500af00f700b500ae00a700 -98009f008600910035009100af00f701af00ca002c002d002c001700b7009800b300b900 -af00d000cd00a600cf00cb00b400cf00b900af00ca003900b600ae003800cc00cb00cf00 -b5009900b101a4008d00ca00cf00b400f700b4009b00cf00ca00ce00af00f700ba00f300 -b500af00ac00cb00b700a600f7000700cf01ba00ee00b800cf009800ad00b50088005e00 -880096000f022000e800c700c000a5009a00ca00a500b600e7003c008a001a005b003000 -4a005b001e009700cc00ad00b5008c00c000b100b500a8003c00920093009200ac00b300 -b700d500cf00ca00d40091009700b500d000d100c000a8009b00cc009f00af00e7008c00 -0f0233004500560024005b002200560033013000450056002e005b00200046002e002f01 -2e012f012e0145012e00320129002e002f003100ae003c00b1003d00ca000f020e000f00 -19004a0024003c0030005b001b005b0030004a012e005b001b005b001a0057001a000f00 -10000f042e003c000f011b001a005b001b005b0024004a0130005b002000640063007900 -5800ec00da00e001c20099003c0099004300af003c00f5003900b5009b00d500ca00d400 -b200a6009b00cb00b500a600b1000800c000a100a5009c00ca00a500c600b600ef00d900 -e100ed00e001d900c100e2007e00e000ec005900e2005800790074006c007900c400c900 -bf00e00058007a017200e300e100da00c2005a00a400db00e700db00f400a300e000e200 -eb004e00580050006400e300e0007a00d900c100c9007a007e00e400dc00a4001b006100 -450031005b001a009600cc00af0060009900c000b501af0039008f0093009500ac009400 -9d00d500cd00c700ec00d900c800b900cc003800b1002b00b100c3016400630042004e02 -4d004e005000c7000c00a300c200ea01c900c800c900e000e400ea03c900ea00e000e201 -f000ce00d300da00e6005e009d02ce02aa00b900ae00af0040009700a900c700c0008800 -6a009900a9005a00ae009400b900aa00e701aa00ce00cd00d101cd00d100cd0095009100 -8c002b00a0007600c0001e00aa00d101aa00ce00b000aa00c300a400bc00ce018b006500 -660051005c005200ce00d100b200d100a7003900ca00bc008e00aa00c600ce00f200a000 -e70087002d00ae00aa00b000c700ce01d100ef00c700cd003c00b100ae0039005700bb00 -99000f022000e800af00c600a7001e00ae00a500c700a00040008a001b0054002f003b00 -61002800b50096003b008e002f00270038008a00aa00d100cd00cf00cd00af00d100cd00 -d400cf00cd0008009900b000b500d000c700af00aa0091002d00ac00b6009f008c000f01 -100031004500540024005f002200540045003101450054002e005f0020003a002f003100 -29002f04310145002f0031002f0131002f004600b1004c00b0008b00ce000f0010000f02 -1b004b0029003b0031005f0020005b003000460130005f001b005b001b0055001b000f05 -1b002f004b001b010f001b00540020005f002e004b0045002f005f0020006d0058007500 -5900e600e100e000e400e200a4003b00b1009900a9005e00f5005100b100cd00d700cd00 -d3005e00b20091002d00ae00a800a000ef00a100c600af0082008600a500e700a100f000 -e200e400e6007400e100e2005a00a9007a00e000e2004f00c2004e007500590050007500 -c200e000c20168006a0066005300c300da00c300c000c300c400db00c3006f00f400e001 -c900eb0050026400da02e2005a00c201da007c00db00c30020005f0031002f0060001b00 -b50086004b013d00270038009900aa00d100cd00cf00cd00b200d100cf00d400cd00e200 -ea00e200c800cd00cc009700b000a900c300e200dc0050004e004f0050014f0150004200 -c0000e00d302f2000800d301ef00f000d3000800d301f201e900d300f200f400d301e300 -ea008d00c8008e00b500be01bc00de00c6009900c000be00c800c300ea00de00c001ce00 -c600df00c300b9009800e300dc00e800c300c80099008900c700c301b100b800e700f800 -9100af00ab009800b000e600ce00d100de00c8005a00ab00d9007400e000c900ce02ee00 -de00db00c300c800ea00dc00e700c300c800ce00bc006a00ab00c400c500f400b000ef02 -d100e800c700ee00c800ce00c800f100ef00f2000702ee010800f100400053015100ec00 -c300ee00e900ee00ef00e700ef00b000e200e700c300dc00a400ae00e700c001d300ee00 -c800ee00ef01d300e900f2000801f200e800f200f000f400d100ce00f100e901f0000800 -ee00c600e900f200ee00d100ef00b000ea0053004c0053005a006a007300510076005100 -aa005e016a025a0076004b005a005e006a0051005e006a005a016a015c0074006d006801 -6900720068007300ec00e900f001f40053004000530040016600e1005a006a0176004000 -76005a006a015e0076004000aa005100d900660053004c004000510053004c004000da00 -73004001530173005a0076005a006a0073006a00730051007300510076005e00ec00e900 -ef00d301ef00e900f000d300f000e900f400e900f000d300f400c800f100a400e900f000 -ee00d100e800b000f100b000ee00e900d300ee02c300eb00d300e700f100a400ef01ee00 -d100e800c700e700a200eb00a400de00a401dc00e700ef00b000d100ef00ee00d2010700 -ef000700d2010700ee000700ae00f500e800f000d300f100650040004c006a00e900e701 -e900ee00ef00d100e700c600ec00f100a900dc00a100b000e700c001d301e800e900ee00 -d301e900f2010800f000e900d300f200f100d300e700f100f000d3010800d300f000e900 -ef00f000f100530040005301400053014001f7000000d300c800c000d100ee00c700c800 -e700c800f4000800f400c800ee00d100c800c700f401eb00d300e300eb008e00a3006500 -43003d008e004400a90066004101880089006600e6006900860098008600a400de004200 -b1004200e400a100ae00b300f800c600c300dc00510066008c00ae00b0009800b900b600 -ab0091005300e400c800c000aa00a10048007600dd007300da00e400ce01be00d300aa00 -6a005e00c800e400de00ae003900d300b000c0006900730042005300f400c000f200ee01 -d200ef00c700ee00c900d300ea00f100ef00c800d100c700ee00e900ee00c000f1002a00 -28013100ec00c300f000e900d100d200ef01b000c200c400e200e700c600b100e800f101 -d300f200e900ef00d101f200f100f200d101c800c600f400c800f100d301ed00e900c801 -ea00e900ee00f100ee01d100f100b000ec00420029002a0046004800550031005f002f00 -5c00480047003a0048005500310068002f00550031003f013a013f004700310046004700 -5c005500720067006800750067007200ed00e900c800c700f40042002a001c0028013f00 -7e003a0048003a0068002900680031005401310068002a00680029006f00630028022a00 -1c002a0028007d005500290028001c002a005f002f005f003a00550054003a005f002a00 -550031005c003100ec00e901c000ee00c800e700c700ee01b200f400e700c700c000f100 -ea00ed00b100f100f200cd00d200ef00b100f100c600ef00e900c800d100ee00f200c600 -e600d300c600ed00b000f1000900ee00cd00ef00ee00c7005a00ed00c600e800b000b100 -e900c600f000f101e700e900ee00c700f400f100f000c000d300c800c600f401f600b200 -ee00c800f100370028002a004600e600e900c700e900d3000700f700ee00e200e600ed00 -c600e700ae00b100e700e900f000ee00f100e800ee01d300f200f100f000c800c700c801 -0800ee00ed00ea00e700ec00f100c700c802c000e700ee00c800ed0042002a001c002a00 -28011c002801b5000000d300d100cd00d100ee00cd00ce00e700c600ce01cd00ce00cd00 -c700c600c000d100f000c800ce00e300c8008a00b500f8009b00bb02c300b501b100b000 -bc00c300c801c600d100d300c800c601ee00dc00c700b701f701aa006500c8006600a200 -8d00b800e700c000ce00e700a7009100c000db00ce00ee00de00d1008d00d900dd006c00 -bf00c100d100be00c000c800aa00db00a900ce00ea00dc00b300f700c000c600be006a00 -e800c7000700f2005a00e700b000a100b800b200a900e700c800ce00d300e900e700ee00 -c000b501a100b000ce00c80042003e015100e9006600c600df008c00b600b200e700a000 -a400b000510073004b0040007300c000c6008b009700a100990097009800b500b200b701 -9b00b500b200b5008a00d300ce01f000dc00c600c800ce00c600a400de00c000a100af00 -dc00a000c3004f0040003e005a006a01510073004b00730060005e005a005e006a005100 -73004b006a004b005a0251005a0151005a0069006a0051005c0155005c016800e900dc00 -c600ce00d30040003e0040003e015100730051006a0057007600480073005a006a015100 -76004b0073004b007400510040003e0140003e026c006a0040003e01400073004b007600 -51006a015a0073004b007300480073005100e900dc00c600be00c700c600a900c000ce00 -dc01f400c300c600cd000800c800ea005a00df00b1008c00b400df005e00ea006600c600 -b200a100ae00af00e700a000f000ce00e700ec005a00e700e8008c00b400ab00c600b100 -5300c300420076004b005e00a7004c008e009900a200a400a0008c008b00b500de00ee00 -cd00c801dc00ee00ce00f500c601ce00d3003e025e00de00a400a700e7008c00b600ad00 -aa00a200e200e3004f00740042004f007400c200c4006600a4007300a4018e00b100d900 -c000b000b500c600c200b1005a00f100ce00c700ec00d300cd01ce01c000c601ce00c800 -51003e0140003e0040003e02f700000091019d0180009c01b901cf01ba01cb009c00b301 -ba00cf02b600cf00b700950093009d00cd02ad00ba00b900b30083009700b600cf01b300 -f700b50082009800b800cf00b4009d0092008100ad00b700ae009700b5006e006900a200 -b300f700cf009a00b5008c008f00b300b800cf01ad00ca00b500b200c600b500ca00cb00 -cf0088005301400057004300cf01b3009300b400390096009a009700ad00b900cf00f300 -af00b20085008f00b300a500b800d100cf02d100f700cf002c009800b700820087009601 -0c0000012000ef00b800b400a50080009b00ac00b800b40083008a000000560083003400 -5d00b700cf01ba001e009b00820080009d00b400cf019200cf00b400cf00ba00d500cf01 -d200860091009b00cc00cd00c700a50092008f00ac00ad00b400980000010c0033015600 -20005d00200056003301320035004a0024005d0020003300320124013200240132013301 -32002402320024003500b7002d00b5003800ca000d00000319004a002400350032005d00 -1a005d002e004a0124005d001a005d0019005d000c0100040c0024004a000c0000000c01 -5d001a005d0025004a00490030005d001a00560020005d002400e80039009700ca009b00 -f800320099008200ae002d00f5003200b500cb00d500cb00d200ae00a6008f01b300a600 -af000700b700b4009e008f009100a500b801f300cf00f700ef00af00b800ac008f009800 -a500b600d1000f0086000c005b004900340056001300cf009a005d0097008a019100f700 -af0091009d01ba00b400cf00cd00d8002c00b5009d00cc0000023200ae00f700a500ac00 -8f009a00ac00a800c700e800ec0066007a00c2017500e200ea00c900a900a200aa00a001 -c800df00ef00c800c000c700df00e900d900f300cf00cd00ee00cf009d01cb002c00b500 -8a00b5009d00970000010b000005b7000000cd009b01ba009400cb009500830097009b00 -cb0091008f0093019d00ac009b00d001cf00af00d200950093009d00b3004c003c003900 -af009500ac00f80098009900ad00cf00ba002600b300ae02b400cf00ad009d0093009400 -b400b800b600ee00c30042005c005a009b00b700cf00830099009700870091009800cf00 -8300af00ca002d00b500ae001f00cc00cb00cf00ca00b500cd01b0008d00ca00cf00b800 -9300b400ba009d00ca00cd00af00cf00ba00f300f800b200ad00cc00b900a800b500cd00 -cf01ba000700b800cf01b800f700820060009a009b0000022000e800b501a500cb00cc00 -a500c000b4003c0086000e00560081015d009b00cc009a00b5002c00ae0099009700b700 -b400f700f80082009500ac009500b700d500cb00ba00f300f8009b01ca00cd00b500a600 -b700cc00ad00af00b5009100000232003300560020005d00200056003301320035004a00 -25005d001b004900320024013200240132012e00450033002e002400320124002e003500 -98009100b7008e00ce001c042800540031004b00450061002900610031004b004a002e00 -5b0019005d0019005d000c000006250049000c0000010c005d001a005d0024004a004900 -32005d001900560020005d002300ef00980097009b00b7009b0082009b009a00ae008a00 -f5009100b9009b00d500cb00d500af00a600b700cc00b900a600ad00d000b900c000a500 -cb00cc00a500c000b800f300ba00f700ef00ae00c000ad00cc00cb00a500c000d1000f00 -860019005d0049003000560019002c009c00ac0091004a0089009600b500af003c009c01 -950090009b00f800f5008600b7009b00cb000e0000000c003300a100cd00a800a500cc01 -a500a600b500ae00a00037007300570051006100b100be00b000a7004200d900a2008e00 -c600df00aa00c00088009100a101a900f3009d00cd00ee009b00ba009b00cb009100b700 -9600b5009b0098000008b7000000ca00cb00ba01b80082008a009a0099009800cb00b700 -b9009c009b0082005d0086009a00cb00cf00b600cf00ba0093009a004a00950093009500 -b700cf00b4009a002d0040005d00cf01b400f700d20039008700b600f700b4009c009500 -9000ac00940099008600a1005e00530089009b00b900ba00b7009b0096004c0097008300 -cf0080009e009900a10099009b009a01cf00ba00cf00cb009d00cf0097003e00cf01b300 -9300b40095009c0098008600af00b900f700d2002c00af00a6009c00b500a80096009700 -ca00cf01d100b900ba019d00cb0088009e00cd009b000b0000000c001d00ee0082009700 -a600cd009b00a60099002c00820086000c005600910083005d009b00cb003900b5002d00 -af002d00cd00d200af00f70098009600b700250098002d00cf0382009200830097009a00 -8800a800b5009a00a800af002c00860000010c0032003300560020005d00200056003301 -320035004a0025005d001b004a0024013200240132012401450033002e00320124013200 -33009b002c009b00c300f000650066036c00e1006d007401d9006600d9006f0073005600 -2e005d0019005d001a005d000c0000000c0000030c00250049000c0000010c0056001b00 -5d0024004a00490032005d001900560020005d002500e8002d0097012d00ca009b00b900 -9d00ad002500f50017009b001e00cc00cf00cc001e00a800b5009c00b500a6002b00cb00 -2c009700a600cd009b00a60099002c00d000cf00f70007001700b500a600ca00f800a600 -960086000a00860019005d00490030005d0019008600b700b30097009e009601cc00af00 -b600960199002400b5001e00d70017009d002c00ca0000010c003300ae0096004c00a800 -ca00cb00a800570082009100860000005d008400870056009b00ca0086009e008300ae00 -2800cc00cf00af00b600ca0082009b001f00b8001b00d500cf00cd00ef00cf009d002600 -9c019d009a00f800250087000c0000000c000005b70000008a00ca00af00e700de00db01 -a400bd005300bb00c800e2005300a200a4007600c600d302de00f000b5009b00c000a200 -b9008300f8008d00c800db00be00bc00e200c200c801de00e200c000bd00c400aa00a900 -5100b501e700de00b500c8005200d9006d00c5007000ae00e700b100af00b500be00db00 -a4008b00d3009900c600eb00db00f002ea00d302c800ce00c800e200e000c801c600b300 -dc00b500ca00b000bd00db00ee00c7000800ce00c300dd00dc00c600a600cc00d500cf02 -0700b901cf0080009c0096009e009d010b0000012300ee00cc00ca00a600b901a600cd00 -cc00820086001900560081015d0091009600b3009c002d00b1009d00cb00cf00af00c700 -b9009800b5008600ae009b00d500cf01d500cc00cb009b00cb00cc01a600c0009d00a600 -af00cc009a0000000b000c0032003300560020005d00200056003301320035004a002100 -5d001b004500240032002401320124013200330035002e00320025002400320024003300 -9b00cb00ca00b500d00011001b001c0354002f004600310061001c005f0031004b004a00 -2e005d0019005d0019005d000c00000625004a000c0000010c005d001a005d0024004a00 -490032005d001900560020005d002400e800910099018c0097008300b700cb00ae008700 -f500cc009d009b00d500cf00cc01a500b8009d00b800a600cb00cc00cb00ca00a600b901 -a600cd00cc00d000cf00f700d200cc00f700a800ca00b800a600cb00d5000a0086000c00 -5d004a0030005d00190083009100af0086004a00cb00ca00cf00b200b600b700f800b500 -8700b501d800cc009d009b00d0003b003e0042005a00c300ce00e200ab00c000ce00dd00 -dc00ce00b0008c000c00570081015d0083008f00b30090008300b8009b00cc00cf00af00 -b600cd008a00b5009100b5009b00d500cf00cd00ee009d0095009400ba01950193009d00 -980000010c000005b7000000b800cc00c600e201d900c400a300bf00e200c900e200c200 -dd00ea00bf007500e200f000ea00c800e100ec00c300b500ea00e200ea00a300da00a300 -e200da00c800a300c500e000c900ea00e100db00c900bd01ea00da01e700c600ea00dd00 -e200c400c900e4007100c900a900c600db00d900c100bd00bf00da01c200ea007400c400 -c100e000a30074006e00bf00ea00c900e4007d00e4017c01c100c900e200ae00db01c200 -db00c9006e00c100e900f400e200e0007e00dd00c600a800ca00d000cf00cb00ba000700 -b800b900cb01930096009e00cb009c0000022000e800cb00b900a800f700b900a600f700 -ba00820086001900560083015d008700b300ad00cb009100b1009d00cb00cf00af00f701 -af00cd008200ae009d00d500cf00ba00d5009d019500cf00cc00cb00a600c000ba00a600 -af009d00970000000b000c0032003500560020005d00200056003301320049004a002100 -5d0020003300320024013201240132002e0045003300320024013200240135009b009d00 -b7009d00d00000030b0019004a002500350030005d001a005d002e004900560024005d00 -1a005d0019005d000c01000525004a000c0000010c005d001a005d0024004a0049003200 -5d001900560020005d002300ee0082009a009700400099003900b900cb00ae008200f500 -9d0095009d00d500cb00d5009d00a600b500b900c700a6009d00cc00cb00b900a600f700 -b900a600b5009d00d500ba00f70007009d00b500a600cd00b800a600ca00cf0016008600 -0c005d004900320035000f008a008600ac008600a500cb01cf00b200b600f700b800ca00 -3900b501f5009d009500b9000700740059016400e300c900e000dd00e000e200dd00e000 -c500e700c60019005d0083015d004a009b00b4009b009600f8009d00cb00cf00af00ad00 -f700b800ca003900b500ba00d500ba00cd00ee00cb009d019b00b5009b00cb0093009d00 -98000b0000050b000000b70000004c009a00ca0199008c008800890099004c009700b500 -c0009f009700820057009900d000ca00d200b200cd00b9009500cd00af00d0002a00a000 -3800b500af00980057008b00a100cd01b200c700b5009700b500b100c200aa009d00b300 -f700ad019900bb00b5008e008600ad00b301ac009a00b501af0060009100d200b200b600 -cb00b0004000a0002f00d000cf00ca004400430044003e006a006500cd00cf00ad009500 -af00b600f700ad00ce002d00ce00b200f500b500c300a800a100c000a800b900d500cb00 -cf01f701b9009c00cb009b0088005e0097009b000b0000012000ef00ba00b900a800b500 -9800a600b500ba00820086001900560034003c005d0091009b00af00ca002d00b1009100 -cb00cf00af00f7013c00cc009700ae009700d500cf02ba009d009500ba00d5009d00a600 -c0008c00a800af00b9009b00000232003300560020005d00200056003301320035004a00 -25005d001b004a00240232002401320024002e00450035002e002400320124002e004500 -b7009d00b5009100ca0000000e0000010b000c004a002500350032005d001a005d002e00 -4900560024005d001a005d001a005d000c0100040c0024004a000c0000010c0056001a00 -5d0025004a00490032005d001900560020005d002300d100cb00ca009b00f80099003c00 -b5009800b500cc00f500950093009d00d500cb00cc00b900a600c0009100c000a600b900 -cc009c00b500a600b5009800a600c000e7000800d300e700e900c000c300ab00c600dc00 -ab00c000d3003b00a2003b0073005a0042003b01690051009f004800ab00bc00be00d300 -de01c6005100ce00bf00e200c600f500b600b700ad00e900670029003a005800c300c800 -e0007a00e200c1007a00e100c400dc00de003b007300600051007301e900c3008e004300 -dc00c600ce00c800dd00de00c300a200be00c300dc010800d300c800e900be00c600ce00 -c100bd00c800d1009b00b100b0003b003707c7000c00af00cb00cf00cb003900af00cd00 -9a0191009b009a0097008c009a009600570086009a00d000cf00b600cf009d009300cf00 -b800cf0039009f008300b700ad009b00b50099008a00d200cd003c0098009100b5005300 -8b008d00aa009c00b700f700ac00b400ca008a00b6009e009500b3009d00b900b4002c00 -990096008600af00cf01af00b80093008c00b100b500a100cf02ca00f700cd018c003d00 -cd00cf00b8009500af00f7009401ca009800b500b200f300ba00af00a6002d00c000a800 -ba00d000cb00cf010700b800b9009d003800b70082008a00860091000b0000012000ef00 -cf00cd00a800ae003c00a800c000ba0083008a000c005600850083005d0086009100a500 -cb003900b1002d009d00cf00af009100ca004000ca008200ae003900cf01ca00f300ba00 -9d009500ba00cc00cf00a800c0003200a600af00b9009700000232003300560020005d00 -200056003301320035004a0024005b001b00450024003201240132002e00240133012400 -3201240132003300f8009d00b9002d00ca000c0000030c004a002400350030005d001900 -5d002e004a0124005d001a005d00190057000f000c0000040c0024004a000c0000000c00 -19005d001b005d0024004a004900300061001a005b0020005b002000ef00ba00ca009d00 -b9009b0082009b003900b700cb00f500ba0093009d00d500ca00d000b900a600b6002d00 -b100a600b900d500cb00cd00a80099003c00a800c600e200f000e200ea00ed00e200e400 -7e00c400da00dd00e200eb007400ea00500079006f00c4007c007900d9006400a2006d00 -dd00bd00be00ea00da006c00e200da00c900bd00db00a200f400dc00c000dc00ec006800 -3b0072007500e300ea00e0007e00c400bd007e00e000e200e900ec006400d901c2007500 -7a00c300db00c900a300e0006600c100ea00e100c400e000c200be00bc00e000c200f100 -c800e200ec00c400e000c500a300c400bf00c800b800c600e90050005200640059005000 -660150005200c7000c00b200b800980094009e00a5003c008300170090008c0039008600 -a10097002c0081009a00cb0091008300af00cf00b7009500b800ad00b7001e0066005200 -a30073009900bc008b008e00c8015300a300a200c2006c006f0071007a00c000a900c300 -aa00d900bb005300a100aa008a00aa009f00a100aa00c300c400bf00c300d900e200c600 -d900c200910042006501d900dc00c601bc00b002a400a300a400e200db00ae00ab008c00 -8f019a0015008c00df00f400c300ac009e00b9009100a5009a00cf0083008600dc00ec00 -de00c301c200c300bc006600c300c8003f024d00ec00c800c3007700c200c4007500c300 -c8008d00a4004f006d005a0176007400c300a000b5004000b000c300c000c300d9005200 -8e00da00bd00bc00a400c300f000b100a400f000c800b100b700e700d300c300d900a300 -dc007600d900c600c8003f0259005c0068004d0072004d006d005c005900550068014d00 -72004d00680055005900550059005502580055005c0155044f006800e200a400b000c300 -c8003f044d0074004d005c00550073003f007200550068014d00730047006d0047007400 -4f003f066c0068003f03720047007200550068015500720047006d00470072004d00ec00 -c600b000b101b000b100a400c300b000c000f400c600f800c000ef00bd00f000c6007700 -a300c600c2007700c600f000c800c300d900c200db007500c300e200ea00c200da00ed00 -e000da007900da017a00c400eb005000c4004e00720067007c007d007c0064005800a200 -5a007a00c100bc00bf007a007900da007c00bd01a400da00f400c400a400c400ec004d00 -55005c003f00dd00e100a9006200a200c5007900e001e200e3004d007200670055005f00 -5b0086003c00940080009800ad0091008a00a0004c004b006a00890096009100b900b500 -86008c00e7009800ae008c009801970086009200b700980010011b000f011b000f011000 -b5000000b20032001d008f0085009e0035015d0081008400230035009e00810080009300 -920091001e000c009f009b0092008f005d011e0025003e0040003e0055004c0186009103 -aa008c005e009f005a008a008c009800a7005c00aa00750068004c00a7006a0051007600 -a100690076005e009f0073005e00a7008c008600a701980042026a004c00860040004200 -5c0159005800550042008c00a000980073004b00260081000a0000002000dd00e7007300 -84003300b30020009e008500b7001b001c007500e2006d0074004f0059009f0069005900 -a200c60042024f00e3007400a000760059006d016a00c200a900c300590072006d006900 -7500690059006a004c0040004c00a2005100690074004f008c00aa00980091017400db00 -50004d00c2006f00a000a100da00c2007400aa004200d90059007401c3004f004e005000 -64006d006f005900720058006f0067006401670072005800750050006800640159006405 -670164015900640159006d00e0006c005e007400c3004f004e0050004d01500079006400 -6c00640075004e007200590072006d0064007500500079004e00790050014e014d004e02 -6d00720050004d0050004d0072005800790064007201640079004f006f00590072005900 -e5006f006600a200d9007400730074007a00a000c200e900a9008a00a900c4005000db00 -7400aa004200c20050007500a900e2007400a00073005a006a0073008c00c300a3004200 -6400e30074006a0166005a007600a100c6005200c4004f007300da00e0016e0052006800 -6a005300ab00690050004e00750059006a0073008c008a005a007400ef00a3005a007400 -e20050013f003b00da0079005e00540164006800a2007900e200e3005800720067005500 -5b011b002f001f0018001f005d00240029005b0033015d0080019200b3008a000f002900 -b20040003900350090002d00830013000100950098000c0000010c010003b7000b00b200 -80000d00260084009e002e0030005d00810095001f0026009e0018008000010090009800 -1f000c00a50034008000930094003300190020001f0080019e0084012600900080000101 -9e00800026009400260080018f00ac002600ac009e00810080009e008000130085009500 -340060003c0084001e002600850080019e008500920012000e01200080021d004a033200 -1d008000840081005d00350032005d00190000000c00af00b900b70090003200ab006900 -d900a900dc006601e100ec006f0068001b001d008000350032009100b70000010c003c00 -ec00ab0084005d00330076007a00c300a200c300c600740075007a004b005b004a002e00 -5d000c000b000d00b7003800560062002b0026009e001800800001007300dc006601dc00 -c20085009400de016000ac000c00ab007400c3007300c30070005000660074026f007a00 -640074026c0074016d007a006c00d90069006f0074006f006d0074016d006f0074016d00 -74016d017401ea00db00a100c300dc00660152006602da006f0074006800dd006c007a00 -6d0074016d007a006c007a0059007a00a3005900660252006601da007400660152006600 -74006c007a006f00d90074006d007a00660074006c007a006900ec00d900a200a100dd00 -aa00a7007600df00ae00c300ef00ab008f00aa00ea006f00e900ab00ac001a00ab006c00 -d900a200ea00aa0084005d002d0091004a008f003400390019005c00ec00ab0084004900 -83019e0080009100190086000c0035008a008e00a4008b00390062003b002a0077007a00 -6c006f007a006a00a000aa00ae009100ae00d900f400c300ae00dc00ea0066026c00ec00 -d900c3007400d900c2007300a1007a00ec016c00d9006f0074007a0159007a006d005200 -6600e1006f017a006c006a00aa00ae009801de00dc0066006900ec0074006600aa00b200 -69010d000100950098000c000007b7000000b200800026015600620033000e001a008400 -940081005600620032000a008f0090011f001a00a7004c004a002d008700250032003300 -230017001200560034011a005d002e001f0080005600320181001a039e002600ac008300 -800018009e001f001d009e00940090008a008e00a70089001e0056000d0019005d005600 -920082008800860057000d000b000d000c020d000c000f0000000d004a0021005d002600 -23005d00190000000d00ad00b700900132005e003b00a7006900c3003f004d007200c200 -a30065008e003c00180035003200870098001c023a00e1005c004c0061003a005c007200 -5a006f006c00a3004d007200640066005f0048004600620037001c018a00bc00a2007600 -44003a00620048001c0083006800a3003f01a30058004c00850076006c005a009f001c00 -680055006a007200a20037024800550069003f0073003a00690055004801550069003f00 -73003f005c0046004801470042004f0048004600480055005c004802460048004f005500 -a4008c0083009100b00037055c0047005500480073003a00730047005c01470073003a00 -73003a007200370747005c00370369003a0073003f005c005500480069003a006a003a00 -69004600e3005e008701a8009f005e009f00ad0086008c00ee00680081006900c2004d00 -c2006900a50029007200470074006900a9004b0081005d0032004c004b0084004c004000 -1c005500e100680084004a004c00390061008400a1000f0086000c00560016008900a100 -36004c00a8008e003900a80048008d00c400da003a00c20073005a0037005a01ee008c00 -83009100b00037013a004800a900a0008700600053003e00570087006a00c300dc003700 -690065005a00690068004800730055003701a0008d00a300c20065005c00760059003700 -8a005a008e0037004800de005a0040005700ac0042003b0012000100930098000b000007 -b5000000b2009000940091009f00a800a7004300890087008a009800a000a800a7004300 -8a00b7009a001e002900df00e900db007400620032008600390100000c00340080002d00 -2b008b009f00850090002600330113004a0056015700a5008100a100890041000c005d00 -3500320049003400930025008600a700890026009e001d00350061005600920039008900 -4c0056000c0000020e000c000b022c000c004a0024008c00860038009e001e000e008200 -f700f800230090003200ba001d009e006000e900a3006c00d900a100a4004000a4002300 -8100320024006900e800a30066016a00ec00a900b000dd007400db00ab00a900dd00e200 -ea00a300a900a200da00e100e000e101e2006600a200db007101e100c500db00de00e000 -7000da007400ea006601e900e300b100b600ec00e200aa00df006600e300a900c300d900 -a10000010c0032003300560020005d0020005600330132003500560024005d0020003300 -320024023200240132002400350033003200240132002e0135009100b90092009d00b300 -0b0000020b000c004a002400350030005d001a005d002e004a0124005d001a005d001900 -5d000c0000020b000c0000000c0025004a000c02190056001a005d0024004a0049003200 -5d001a005d0020005d002100b6009400920194009202b90080003500d100dd00ae00de00 -e900a300ec00a000de006c00e300a200dd00ab00ad001a0080005d003300d901af00e900 -e20066007400ed006f00af00aa00d900c200dd00aa00e9001a00860019005d0098003400 -5e02a5004c005600af00830011008900a4004c00b000a1008e001c00ae001b00cd00b900 -01009d0098000d0000000c003200ad002500810049008301350095009100ad00b6000c00 -350086005700a0008d00a100a7008c001e008300b30010008900a4004000a1018e001e00 -9f002000860000002500b600850134009300130280009d0098000008b7000000df006500 -5200a3004f0074006f005200700059006e0066008d007400a20065007300bd00bc005100 -4800d900a3006d004f0073005900bf004f006c004201ae008e00a3007100bd0048018700 -8a0059016a0048037600a100c20079007400420073006900500042005a00ae0076006900 -74003e0086006a004200480076007300af00a900c20159003e0442013e0042008d004200 -6a004f01740044006c0053004200bd00c600c700a000a1005c00a1004800aa006a00db00 -4d004f01de00c201d9005c00aa006a0040006d00a9004f0142004f00e500640066007500 -5900680072006a007400a200c30042006d0074007c0163007c006f007100d90053006f00 -6e0070007a006f006700590070017a00da00c4004f004200a300640066005a0079006c00 -7300ab004f00740064006a007200a4003e00420151005c0069004f007300480073005c01 -59005c006a004800730048006900510055005900550259005100550069014f0051005900 -55004f005901a4008c0091008c00b1003e0042003e02420068004f006900550073004200 -7300510069014f007300420073004200730042003e064f00690042003e01420073004800 -73004f006a0069005500760042007300480073005500e30053008a009100ae0090008300 -9100ae009100a000ee0073005e006a00c3004f00c2007400aa004f006f004f0075006a00 -c30053008c0073005900680072006a00a900a2004f006400e0006c006a006d006c005900 -79006a00de004200a3003e0073005a00510073014800730055007300b20040006500a300 -c20074004f005900a3006600da00c400ef009f0001008c00a40042003e015900de00a000 -8c006a005e00510060008c005700ad00af001d004c0089008e00b0003800390032009100 -9800920094002c0083005e005b0024001b0088003900af00b700860000002500b6008300 -81003400940032008400350094008700c30042003e0042003e0242003e01c7000c00e300 -bf00c5007d00da00720067005900bf00c501e0007d007900580071007a007d00bf006600 -5900da00e2007900630070007d016f00da006f0175006f007c0070007100640059008a00 -ae006d00e0006c0064007000c9004e006c006600e4007c007d00a3007200790070007900 -6f00a400d9005e00740063005a0074006c00580075016c0071007c007d0064004d005900 -6300a300c400e600bf00eb006c0071004e0072006c00da006f0071007c0070007c007100 -db00c800bf007c007e00e000e1007a00bf00eb006b0063006400e3007d00790072007400 -7e0050008e007400e2004d0063015000e600c500bf007a007c00e1007e007100c900c400 -dc00590079007c00e0007d0171006d0058007a008c00da0063004d006d006f006d006f00 -c20063007a00e000c90059004200e200c200a200ae00e200c500bd007a007c00e1007b00 -c200c500c9005000630064016d006f0058007a006400790064016d0072016c0079004e00 -6d0164016d0164016d0172016f0064016d006c0064006f00e200da005a00c30142005000 -590050004d0064007a0058006f006d0075004d007900680072006d0175004d0074006400 -7a006400590052004d0050024d00790075004d0050006300590072006400790058006f00 -79006d00720064007900060079006400ec00c2006600a900a2006a007400a2006a00a100 -db00f100c200a100c200dc005000eb00bf00d900da00e000c2007a00bd00c900bd007100 -7e007c00db007e00bf00c100a30063006c00ea00bd00c2007b00da00e0007a00bd00eb00 -6e00e2004d00740159007501580068006d00d900a700a3005000590067007a006d006f00 -710063007d00e000ef0076008f00a700e20063004d0050006d00e200bd00c4007e00da00 -bf007a00c2008d00ae00af001a0060008e00b00239003200340049009300b3000d001f00 -3200560030004a0044003800a100b90086000f002e00b200830082004c009f00b000af00 -8c009100c300e90059005000630050004d00520050004e005000c0000c00b60038004300 -51004b015b0040004400820038003b004b0160008b009e00b500970029000f00a7006a00 -720058006e007100c5006e00710063004d0072004d0064004e0070004d018a0053006c00 -7d006c006f00a300bf0042004d0066007d007c0071017a0072004d00da004d008d006900 -a4006c005901680058004d00720163004e0071006e004d054e026c0070004d006d005800 -720050004e00670065007d007100a300c80071007d007a0070007d007a007100bd004e00 -4d005000db0063006f004e017a0070006a007400c4004d024e00e60071007d007a007d00 -79007a007d006e00a300c4005800720058006f007a006f006c0079016400a20064005900 -2900450131003e00a3003600a0003e0089000f01860025002600920091008800bb007600 -a9003e007600a90088008e0059004d01580067006d004e0072004e007200640158006700 -7200580072004d00670058086700640058056700c20072008d009800b50010000f031a00 -4a002f00450030005b0020005b0030004a0130005b0020005b0020005b001b000f051a00 -29004a001a001b004d00580072004d00720058006d006700580072004d0072004e007200 -2400b600980099008d004c008e004a00b000b500a7007a00f10064005a006f009f000f00 -bb017600c2003e00a2007600bb00be004300bc007600a2004b007600a400bb0039000f00 -3300b000bb00a40076008d005a007600bb0110008a001a005d00910032005b011b006200 -310033009e001c0083001a0045005b00290053008d003600a3003e00d1004a0001009500 -980010000f013300a100bb00a2007600650044007600a200bb00ae00af001a005b004000 -3400a70057002b005700a5003500900032005200530058006d006401c4006b00da006600 -c3003f005900dc00830081003c004100bb00a4003800a40040008a000f0010010f011b00 -0f02b50000004c00410011002900510043005900440043003c012900510037006a006500 -8300860091001e000c00a5008c006a007300c40071008b00440065008d00910076006d00 -42007100a30042004000910040005a00c400660075007600a9003e0042006d00c500da00 -7101740069006b00da005c0065007400c400bf0052004f0069005c0042004f006a007000 -6c00c500a30042023e0042013e004201a9008d00420073005500750069006d0077008a00 -d9006e00bd00c7006b00da00dd00a900e0007a00a300c30042015100dc005a006d004f00 -6500c2006b007400c400c80042024f00e3006300c200dd00c400c200dd00c40066008d00 -b0004f0073005900a00076006900a3004400e000c200da00e000da0031005d0033003d00 -9600a4002700a00086009100000186000f0080009400910039008800a800c3004000a800 -aa0038008c00760042015a00690073004f0076004f00730069005c005900690073005500 -730048005c00590155005902550059015c0159014f00590155006900c300bf00b000b500 -ca000e0000010e0000000c004a002400350030005d001a005d002e004a012e005d001a00 -5d001a005d000c0000000e0000010c0000000d0025004a000c0155005c0076004f007600 -4f00690159007600420073004f0047002400dc009700bb008d005a008e004c00b1009b00 -a200bd00ef0051008d00a2008c000000bb002a00a800a9008300b000a8003600bb001c00 -8b00a8008e008600a800a400390100003300ae002b00a40076008d005a0076006b008900 -1c008a001b005f0085002d005b0143004b00a1005700a7008a00b900200061004b003800 -96008e002800a4004000cd002d008f009500910000010c003300a10088005700a6008b00 -8900a60061004300ae00af00190056004c0090005d004b003800280062004c00a7005300 -da00660075006d008d00bd00c4005200c200a900b00042004f00a700400034005d008600 -43008c00b0005e004c00910000010b0100030b00b7000000c800bf0066006f00c200c100 -e200c500bf00c20074006f008d00c100e200c600ae00db00a1001e001900a50098009100 -3200990043008200260080008100930090009e003c00b000a1001a0012008f0080008400 -8c008e0061005d00ae000000230085008b00a000a1002b00570035002d003b005d001e00 -57002d002b025700320000001f0085008c00a0008d008c000d000b0000030c0000000c00 -250083000c004a0020005d001b00330062002d00560039008900b500a400aa00a500b900 -b100a800b100c7000c0000000f00ad0035004a002d00390040009900a000410088000e00 -00000c002000b6008a00b000a600b500b900a600b200c000390086000c005b0033004900 -350186009600980040009f00400133005d001b008200030094008c0090009b0097000b01 -860010008800390089008a00b100a600b100b900a500aa00b0009f005d000c000e003200 -3500560020005d00200056003301320035004a0025005d001a004a002401320124013200 -24002e00490035002e013200240132003300860011008e002800ca000e00000319004a00 -2400350032005d001a005d002e004a0124005d001a005d0019005d000c01000525004a00 -0c0133015d001a005d0025004a00490032005d0019005d00310073006c00ec007100c500 -e000c2008b002f008b002b00a0002b00cd000f0099002b0099000e00be00aa00a600b100 -b900ae00a800a900be008c00b000a600b500b700a600b000c00039000c003300af00a100 -c300a800c300db00e101eb00a300ea0074007a00d90031005b005700820088008a004b00 -60004c003c0032005d001a008f0003009400ac008a008c000800110089002b00b5000002 -3200a100c000a800a500b5009a00a601b100ae00af000c005d0049008100330057008800 -9600ac00400057004c0039015d002000820003009400ac009100ba0086000f004b00e900 -d90057005e00290039003c0060002f004a00ae000c010b0000040d00b700000089003600 -2a00370036003d003e0050004d003b0068003a0037003d003e005a0057003a004c002800 -1b00a70086004c001b0041008d01600084009e0080018600bc00a300a2001b000f000a00 -160033003b0043006200460053000f0057000f00bb002a00a90036003700330020001b00 -33001b005f001b001000430129001c002b001b0057008d00a3003e00410010000f001a00 -0f041b00c30086001b004b0029005b004100a4008d002b00310048002d00c0005c005700 -85001f00830062004800af001b000f001000a100450024008900a900a30041005a00bb00 -990010000f012000e80046004800a5002d019e004b0060003c008a001b005b002f004500 -310020002c0080013c006500430041001c005b000f00170018001f00560026001f008a00 -0f01860051008e008d00bc005a004800620083002c008500600048009f005b000f001000 -31004500540024005b0022005400450031002f0045004b0029005f00200045002f083a00 -3b002f0129002f0231008a005a00a300bb00be0010000f031b004b002900450030005b00 -1b005b002f0046004b002f005f001b005b001b005f000f010e0010000f0110000f002f00 -4a000f001b003b0031005b0020005f0029004b00450030005f001b005400220067003a00 -e3006c007c007100c200a3006600a3008b006a00a000c7005e00a300bb00bc0010008e00 -6900620083002c008300620061008e0051004800a5002d019e004b00a0003c001b003300 -aa005f004b009e002a003c0073005c00a9003700660037006700310029005b0033008201 -39004b005a0044003d001b005b000f0018012600560023005700f4008d0066008900bc00 -10000f013100a700510061009e002d002c009e0062004800a100b2001b005f0045003500 -2f003a001500800081003e00890044003d00380055001a001700180026005d001d002c00 -86000f003100de00370036003e005300a300a90048001c0032008c000f0410000f02b500 -0000f80091018a0086008c01a000a10053005a004000530140006a015300b0008d005300 -db00c300d9007300a901a2006a008c00b200ae008a008d00bd01c200660065003e004400 -5a01530076006a0052006c007400520089005200a90066008d00a900a2008d00a1008c00 -ab008a008c008e008d017100a40048006a00bd00c2008d01530052006c00510040015301 -4000a90066006c0073006a00aa0089008e00bb008b00c300db00a400f1005e00a000b400 -3c009800aa005100e700660053006500e9006a0051005300b000a4008d00a1008b00c800 -3e0053014b00ec00a9005a00af008a01b3005700a200e200c6005a00730053008c00af00 -8a0086025a00430044013e00aa0053013e0053005a0051004000c60053003e00e200c200 -a3006500bd00e2005700aa0091008600b300a0005a00e300d90053015a006a0073005100 -76005a00d9005e006a0273005a007600480073006a00690059006a0069015c006a006900 -680073006a005a016a015a006a00ea00c40066008b00be005200510053013e006600da00 -51006a0176004b0076006a0073006a017600480076005100d900660053013e0053023e00 -79007300400051006a0173005a007600510073016a007300530073005a0076005a00ec00 -74006600650053005a00a900650043006600aa00f1007300a2008b00b0005200e9005e00 -a70091004c009100a700a000e9005a005300af0091008600b2005a006a00e20051005a00 -ec007300a000b40086009100af004b00c6008d00e9004200aa0057004000a70053004000 -3c008a00a0006a00430044005300730053015a0051005a01a700f200c300a0004400e200 -66003e0051006a00e3005a00a000b40086004c00b400a7006a00e900ec005100aa005a00 -5e00a7008c00530086004c0053004400410044005300ab003e00530140005e005301e900 -5a006600ec005100530065005300b000a400a7008a01c800520053023e00530142004000 -c7000000ee01d100d200cf00ee00d100ef00f200d102ee01d1000900ef00ee00f1006600 -2800d900db00460054012f002700390089004c00910083005100c30053004f0063003600 -89008e001c006a00310054002900370074005f0029001c0039003b002a003e0048006c00 -8d003900330076004a003c005a004400bb0071002a003b004b002a003e008b0128005200 -63001c0028011c0028001c0037001c00740061002f0034002d00860098008600a1005a00 -8c00f400d100ef00f200d100d200f200ee00f100370029005a00f4000900d100cd00cf00 -d2000701ee00f1002a0028001c002f00ec00ea00ee00f2000701f300ee00ef00c200c400 -f0000900ee000700f200d200d100ee02d100ee00d100ee000900ee01d100ef01ee01ea00 -2801c400f100ef00ee00f101ee0009000700d100f300ef00c800ed007700200029003b00 -46005b0031006100290060004b00460031004b005700310061002f00750055005c006700 -72005c0172005c02540031003b00460031003b015500ed01ee01f100b0018a00a1008c00 -a200e10031004b00310062002900610031004b0131006100290061001c006f0059002800 -1c0028011b0028017d004800290145003b005f002a0061003a005f004b00310061002900 -5400310061002f00ec00f100ef00ee01ef01ee00d100ee000900f4000900ee01f2005000 -f100ee0009000700d100d2000900c800f400ef00ee00f200d201f200ee01e6001c003f00 -ed00ef01f200d100d200f200d100f2005200ed00ee000900ee00d200f200d101ee01ef00 -0900ee020900ee01ef00ee02f200f5000900ee00d100f10037001c0028003100ec00ee00 -ef00f200d200d100f200ef00f000e600ed00e9000900ee00ef00f200d200ee04d100ee01 -0900d100ee01d101ee00e900ed002a003100ec00ee02cd00d201f200d201f10042002800 -100028011c012801b50000008d004f003f00370036002a0037003a005100280037002f00 -37003b002a0059003b003700a90066003700da00e00073006a0073006900420031003700 -5e0085008600a2006f016d006c004d007101590074005200590042017900680037002a00 -370159002f0055006c00c400a300480055004700370073003f004400790037003b004b00 -6901a3006b00370052006c002a0036002a0137002a0059002a007c0068003b0057003b00 -37003b0037003f0055004000f10037003b008a002800830057003700a400420037006600 -ec00480036002d00830086008a0053002800e20037012a003a00e60052003b0057003c00 -2d008c003b01c401520059003b003700690036002a00370028003700280036026a002800 -370028003b002f0037004f00e20037002800e200740048003700a300a40031005a003901 -8a0051003700e3007a002a003700420055005f003b006800370069004801460048005c00 -3f0068003a00750047005c00670155006701550058005c013f00480047003f0047015c00 -ed006c003700360066014f00280037003b00a000e10046005500460073002a0073003f00 -55013f0073002a0073002a0079006400370036002a003700280037002a007f005c002a00 -370048015f003a0068003f005c00550046005f0037005c003a0069003a00ec0069005100 -280036003b004f003700360037005100f4005a0042003600c3004e00e6003b0055008600 -290040005e003700ea0051003b009f0039018c0037003f00e6002a004d00ed003f003b00 -8a00370039005e002a008c006500e6003a00690037004c00a1002d003900290037003b00 -510036002800370060003700280039002f002a0037002800ef004f0048003600ea003f00 -2a0037004700e60037003f008c002d0036008a0048005a00e600ed00420069002a003700 -5a003700280037003603370028006a002a0037002a0037012a006900ed003a003f00ed00 -3f002a0036003700530083008c008601ec004f003700280037002a0036002a013600b500 -0000a100420074004f004200530051006c0059004203530051006d006a0042008d005200 -42007a006f006d004f0066007900d901a100a9004c0086006600e0007d007a0055006900 -e0007a00e000a3007100700071014e0072004f004201a30069004f0068005900bf008d00 -c40142017500590042004d0042015a00c200e10064006c0042004f004d0042023e004201 -e1008d004d006d005900a7006e00c500a300420068005c005a00e7006d006a00a1003e00 -8a00a8005a00c6003e014200de005a003e008e00c0018a00a000be00c1003e024800e300 -59005c00aa0086008300af005a00a7008c00b0003f0073003e0173003e008a0096008600 -5a00bd008e01420076003e0039013c009f004000a100a4003e01a400a300c400bf00c900 -a4005900760091003900ad0073006a00c30073003e015a0060006a004800730048006a00 -60005e0051005e006a004f0073004b0069004b005a005100480051005a0051004b005a00 -5c00690051005a00510048005a015c00a900c200c400be00bf00c200c400bd00c100c400 -e900a90051006a00570073004200730057006a0151007300420073004200730042003e06 -55005e003e015e005a0073004200730051006a01570073003e006a00480073004800e300 -7400c400be01c401bd00c100c200dc00ef00d900c400c1014200a3007300ab0091003c00 -8600a8006a00c30066006900af004c008600af005a00a9008d003e005a00de0069005a00 -af0040008600aa006900c6004200a400420073006a0057005a005700400091008a00a000 -a9008e008b003e0073008a009401b300ad0091003e00f400c300c200bd00c9003e025e00 -db006600a700af0040003900ad0076005900db00e1004d00720042016d00420053008c00 -5a006e00bf007100700065006f0042003e014f00680048007500a4003e005100dc003e00 -40005300a300c600b6005e0039003c00a4003e08f700000097004300aa0074008d00be00 -dc00e200c40066028d00be00dc00e200b500c300ec00c4006600e300ec00db007400bf01 -c201b000a900f800a000c200bf00c500e000a200c600e400e100bf00a300c100c5028d00 -6f00a20066006a00c200a2006a00c2007400a300c400e2008d016c00dd0074008d006600 -a200b000de00e002bf006600a2006603a20066016f00a3006c00d900a900dc0070007400 -da00c400dd00a300bd00f000e200e100df00c200b000a800b000c0000c000e000c00ae00 -330032002d003c00570089009f003d0088000b000e012000b6008c00af00a600b701a500 -c300b100830086001a005600910083005d00350083009600f8002f005e003c0039002e00 -61001a00800003009200ac0090009b0098000c0000008600100044003d0089008c00b000 -a800f800b900ad00af00b0009f005d000c000f0032003300560020005d00200056003301 -320035004a0024005d002000350032002401320124013200240045003300320024013200 -24013b00860010008b00ca00b1002a008b0044003600890038008c002500350032005d00 -1a005d002e004a00560024005d001a005d001a005d0019000c000e000b0100010c002e00 -49000c0133015d001a005d0024004a00490032005d001a00560020005d002400b6001100 -880099009b008b0028008b0027009f001100cd000f00b0001100bb000e00be00a700a800 -f8009b00b700a600a700c8008c00b000a500b500b700a500c300c6003c0019003300af00 -a700b000a500b701a600a900d1000d0086000c005d004a0034002e004a00820096008600 -330057004c002f0024005d001d002c008f0191008f008a00f5001100a4002700bb000e00 -0c000b003300a100c000a800a600b901a500a600b000e900ec007400dd00c200c400d901 -bc00c000db00a300d900740070007100dd006f00a300b000c301c400dd008a000c002400 -b60083013c0025003c004b00560020004a0098000b0000010c0000010c02b70000008300 -38001c002f0052008900660043011c012a00530044006a004400830087008a002a001c00 -73008a0087005400c4008d0040001f002c00850092006000510027006500660025009000 -8b00a20044004f008d00bd0165002c0125001c005700a4001c01460031001c002a005300 -1c02620031001c022f004b0065004200bd0065001c08570086001c00540031009e004600 -54014a0076005100a400b1003e00c20077006a00c300a8008900980000010a00ae003200 -4a0020001e005e003900600097009b000b000c012300b6002d008e00a800b000a100a600 -a4008600390086001900560081015d00490086002800a1009f00a8005e00b5003c005b00 -330082009600ae0028009f0091009700000186000f00820094009100860089007600a400 -9100a800aa0043008a005d0019000c0032003300560020005d0020005600330132004900 -4a0021005d001a004a002401320124013200240145003500240132002402330086009a00 -b0008a00b0008c008e009900ae00bc00c900a20046005c00480073003a00730047005c01 -480073003b0073003a0061000c0000030c000b000c00240049000c001900330156001a00 -5d0024004a00490032005d00190056001b005d002400b6009600bb0099008c00a4008c00 -99009700a1009a00cd001e0091020e00b5003c00a800a4008a00a100a6004000be002d00 -8d00a8008e00a100a600a4004c0034000c003300af003900a400a8008e00a100a6008b00 -99000f0086000c005d003500810056005d0038002b008d00a000a9008700b50032005d00 -4a003d00bb008e002800b0008c00cd002c008300910100000d000c003300a10089006000 -a8008e008900a800620088008c0053001c00610040015f014400420073008d0073008d00 -970043005f00550044008e012800a9006a0086000c002400b600810080005d0025002800 -4a00600057004a008c0000000b0000000c0100020c00b8000000b40038001e0033004b00 -3c005700890088000e001b0030004a015e009700ac00f8009a001e000c009f0098009100 -35004c009900980080009200340080005d000f001e013c001f0095009200a1005a006000 -a100a70032009a00010080010b000f008a0098001900350024000e003400910000010c00 -62002e000d000c015d0056002d0015008a00390000060c013c0083000c004a0032009000 -260023013400a70053008a00b5008800a400a8002900a400a800bb00970000000b000e00 -8a00200056001b002b00a7008b00ac00b7009b0000022300b6003800bb00a8008d003b00 -a800a4008800390086000c005600850084005d004900320057004a002400a5002d009a00 -2c004a00350032003d00a4003900a00039008600000186001b0080009500980088009600 -a800b0002900a600a900880089005d000c0132003300560021005d002000560033013200 -49004a0021005d001b0035002400320125002400320024013200450033002e0032012400 -3201330086009b00b1003300a10039008b00b501c300e200da00640074017a0059007a00 -74026f007a0050007a006f005a000f0000062500490000000c0033015d001a005d002400 -4a00490032005d001a00560020005d002500b6009700b5008c003c00a1003b00b100cd00 -ae00b900f700230080009b0091000e00bb008800a600a90028008d00a8008800bb003800 -8e00a8008b003b00a8008e00880038000b003200ae0043008e00a80053004b00a800bb01 -100086000c005d000f00910057005d0038009f005700320099002c009a000c004a005600 -1b0043008e003900b0002800d100340080009500980000010c003300a10088008c00a800 -53004100a800a000880086010c005d00840085005d0115004b005b002f008c002c00cb00 -82004a0056003d002800a4003800a1002900860000002500b600850083004a004c00bb00 -a4004000a10032008a000c000007b5000000b20038009900a4005e00560020001e008802 -8c008a005d0029003d006100890086001e001900a500910083001f0082008800b0005300 -8e004c0021005d001e0089002b0089001f0095009400a10045003300450060001e002c00 -180080010b00000086003c001900350025000000350087001e0035003300a60024000d00 -0c015d0056001b001e0040002d0000000b0000000c002c001d003c001a004a0183000c00 -56009000940081002b0025008600a7008e00a100b9009a008c00a600b7009f00a5009600 -ca000b010c00ae00400033018c00a70038008f0090009a0000022300b6009601a6006a00 -da007a00c400c1008d00b0004f0072005c004b005d004a00240033001f00ac0094009800 -2c000a0020003301570086003900a1009b00970000000c0086008f009200930094009600 -9a00a5009f00b700a6009f009a0097005d000c000f0032003500560021005d0020005600 -3301320049004a0024005d001b0033003201240132002401320133013200240132012400 -3500860094008f009400900087008500840085008300f7005e002f0045002f005b001b00 -5f002f004b012f005f0020005b001b001a000e000b0000052400490000000c0033015600 -1a005d0024004a00490030005d001a00560020005d002400b6008f019000940083008700 -8300850090009d00f700940001009500910000009a00ca00a5009f009b009f00a500ca00 -9a009601a6008c00b700a6009100ca00820019003300ae009a008a00a6009800b400a600 -9600cc000a0086001900610089008e00a4008c002d005600300087008f00940017001300 -210056003200400089003900a400b000cd0095000100950091000f002f004f005c00dc00 -bd00bf007b00c400bf007a00c400bd00c300a10019005d0081015d011a00320026008500 -920094001700800021005d002f004a0089003800a100b700860000002400b60083008100 -4c005300bc00a40043009900b700980019000007b7000000b20038018e00280049002400 -39008b008900bb003e0086004a002b0089006000890086001e001900a500910086002d00 -87002f00a30042008d003e003b009e008a00a2008d011e0081009e003b0073003b004500 -540029004b000f001f0119000f002d001b001a003b002f000f00390089008a004b004500 -540020000f011b005f0054002d0044008b0089001c000f028601b1004c00b2004b008600 -1a0056008f002d008d003d0048008c004b00a300aa00b50098004a00450098002400a500 -8700b7000f011b00a100a4005300a7003b005e002b008000870098000f011b002000de00 -8500830061003a00720075006900c200a300c4005000720067005400610046002f012600 -9e00840091002b019e003500320023003d002b009f00b700f800000186008f0092009300 -94009001ac002000b30035008400940091005d0019000c00320035004a0020005d002000 -56003301320049004a0020005d001b003500320024013200240032002400320024004500 -33002e0024013200240135008600940001009300920080019202ba009e00240035003200 -5d001a005d002e0049004a002e005d001a005d0019000c0000000b000005240049000c01 -33015d001a005d0024004a00490032005d001a00560020005d002000b600900092019300 -80019200900093009b00f70095000100950091000c0091009400ac002300950025009e00 -9400980083008f005d00340090005d0081009b0039001a003300af009800490056004c00 -4a0061008400f7001b0086001b004b00a400bf00a300410036002000340085008f009100 -11002d0060005b002200290043002800a301d1009800800094008c001a00310072005c00 -db007400a0007300690066006f00a2007900db00c3001b0054003c0084005d005b001a00 -3200810090008f00940016002c00570056002200200041002b00ae00b70086000c002e00 -b600830081003c00ac008c018b00940198000c000b000c000005f7019f00860091009900 -8c00a700ae0038008b004c008b00a1008e00a7008e0088008c009b009a001e001900a500 -9f00a0008c00b0005300bd00a200a4008e004000ae00910066008d00a3004c00ae00a100 -c6006a00e900aa0057008c00a7005a00a100a702a000a70176006a00a700a900a000a200 -a7027300a701a900aa00a70098008d00bd008d005a005301420053014100400053014c00 -5300a000b300a100c300a400a2008d0053008900d100c700a00098005e00c0005300af01 -ee00530051006600e900a3008d00c4005a00ae00a0008c00ae00e900530040003e005a00 -ec005a009800a7005a00ae00aa00ae00b600a400c60066007300b000a400aa00a200a900 -aa005a00a9006a0069008801a7008b0086008700b0003800a10039008a00000186009000 -92009300940081002600ac000d00b90032009000b30098005d000c000000320035004a00 -20005d00200056003301320035004a0025005d001b004a00240132002400250024003200 -240135012400320124013200330086009d008f008500900081008f009200930080009e01 -2300350030005d001a005d002e0049004a0024005d00190056000c0000010b0000052500 -350000000c003500320056001a005d0024004a00490032005d001a0056001a005d002000 -b6009400920190008f0081009200950001004900f700b7000100950091000c008a002500 -ac000d009b001d00ac00950098001d00800056002d00910049008f00b9008c005a006a00 -ec005e009800a000a101aa00ae00ee005300c8005a00a0006500a300c4008d00a900c300 -b5008c00b500aa005300be00e200a900a200a900c3006500bf00a200f400b5009800b800 -e90051006a0060003300a1003200810049004b0073005e00b100dc00e900ec005a00aa00 -6a005702400060004a003500810083002c009700b0008c0087008a008b002d00a1002800 -860000002500b6008301340094001a001d0023008f00950098000b010c000005f700cd00 -ee000700f700cd00ee02ca00ce00d101ee01ef00d100ce00d100cf01b900b500ee01c700 -f700cd00b500c000c700b5009900b500b800d101ce00d100b500c701f200b800d100ee00 -d100ba00f700c000e812ef00e700c700b900b500c001ee00b50ac700f700c700b501c000 -c700b501d200d100b500f700c000d200b500d100cd000700c000b100c700f000c700b500 -d300b500b900c700c000cd00f200b503ef00c000b900c700c000cf00c700f700d200ee01 -c600c700cd00f700ee02ef00ee00b100c000e800b500cd00ee00b500d100ee00d100b500 -d100b500cd00b701f700cf00ba01cf00b901f700b700cf00f701cf00d200d100b700b500 -b800f700c700b800d100b800c700b802f700c700b800d100b801f700b805f700b800c700 -b804f700b800d100f700cf00ba00ee00d201cf00d200cf00b900d101b800f700b800d100 -b800c700b800c701b800d100b500c700b502b701b500b703b800f700b501f700b800d100 -b800d100b800c700f700b800d100b800c700b800d100b800ee00cf00ba01d100cf00d200 -cf01b900f700d200cf00ba00cf00cd00b700f700b700f700b700cf00b700f700cf00cd00 -b700ba00d100b900cf00f700ba00d200ee00c700b600f000b500f700c700f701c700f700 -0700c700f000c000e700b500d100ee03d100b500d100f700b500c700ee00b500d101ee00 -b500d100b5000700d200ba00cf00f200c000c600e700b600d100b901f700c700e700c700 -cd00ee00f001c000e702ee00ef00ee02b800cd01b700cd00d100c000f700d101b500ee00 -b700f700b800b500d100ba00cf00f700ba00b700b500b900ba00cf01b700b800b704f701 -f200cd00d100cd002d00000c0c0100000c0000020c0000010b000c0000030c010e000000 -0d00000c0c00000d0c0000020b0000020c0000030c0000010c0000010c0100030c011900 -00040c0100000c0000010c0000010c0000010c000b0000020e000c0000010c0000011900 -00010c0000010b0000000b0000050c0100050e0000000c0000020c0000040c0000010c00 -00000e0000050c0000040d0000170c00000b0c0000010c0000000b000c0100010b000002 -0b0000030c0000000d0000080c0100110c000b000d0000010c0000020c0000020c000007 -0c0000010c000b000c0200020b010c0000070c0000020c0000050b0000070c0000020c00 -00060c0000060e000b0100010c0100050c010e0000020b000c0000020c0000010c020001 -0b0000030c0000030c000004f700cd01b700 -%%EndData -end -%%PageTrailer -%%Trailer -%%BoundingBox: 0 0 400 309 -%%EOF - -%%EndDocument - - endTexFig - 1469 1399 a Fg(Figur)o(e)20 b(3:)25 b(Part)20 b(of)h(a)f(datapath.)305 -1672 y Fe(\017)41 b Fd(scmap)23 b Fg(is)h(a)f(logic)i(synthesis)g -(tool.)36 b(The)24 b(output)h(is)f(a)f(netlist)i(of)f(gates.)35 -b Fd(scmap)23 b Fg(can)g(map)h(a)f(data-\003ow)388 1771 -y(description)18 b(on)g(any)g(standar)o(d-cell)e(library)-9 -b(,)17 b(as)h(long)g(as)g(a)f Ff(VHDL)h Fg(data-\003ow)f(description)h -(is)g(pr)o(ovided)388 1871 y(with)j(each)f(cell.)305 -2037 y Fe(\017)41 b Fd(c4map)21 b Fg(is)i(a)f(logic)h(synthesis)h -(tool.)31 b(It)22 b(has)h(the)f(same)g(functionnality)i(than)f -Fd(scmap)p Fg(,)e(but)i(r)o(uns)g(without)388 2137 y(a)d(pr)o -(ede\002ned)f(standar)o(d-cell)g(library)-9 b(,)20 b(thanks)h(to)g(an)g -(internal)f(cell)h(compiler)-6 b(.)305 2303 y Fe(\017)41 -b Fd(syf)22 b Fg(is)h(a)g(\002nite)g(state)g(machine)g(synthesizer)-6 -b(.)32 b(Mor)o(e)22 b(pr)o(ecisely)-9 b(,)23 b Fd(syf)f -Fg(assigns)i(values)e(to)i(the)f(symbolic)388 2402 y(states)17 -b(used)h(for)g(the)h(automaton)f(description,)h(and)e(aims)i(at)e -(minimizing)j(the)e(r)o(esulting)h(logic)f(for)g(both)388 -2502 y(state)28 b(transistion)i(and)e(output)i(generation.)50 -b(The)28 b(input)i(is)f(a)f Fd(fsm)h Fg(description,)i(using)e(a)g -(dedicated)388 2602 y(subset)22 b(of)h Ff(VHDL)f Fg(that)h(includes)g -(pr)o(ocess)f(description.)32 b(The)23 b(output)g(is)g(a)f(behavioral)g -(description)h(of)388 2701 y(the)k(cir)o(cuit)g(using)i(the)e(same)h -Ff(VHDL)f Fg(subset)g(as)h(the)f(logic)h(simulator)-6 -b(.)47 b(The)27 b(output)h(of)g Fd(syf)f Fg(is)g(to)h(be)388 -2801 y(synthesized)21 b(into)g(a)f(netlsit)i(of)f(gates)f(using)i -Fd(scmap)p Fg(.)305 2967 y Fe(\017)41 b Fd(scr)20 b Fg(is)i(a)f(place)f -(and)h(r)o(oute)g(tool)h(for)f(standar)o(d-cells.)k(The)c(placement)g -(system)h(is)g(based)e(on)i(simulated)388 3067 y(annealing.)j(The)19 -b(channel)h(r)o(outer)f(is)g(an)h(adaptation)e(of)h(the)h(gr)o(eedy)e -(r)o(outer)h(of)g(Rivest-Fidducia.)25 b(Feed-)388 3166 -y(thr)o(oughs)g(and)g(power)g(r)o(outing)h(wir)o(es)f(ar)o(e)e -(automatically)i(inserted)g(wher)o(e)g(needed.)37 b(The)25 -b(input)h(is)f(a)388 3266 y(netlist)i(of)g(gates.)43 -b(The)27 b(output)h(is)f(either)g(an)f(hierar)o(chical)g(\(channels)h -(ar)o(e)e(instanciated\))h(or)h(\003attened)388 3365 -y(\(channels)e(ar)o(e)e(inserted\))i(chip)g(cor)o(e)f(layout)h(without) -i(external)d(pads.)37 b(A)25 b(specialized)f(r)o(outer)g(is)h(used)388 -3465 y(for)20 b(cor)o(e)g(to)h(pad)f(r)o(outing.)305 -3631 y Fe(\017)41 b Fd(Dpr)16 b Fg(is)h(a)f(place)f(and)i(r)o(oute)f -(tool)h(for)f(bit)h(slice)g(oriented)f(datapath.)23 b(It)17 -b(privilegies)f(the)h(dir)o(ect)f(connexions)388 3731 -y(between)28 b(cells,)j(and)d(allows)i(to)f(used)f(optimized)h(blocks,) -i(like)e(a)f(fast)h(multiplier)g(or)g(a)f(r)o(egister)g(\002le,)388 -3830 y(within)20 b(the)g(datapath.)k(Most)c(parameterized)d(generators) -i(available)g(in)h Ff(Alliance)d Fg(follow)j(the)g(bit-slice)388 -3930 y(str)o(uctur)o(e)h(of)h(this)h(datapath)e(compiler)-6 -b(.)30 b(This)23 b(tool)g(allows)g(to)f(mix)h(some)f(glue)h(logic)g -(dir)o(ectly)e(within)i(a)388 4030 y(datapath.)h(This)d(functionnality) -h(doesn't)f(exist)g(in)g(commer)o(cial)f(tools.)305 4196 -y Fe(\017)41 b Fd(bbr)30 b Fg(is)i(a)f(gridless)h(channel)f(r)o(outer)g -(that)g(allows)h(to)g(r)o(oute)f(together)g(two)h(blocks)g(having)g -(dif)o(fer)o(ent)388 4295 y(topologies.)26 b(For)21 b(example)e(the)h -(contr)o(ol)h(part)e(of)h(a)g(micr)o(opr)o(ocessor)g(r)o(ealized)e(in)i -(standar)o(d)f(cell,)h(and)g(its)388 4395 y(operative)g(part)g(done)g -(as)h(a)f(datapath.)k Fd(Bbr)c Fg(is)i(pr)o(etty)e(tricky)-9 -b(,)20 b(and)g(should)i(be)e(used)h(with)g(car)o(e.)305 -4561 y Fe(\017)41 b Fd(Ring)24 b Fg(is)i(a)g(speci\002c)f(r)o(outer)g -(dedicated)f(to)i(the)g(\002nal)g(r)o(outing)g(of)f(chip)h(cor)o(e)f -(and)g(input/output)i(pads.)388 4661 y Fd(Ring)i Fg(takes)i(into)g -(account)g(the)g(various)g(pr)o(oblems)f(of)h(pad)f(placement)g -(optimization,)k(power)c(and)388 4760 y(gr)o(ound)20 -b(distribution.)27 b(A)20 b(set)h(of)g(symbolic)g(pads)f(is)i(included) -e(in)h(the)g(package.)305 4926 y Fe(\017)41 b Fd(S2r)20 -b Fg(is)h(the)g(ultimate)g(tool)h(used)e(in)i(our)f(design)g(\003ow)h -(to)f(perform)g(pr)o(ocess)f(mapping.)26 b Fd(S2r)20 -b Fg(stands)h(for)388 5026 y("symbolic)28 b(to)f(r)o(eal",)g(and)g -(translates)g(the)g(hierar)o(chical)f(symbolic)j(layout)e(description)h -(into)g(physical)388 5125 y(layout)d(r)o(equir)o(ed)g(by)g(a)g(given)h -(silicon)h(supplier)-6 b(.)40 b(The)26 b(translation)g(pr)o(ocess)f -(involves)h(complex)g(oper)o(-)388 5225 y(ations)f(such)h(as)f -(denotching,)i(oversizing,)f(gap-\002lling)g(and)e(layer)h(adaptation.) -38 b(Output)25 b(formats)g(ar)o(e)388 5325 y(either)i -Ff(CIF)i Fg(or)e Ff(GDSII)p Fg(.)i Fd(S2r)e Fg(r)o(equir)o(es)g(a)g -(parameter)g(\002le)h(for)f(each)g(technology)j(aimed)d(at.)46 -b(This)29 b(\002le)388 5424 y(is)23 b(shar)o(ed)f(with)h -Fd(druc)p Fg(,)g Fd(lynx)p Fg(,)f Fd(graal)p Fg(,)g Fd(dreal)g -Fg(and)h Fd(genview)p Fg(.)31 b(Fr)o(om)23 b(an)f(implementation)i -(point)g(of)388 5524 y(view)-8 b(,)21 b(these)f(tools)i(use)f(a)f -(bin-based)g(data-str)o(uctur)o(e)f(that)i(has)f(very)h(good)g -(performances.)1959 5956 y(7)p eop -%%Page: 8 8 -8 7 bop 1389 307 a - 9323399 6806072 0 0 26312704 19339837 startTexFig - 1389 307 a -%%BeginDocument: graal.eps -%!PS-Adobe-3.0 EPSF-3.0 -%%Creator: (ImageMagick) -%%Title: (graal.eps) -%%CreationDate: (Mon Apr 17 14:00:24 2000) -%%BoundingBox: 0 0 400 294 -%%DocumentData: Clean7Bit -%%LanguageLevel: 1 -%%Pages: 0 -%%EndComments - -%%BeginDefaults -%%PageOrientation: Portrait -%%EndDefaults - -%%BeginProlog -% -% Display a color image. The image is displayed in color on -% Postscript viewers or printers that support color, otherwise -% it is displayed as grayscale. -% -/buffer 512 string def -/byte 1 string def -/color_packet 3 string def -/pixels 768 string def - -/DirectClassPacket -{ - % - % Get a DirectClass packet. - % - % Parameters: - % red. - % green. - % blue. - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/DirectClassImage -{ - % - % Display a DirectClass image. - % - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { DirectClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayDirectClassPacket } image - } ifelse -} bind def - -/GrayDirectClassPacket -{ - % - % Get a DirectClass packet; convert to grayscale. - % - % Parameters: - % red - % green - % blue - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/GrayPseudoClassPacket -{ - % - % Get a PseudoClass packet; convert to grayscale. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassPacket -{ - % - % Get a PseudoClass packet. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassImage -{ - % - % Display a PseudoClass image. - % - % Parameters: - % class: 0-PseudoClass or 1-Grayscale. - % - currentfile buffer readline pop - token pop /class exch def pop - class 0 gt - { - currentfile buffer readline pop - token pop /depth exch def pop - /grays columns 8 add depth sub depth mul 8 idiv string def - columns rows depth - [ - columns 0 0 - rows neg 0 rows - ] - { currentfile grays readhexstring pop } image - } - { - % - % Parameters: - % colors: number of colors in the colormap. - % colormap: red, green, blue color packets. - % - currentfile buffer readline pop - token pop /colors exch def pop - /colors colors 3 mul def - /colormap colors string def - currentfile colormap readhexstring pop pop - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { PseudoClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayPseudoClassPacket } image - } ifelse - } ifelse -} bind def - -/DisplayImage -{ - % - % Display a DirectClass or PseudoClass image. - % - % Parameters: - % x & y translation. - % x & y scale. - % label pointsize. - % image label. - % image columns & rows. - % class: 0-DirectClass or 1-PseudoClass. - % compression: 0-RunlengthEncodedCompression or 1-NoCompression. - % hex color packets. - % - gsave - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - x y translate - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - currentfile buffer readline pop - token pop /pointsize exch def pop - /Helvetica findfont pointsize scalefont setfont - x y scale - currentfile buffer readline pop - token pop /columns exch def - token pop /rows exch def pop - currentfile buffer readline pop - token pop /class exch def pop - currentfile buffer readline pop - token pop /compression exch def pop - class 0 gt { PseudoClassImage } { DirectClassImage } ifelse - grestore -} bind def -%%EndProlog -%%Page: 1 1 -%%PageBoundingBox: 0 0 400 294 -userdict begin -%%BeginData: -DisplayImage -0 0 -400.000000 294.000000 -12 -400 294 -1 -0 -0 -256 -000000 -800000 -008000 -808000 -000080 -800080 -008080 -c0c0c0 -c0dcc0 -a6caf0 -020a0d -000800 -001000 -080000 -080800 -081000 -000008 -080008 -000010 -05050a -020a0d -000018 -00081c -080018 -080821 -100000 -0c0c04 -10080c -101000 -101008 -1c0000 -1c0604 -290000 -2b0802 -390506 -480606 -520004 -580505 -5b060c -630814 -041a06 -021612 -0a1810 -001021 -05121b -021c1c -081c1c -12190e -181418 -101421 -181021 -1c1914 -241a13 -4b1712 -042910 -082121 -152611 -3a251a -2f3912 -2e5317 -4b8d18 -50bb08 -50b717 -63b908 -63b712 -4bc115 -4dcf1a -5cbf14 -5ad00e -03112e -0e142d -0a123c -101839 -042129 -041e37 -042531 -043134 -141b31 -1c1e2f -152e31 -29222f -273132 -372a31 -512630 -0a1844 -141846 -082d46 -112f46 -18214a -182d46 -1e2845 -412b42 -0c2b52 -1c2d52 -352f4a -0f3059 -3c3052 -173064 -463070 -08484b -1f4940 -164563 -454941 -464b5a -354163 -524461 -105f57 -31624b -596145 -576261 -3ea147 -5bab41 -48d84b -1a4b72 -196975 -475a71 -156887 -4f6081 -3a668e -4d63b1 -33b188 -57b485 -1bda91 -46df81 -1ba4c3 -4ba7bc -18d7bc -48d8ba -881809 -86610b -a96a0f -724449 -725587 -a9592d -985867 -858f4d -818b88 -7c8b97 -948c92 -b39441 -e59839 -998c84 -ac8f82 -96b230 -a3b06c -9fad81 -c9ad7f -81ab94 -a3ac94 -bbae93 -e3b02e -e3af5c -dfb478 -d0af92 -cebb96 -d6b594 -e0b78e -805fbb -8e8cb6 -8396ba -aa95bf -87a4a9 -8a9cc3 -a9a5a5 -b59dbc -83acba -a4b0a9 -a4aac2 -adb1a9 -beb0a7 -baafb0 -b8acc5 -72baba -91bab8 -a9bbb3 -abb5cf -b8bdaf -bdb9bd -bdb5c6 -b9b5d2 -debd9c -e7bd9c -c6bda5 -cebda5 -d6bda5 -d7bdac -c8b7c1 -66d20b -66d131 -70d333 -8ed73b -89d760 -afd05d -a9eb60 -ccd22c -c8e732 -c7cd43 -c3e942 -c4cf55 -d2d355 -beeb58 -ceeb54 -e5d016 -e0e519 -f3d818 -f5e919 -e5f41e -f4f41e -fbf516 -e6dd2f -f9df2c -e7db3e -e5db57 -dff337 -f7f631 -e3f24d -f6f653 -78d683 -99dd7f -78d5b4 -9dd3af -b6d482 -b5d3ad -c0c0bd -b5d6bf -72d5d4 -a2c6d1 -9fe2dc -bdbdc6 -c1bece -c1c6ca -bdd7d3 -ddde73 -ced69b -e8de98 -cac5c4 -dbcbbe -c6e0c6 -e0e1bf -c6cbdb -cbc8d6 -d5cfd9 -caded8 -ccdfe5 -e1e6ce -dcdfdd -fffbf0 -a0a0a4 -808080 -ff0000 -00ff00 -ffff00 -0000ff -ff00ff -00ffff -ffffff -f500f30ef500f300f501f300f200f500f300f500f200f501f305f502f304f500f300f501 -f300f500f200f500f304f5fff541f315e400f300ae00e400af04ae00af05ae008d008e15 -8d008e028d008e018d008eff8e48b000af01e400af00ae01e400af00e401ae02e400af02 -ae00e400ae01af00a100f300e400af07ae01e400ae00af00ae008e0097009c00b5009800 -97059c0097008c0097018c00970298009701b50097098cff8c449700b900e400af02b100 -af02a700a600ae02af03a700e401a700af00a100f300af07e601a800a600f700af00ae00 -8b0097009c0097009800ee00ea009c01b500ea0197008c0098008c01b502ee00b501ea00 -b500ea009c0098009700b5009800ea00980097008cff8c45b500b100af01e401af02a600 -ef00e600e400e600af02e400f700ab00f700a700af00a100f300af07a600f7008a00a600 -f700e400b0008b00970098009700ea00b5009700b500ea00b500ea018c04b500ea01b400 -ea009800ea00b500ee00ea008c0097009c008c00ea00980097008cff8c45b500b100af01 -ef00a600af02a600ef00b100ae00e600af03e6008a00f700e400af00a100f300af07b101 -8800f7008a00ae00b00085008c0097038c00980097009800970098008c0197008c019800 -9701980097029800970098018c0097038cff8c46b400b100af02b100af02a600e600a600 -f700e600e400af01e400a600ae00f700ae00e400a100f300af0ae400af01ae00850082ff -8266b700ae00e400ae00af04ae00e600ef01e600af02e400a700af00e400a700af00a100 -f300af0db100b600b700b8009b00b4009b00b801b701b403b8009b02b401b8029b00b400 -b8009b00b8009b00b400b700b8009b00b402b803b4ffb43eb800eb00af00ae00b100af02 -ae00af02b100ae00e400af08a100f300e600f102f200f1fff187e600a100f300f200e600 -0703b1ffb1810702df00b1008800a100f300f2000700b101df01b1ffb185df00f800a100 -f300f1000700b1ffb188df00b1008800a100f500f1000700b1026600f8008a006d008a00 -f800b101df01b1036d01f800df00b1006d008a00f801b101df036600b1006600b1006600 -6d00b104f8008a00b10b88006601a300b1068a00f700b101df00b103df006d00a800aa00 -6d01df00b105df03b100f80066008800df00b101df00b100df006d00a800b101df00b104 -66006d006600b102f800aa00b104df01b1fb6600b1006700b101df006600b103df00b101 -f800a100f500f1000700b1025200a300b1006d0088006d02a300b1046d008800a300aa00 -6d00300088006d005000f7000700b10367008a0066008a0066006d008a006d006600a800 -6d00510088006d018800f8006d00f800f700b1046600aa00b100a30066006d02a3006d05 -8a00b10488006d00f8016d0088006d00f8006d018a00f800b1055200b100f8006d00f700 -8a0067008a0066008a006600f800b10566006d008a016d015100f8006700a3006d006700 -6d00f700b1fc5200a300520088006d00f800520088006d01b101df01f800a100f300f100 -0700b10252008a00a8006600f8006d0051006d00f700df00b1036d00f8008a00f8016600 -f8006d005200b101df00b102f8006700880067006d006600f8016700f8006d01f8006600 -f8006d006602aa00b1046600b101a8006600b10050006d00f7006d0051006d0088006600 -6d008a00b104df006601aa0052006d01f80066016700f700b1055b00b1005200a3006700 -5200b1006601f7006d01df00b104aa0088005200f8006d00f8006600a8005200f7006d00 -5200aa006600b1fc50008a0052006d01f8005200f8016600a600b101df008800a100f300 -f200e400b1026600b101660088006d0066006d00a800b1046d01f800a300670052008800 -6d0066008a000700b1010700b100aa005200b1005b00a80066008800f8006d00f7006d00 -660088006d01f7006d00f8006d000701b103f80066018a006600070051006d00f7005000 -5200f8006d016700f700b1040700f8006d00b1006600f8006600f8026600b1020701b100 -0700660007006d0067008a00f8006700f8006700f70067006600b105660067006d008800 -6600f8006d00f80066006d01510067008800b1fc660007006600f800660088006600f800 -52006d00b1038800a100f300f200e400b100df01b101b000b1000701b101b000b112df00 -b001b104df00b10ddf00b11adf00b100df00b1276600df00b1fadf00b107df00f8010700 -b10388008a00f300f1000700b101b000f802a300b101ba00b101df00b10007028800f801 -8a00df01b101df01b1020700b1008800f803a300b1000700b100070bb1010700a800f803 -07108a00f802ae00b1010708b100f802ae00b101070ba800f8028a00b1000700b1000702 -b1020701b107df030700b106071fb1160730df00b1050701df01b100df00b1000700df00 -b1020700b100e400b102073eb106071eb100a300f802f700b106df01b10088008a00f300 -f2000700b11ce400b101ba01b1030700b1260700b1010700b10b0700b1160700b1000700 -b18cb000b101b000b101b000b16ddf00b109df00b10207008800a100f300f0008a078800 -8a1988008a6389008a8088008a80f800f700f300b100a806aa00a802ae00aa00a80baa03 -a805ae00a800aa00a805aa00a803aa00a801aa00a801aa00a800aa00a801aa00a80caa00 -a803aa00a80aaa00a801aa00a80baa00a801aa00a800aa00a80aaa00a804aa01a801aa01 -a801aa01a808aa00a86faa00a800ae00aa00a807aa00a828aa00a811aa00a806aa00a81b -aa00a817f700f500e4000700a301f707a100f7009400f716a300f763a100f704a300f776 -a101f706a300f700a300f772a300f701a800b100e4008a00f500b100e400a3008d008800 -9300ac007504ac0089009300f8008d05f800a10089007904890193008d03f8008d01f800 -8d02f8008d00f8018d01f8018d01f8018d00f8018d01f8008d01f8018d01f8018d00f800 -8d02f8018d00f8028d00f8018d01f8018d00f8008d02f8008d02f8008d01f8018d01f800 -8d02f8008d01f8018d00f8018d01f8018d00f8028d00f8008d02f8008d01f80088009300 -890079008900790289018800f8008d12f8008d02f8008d02f8008d0df8008d15f8008d0d -f8008d02f8008d02f8008d08f8008d10f80088008900790489007d0089008800f8008d01 -f8008d0bf8008d02f8008d05f8008d02f8008d09f8008d09f8008d00f8018d01f8018d01 -f8008d0ff8008d06f8008d09f8008d00f8018d05f8008d0ba300df00b100a100f300e400 -b100a300b7009400ad00ac00ad00a503ac00ae00dc008e0099018e0099009501a900ac00 -db00a504ad00dc009300b60092019c008e0099009b0092009b00990092009b0099009200 -9b00920099009b0092009b0192009b00990092009b0092019b0092009b0192009b019200 -9b00990092009b00920099009b00920099009b0092009b0192009b0092019b0092009b01 -92009b00990092009b00990092009b00920099009b00920099009b0092009b0099009200 -9b0092019b00920099009b0092009b0192009b00990092009b0092019b0092009b019200 -99018e00b000a600ac00a504ad019400a9018e009a00950199008e0099009a008e009901 -8e00990195009900950099018e0099018e0099018e009a00950199008e0099018e009901 -8e00990195009900950099009a008e0099018e0099018e009900950199008e0099018e00 -99018e00990195009900950099018e0099018e0099018e00990095019a008e0099018e00 -99018e00990195009900950199008e0099018e009a0099008e009900950199008e009901 -8e00990095008e0099018e00a900a800ad00ac00a502ac00ad00e100ac00ae0095019a00 -950199008e0099018e0099018e00990095019a008e0099018e0099018e00990195009900 -8e0099018e0099018e009a0099008e009900950199008e0099018e0099018e0099019500 -9900950099018e0099018e0099018e009a00950199008e0099018e0099018e0099019500 -99009501b7008e0099018e0099018e009a0095019a008e0099018e0099018e009a009900 -8e009900950199008e0099009a008e009a0099008e00990095019a008e0099018e00a901 -b100e400a100f300b101a3009a00b600ac00e100a5007c027d00e100a500ac009e07ac01 -9f00e3007c017d00a500db00dc0095009c0192009b00990092009b00920099009b009200 -9b0192009b0192009b0092019b0092009b0192009b0192009b00990092009b0092009900 -9b00920099009b0092009b0192009b0092019b00920099009b0092009b0192009b019200 -9b0092019b00920098009b0092009b0192009b00990092009b00920099009b0092009c00 -9b0092009b00990092009b00920099009b0092009b0192009b0192009b00990092009900 -920099009b009100dc00ac017c02ac029f009e18f7009e02f7009e01f7019e01f7009e02 -f7009e01f7009e02f7009e01f7019e01f7009e008900f7018a01f7009e02f7009e05f700 -9e01f7009e008a009e00f7009e02f7009e04f7009e02f7009e10f7009e02f7009e01a500 -ac007d00ac007c02ac007d019f00f7009e01f7019e21f7009e0cf7009e17f7009e04a723 -8900f700a300b100e400a100f300b101a3009a009500db00ac00ad007d00e101e200e300 -af00e200b100ba00eb00a302eb01e200e300af00e1007c017d00a500db019a0099029b01 -99019b0099029b0199019b0099009b0099039b0099019b0099029b0099029b0099019b00 -99029b0099019b0099019b0199019b0099029b0099029b0099019b00990192009b009201 -9b0099029c00990092009800970198009c009900980099039b0099029b00990198009702 -9b0099009500dc00ac00a5007c02ac01ad01a307f700a310f700a30b8e019501a307f700 -a30495008e009501a309a400a30295008e0095008e00a303f700a321a100a500e100ac00 -7c02a500e100a500ad00f700a319a800a30ef700a300f500f30cf200f310f201f100f300 -e7006d00f300ef00e700ef01e700ef1e6700a300a800df00b0008a00f300e400b1009400 -9a009100db01ad00e1007d00e100e300e100e200e500a300f100eb00a302ba00eb00ed00 -e201e3007d007c007d00a500db0093009a0092019b0092009b0192009b0192009b009201 -9b00920099009b0092009b0192009b0192009b009201990092009b0192009b0192009b00 -990092009900920099009b0092009b01920099009b0092009b0092019b0092009b019200 -9b0192009b00990092009900920099009b0092009b00990092009b01920098008c019600 -8c009c009b00920099009b0092009b0192009b0092019b00920097018c01980092009500 -ad00ac00a5007c02ac02ad00f700a305f700a30cf700a302f700a30b95008e008b009000 -8e00f700a305f700a3058e00900092008e00a302f700a305f700a3028e008b028e00a301 -f700a305f700a305f700a302f700a305f700a309a500ac00e100ac007c02ac00e100ac00 -a100a302f700a317f700a30cf700a301f500ae078800f819f7006d00f200ae00af06f800 -6d198a006700a301df00b100a100f500b101a3009a00b6009300e100a500ac00e200e100 -a500e300a500ad00f700aa00ba00a300ec00a300eb00a300ad00e300a500af00e1007d01 -a100ad00dc008e009b009a0092009b00990092009b0092019b0092009b0192009b019200 -9b0092019b0092009b01920099009b0092009b00990092009b0092019b0092009b019200 -99009b0092009b0092019b0092009b0192009b0192009b0192009b0092019b0092009b01 -92009b00990092009b0092019c0092009901920097008c0197009c0092009b0092039b00 -9900920099009b0092009c0097008c019600980099009400dc00ac00a5007d05a5008900 -f7018a00f7018a00f7018a00a3008a00f7018a00f7018a00f7018a00a3008a01a3008a00 -f7018a00f7018a00f7018a00f7008a018e0087008e018d00f7018a00f7008a01f7008a00 -f7018a00f7018a008e0187008e008a01f7008a00f7018a00f7018a00f7008a01f7008e02 -8b008e00f7008a00f7018a00f7008a01f7008a00f7018a00f7018a00f7018a00f7008a00 -f7018a00f7018a00f7018a00f7008a01a3008a00f7018900a500ac00e1009f00ac007d01 -9f007f00ac008900f7018a00f7018a00f7008a01f7008a00f7018a00f7018a00f7018a00 -a3008a00f7018a00f7018a00f7018a00f7008a01f7008a00f7018a00f7018a00f7018a00 -f300af076d01660067006d16f7006900e600ae00af02e400af02f8006700660050005201 -6d0350006d0067006d0d8a0067008a00f700e400b000a100f300e400b100a300b8009500 -db00e100a500ad01a500ac00e100dc00ae0095009b009a009200990192009a00ad01a102 -a501a100db00ad009a0099019b009200990192009b0192009b00990092009b0092009b01 -92009b0192009b0192009b0099019b0092009b0192009b0192009b00990092009b009200 -99009b0092009b01920099009b0092009b0099019b0092009b0192009b0192009b009900 -92009b009902920099009b0092009b0192009c008c0197008c009b0192009b009c009200 -9b0192009b0092019900920097018c00960098009200b000ad00ac00a502a100a500ac00 -ae009400b6009a0099009b0099039b0199009b0192009b0099039b0192009b0199009b00 -99019b0099019b00920099009b00920099009b00920097018c009800920099009b009200 -9b0192009b0192009b0099019c008c0097029c009b009200990192009b00920099009b00 -92009b019200980097008c00970092019b0092009b0192009b0192009b01920099029b00 -92009b0199009b0199009b0099019b0099009b0192009a009b00920099009a0092009a00 -ae00ad00ac00a500a101a501ac00ad00b0009a0099009b00920099009a0099009b009901 -9b0192009b0099019b0099009b0192009b0099019b0099019b0099019b0099009b019900 -9b019200990395009b009a00f500af01e603af01f8006d00520051005001330050005202 -66015200500052006d01f8006d07f7006d00f500ae00af00f200ef02e400b10088006d00 -520050005200340033005201660050015200660052005001f809f7006d00b600a9000700 -b100a100f300b101a300b7009500dc00db00ae00dc04ae0192009b0192009b0099009200 -9900ad00db00a600ad01ae01ad00db00ad009a00990292009a00990092009b0192009901 -92009900920099009b0092009b01920099009b009200990192009900920099009b009200 -9b019200990192009b0092009901920099009b0092009b00990092009b0092019b009200 -99009b00920099009b009200990092019800920098019200980192009801920098008c01 -96008c00980192009801920098019200980092009801920097018c00960097009200dd00 -db00ac00ad00a600ad00a601db00dc009400990192009b009201990092009b0192009900 -9b0092009901920099009200990192009b00990092009900980092009800920098019200 -980192009801970096008c01970092009801920098019200980192009801920098008c00 -96008c00970098019200980192009800920098019200980197028c019802920098019200 -980192009801920099009201990092009b00990092009b0192009b0092019b0092009b00 -9900920099019200990192009900b000dc00db00ad01a600ad01db009300950092019b00 -92009800990092009b01920099019200990092019b00920099009b00920099009b009200 -990192009b0092009b00990092009b00990092009b0099009200990092019b0092009c00 -9900f500af00e600e400a602af01f8006700660050003000f80050006d00660050006600 -50016d0066005000f80af7006c00f400ae00af01f702a700af008a00f800510067006600 -5001660052006600500152006d0050006601f809f7006c00920095000700b100a100f500 -b101a300b601dc03ad00dc03b00099009200990192009b0099009200ae00db00dc00db00 -ad00dc02db00ae00920099009c0092009b00990092009b00920099009b0092009b019200 -9b0192009b0092019b0092009b01920099009b0092009b00990092009b0092019b009200 -9b0192009b00990092009b0092019b00920099009b0092009b0192009b0192009b009201 -9b00920099009800d300d100d301d100d303d200d30196018c009600d100d201d301d100 -d30796008c019600d200d300c900da00d900da04d900da00dd009200990192009a009b00 -92009b00990092009b00920099009b0092009b0192009b0192009b009201990092009800 -d800d100d300d201d300d100d200d301d201960097009600d100d301d100d301d600d303 -d100d302960097008c009600d200d300d200d301d201d301d200d303d100960097009600 -d300d201d301d201d302d100d300980092009b0192009b00990092009900920099009b00 -92009b0192009b0192009b0092019b0092009b00990092009500dc00e100db00dc02db00 -e100dc0091009b0192009b009c0092009b0092019b0092009b01920099009b0092009b00 -990092009b00920099009b0092009b0192009b00990092009b0092019b0092009b009900 -92009b0192009b0099009200f500af07f8006d00f8006d006600f8006700f80066006d00 -f8006d006700f8006701f80af7008700ee00ae00af01ae00e400af01ae008a00f8036d01 -f8026d00f8006d00f8006d00f80bf7006c00d4009500b100df008a00f300e400b100a300 -9a0092009b0099008e009a00920199008e009a00990092009b00990092009b0099009200 -9b009100dc00ae009400b60095009100b000dc0094009b0092019b0092009b0192009b01 -92009b00990092009b009200990192009b0192009b0192009b0092019b0092009b009900 -92009b019200990192009b00920099009b0092009b01920099009b0092009b0092019b00 -92009b0192009b0192009b0099009200d600cb00cd00d200ca00cf01ca00cf01ca00d200 -96008c009601d200cd00d000cf00cd00cb00cf01ca00cf00cb00cd01ca00cc0096008c00 -9600d200ca00cf00d500bf00c800c500c901c000da00d700900098009c0092009b009200 -99009c0092009b00990092009b0192009b009201990092009b01920099009c0092009900 -d400c200cf00cb00d100cf00d000cd00cf00cb00cf00cd00ca0096008c01cc00ca00cd00 -cf00ca00cf01ca00cd00cf00ca00cf00cd00cb00cd0096008c0097009600d200cd00cb00 -cf00cd00cb00cf00cb00cd01cb00cf01ca00d20096008c009600cc00cb00cf00cb00cd01 -ca00cf00d200ca00cd00d600d4009c0092019b0092009b0192009b0192009b0092019b00 -92009b0192009c009b008e009c0092019b0092009500db009300b000b6009400dc00db00 -94009b0092019a0092009b0192009b0192009b0192009b0092019b0092009b0099009200 -9b0192009b00990092009b00920099009b0092009b0192009b0192009b0092019b009200 -9c009a00f500af07881af7008700ee00ae00af068a0088188a00a6006c00d7009500b101 -a100f300b101a3009a009b0099009c009b0099019b0099009b0099019b0099009b019900 -9b0199009a00a8009500b6009503dc009a0099009c0099019b0199009b0199009b009900 -9b0199009b0199009b0199009b0099009b0199009b0199009b0199039b0099019b009900 -9b0199009b0099019b0099009b0199009b0199009b00990092009b0099019b0099009b00 -9800d600cd01cf00d200cd03cf01d2009602ca00cd01cf00cd01cf00cd01d000cd01cf00 -cd00cf00cc009602d200cf01d500c100c500d500c900d500c500c100d500980099019b00 -99009b0099019b0099019b0099019c0099009b0499009b019c009b009200d400d600cd00 -cf00d200cd03d000cf00d200cd00960097009600cc00cd01cf01cd00cf01cd01cf00cd00 -d000cd01960097008c009600d200cd00d000cd01d000cd00cf01cd03cf00cc009602d200 -cd01cf00cd01d000cd03d200d40092009b0199009b00920099009c0099009c0099019b01 -99019b0099009b0199009b0092019b0099019a00dc00b00095009a00b000a800dc009a00 -99009b0199009b0199009b0199009b0099019b0099009b0199009b0199029b0199009b01 -99009b0099019b0099019b0099019b0099009b0199009b019900f500af02ae03af00f71a -a6008700ee00ae00af00ae06a618a700ae006c00d3009500b1019e00f300b101a3009a00 -990092009b00990092009b0099009200990092019b00920099009b0092009b0192009a00 -dc009400b60095009400b0009100dc009a0092009b009a0092019b009203990092009c00 -9b00920099009b00920099009201990092009b00990092009b01920099009b0092009900 -9201990092009c009900920099009b009203990092019900920099009b00920099009b00 -920099009201990092009b009800cb00cd00cf00cb00cd01d000cf00cb00cd00cf00ca00 -96008c019600cd00cb00cf00cb00cd00cf00d100cf01ca00cf01d100d200ca008c009700 -9600d200cd00ca00ce00c100c500d500c900c400c500c100d100c7009200990192009b01 -9200b400990092009c009201990092009b0192009b0192009900920199009200d400d600 -ca00cd00cf00cb00cf01cb00cf00cb00cd00d2008c0097009600ca00cd00cf00d000cd01 -cb00cf00ca00d000cf00ca00cf00cd00ca0096018c009600cb00cd00cf00ca00cd00d000 -ca00cf01cb00cd01cb00cf00cc0096008c01d200cd00cb00cf00cd00cb00cf00cb00cd00 -cf00ca00d200d40092009b019200990092019b00920099009b009200990192009c019200 -99009200990192009b01920099009a00ad00a90095009400b0009400db009a0092019b00 -92009b019200990192009b0092009c00990092009c0192009b0099009200990092019900 -92009901920099009b0092009c009201990092009b0192009900920199019500f200f700 -a609a800a604a800a600a800a60ca800a300a6006c00e900f700ae1caa00ae00a800ae00 -f70007006c00d3009100df00b0008a00f300e400b100a300b4009200990192009b009201 -9b0092009b009900920099009b009200b40099009a019500de019500b6019400b600e000 -9500b90099009b00b40092009b01920099009b009200990192009b00920099009b009200 -9901920099009b0092009b0092019b0092009b019200990192009b00990092009b009200 -99009b0092009b00990092009b0099009200990092019b0092009b009900920099009b00 -92009b0099009200d600cb00cd01ca00d001ca00cf00d000ca00d20096008c0097009600 -cd00cf02cd00cb00cd01cb00cf00cb00d600d800d100d30097019600d800d300cf00ce00 -c100c800c300c900e800c600da00d8009700b4019200b40092019b00ee009b0192009b01 -8e009b00990092009900920099009b009200990192009800d400ca00cd00cb01cd00cf01 -cd00ca00cf00cd00ca0096008c01cc00ca00cd00d000ca00cd00cf00ca00cf00d000ca00 -d200cd00cb00d2009603cf01cb00cd01cb00d200cb00cd00cf00ca00cf01ca00cc009600 -8c009600cc01cd00ca00cd00cf00ca00cf01ca00cf00d600d4009b0092019b0092009b01 -92009b019200990092019b0092009b00b5009200b400b8009200b4009b009900b4009200 -9500ad009500b601a800b600e2009500b40199009b00920099009b009200ee0099009200 -9b0192009b0092019b00920099009b0092009b0192009b00990092009900920099009b00 -92009b009900920099009b0092009c009201990092009b009a00f500a300e601eb02e600 -f008e6000700e600f00beb02a300ae008700ee00f700eb00f11eeb00a300e6006c00d700 -9500df00b100a100f300e400b100a300b800990092009b0192009b019200990192009b00 -92009900ec009900ec00b800ec01de00eb00ee00df009500b6010800ec01ee00b8009901 -9b0092009b00920099009b0092009b01920099009b0092009b00990092009b0092009900 -9b00920099009b0092009b00990092009b00920099009b0092009b00990092009b019200 -9b00990092009b0092009b0192009b0192009b0192009b00920099009b00920099009800 -d100cf00cd00cb00cf03cb00cd00cf00cb0096018c00ca00cd00cb00cf00cd01d000cb00 -cd00cf00cb00d801d300d800d40098019700ea01d100d500c100dd00e801ea01de00d700 -ea009900ee009a00ec009b019200ec00990092009b009200990192009b0192009b019200 -990192009b009200d400d200cb00cd00cf00cb00d000cd00cb00d000cd01cc009602ca00 -cd00cf01cd03cb00cf00cd00cb00d000cd00cb00960097008c009600cb00cd00d000cb00 -cd00cf00cb00cf00cd00cb00cf00cd00cb00cf00cc009602d200cd00cb00cf01cb00d000 -cd00cb00cf00cb00d200d400920099009b0092009b00990092009b0092009b0192009900 -9c0092009900b8009900b800b900b800ec00b801f400ec009a01dc000800b000b700ed00 -de00e300b700ec00b800ec009200ec009a0092009b00b40099009b0092009b0099009200 -9b0192009b00990092009b00920099009b0092009b00990092009b019200990192009b00 -92009b0192009b009900920099019500f500a600eb00f500f000eb00f00aa300aa00f101 -f00cf700a300a8008700ee00f700f000f500df000701df040714df008a00f700e6006c00 -d3009500b1019e00f300e400b1009400b700990092009c009900920099009b0092009905 -b900b800b900ec00b901ae00b0000800b000b600ec00b000ed00b700b901ec00b8009200 -990592009901920099019200990392009b00990092009b009900920099009b0092009903 -9200990192009b019200990392009901920099009b00920099009b009200990392009b00 -9800cd01d200cb00d201cf00d200cb00cf01cc0096008c009600ca00d200cb00cd02cf00 -cb00cd00cf00cb00d300d800d400d800d400970098009600d801d100d800da00e804da00 -d500e8009500b800ec01b4019900ee00b8009901920099009b0092009901920099019200 -990392009800d200cb00d201cd00cf00d200cd01cb00d20196008c009600ca00cd00cf01 -cd03cb00cf00cd01cf00d200cd00960097008c009600d100cd00cf00d100cd00cf00cb00 -cd00cf00cd01cf00cd01cc009602d200cd01cf00d200cb00cd02cf00cb00d200d4009200 -99009b0092009901920099009200990192009b009c0092009900b700b801b901b8009a01 -ec00b9009a00ee00e200ec000800b700ec00b000e3009a00b9009a00b800b900ec00b900 -b8009b00ec00b400990092009b0099009200990192009906920099019200990192009903 -92009b00990092009b0192009902f500a300e600f100b101df00b101aa00f801b1048a00 -aa00f100eb00b104f700a300b105f800a300ae006c00ee00f700f000f500b1098a00aa00 -f700b102f700aa01b1020700b1040700b1008800f70007006c00d4009200b000b100a100 -f500b200b100a300a9008e009500a9008e0095038e0095018e0095018e00950194009500 -8e00ad00a6009400a800a6009300a800ad009400a9009501a9008e0095018e0095018e00 -95018e0095008e0095018e0095018e0095018e0095038e0095018e0095018e0095018e00 -95008e0095018e0095018e009500a9008e0095038e0095018e0095018e00a90095009000 -c700c201d300c200d101c400d101c200d3008c008b0097008b00d302c200d300c200d301 -c200d300c201c700c20197008b008c00d300c200d300c400bf00da00c400c800c001da00 -c90090009500a900b900b6009500a9018e00a90095008e0095018e0095018e0095008e00 -95018e0095018e0095009200c400d300c201d300d100d301c200d300d100c40097018b00 -c400c201d300c200d100d300c200d300d100c200d300c201d3008b0097019600d301c200 -d100c201c400c201d300c200d100d300c200c40097008b009700c201c700c200d100d300 -c200d301c400d301920095008e0095018e00a90095008e0095018e0095018e0095008e00 -95018e009500a9008e0095018e0095008e00a300ac009400a800a6009300a800ac008d00 -9501a300ba009500a900b6008e0095018e0095018e0095038e0095018e0095018e009501 -8e0095008e0095018e0095018e0095018e0095038e009501f500a600e600f100b100df00 -b101aa008800b100f800aa00b1038a00aa00f100eb00b1010700b100f7008a01a300b101 -0700b101f800a300ae006c00f400f700eb00f500b1080700f800a30088006d0088016d00 -8a00f8008a00b1098800a300e6006c00c7009500b101a100f200e400b100a300a4009e00 -a100a200a105f7049e01f7009e01f700ac009f00a502ac00a500ac00a100f7029e00f704 -a102f7018a00f700a101f70aa100f700a1038a00f7098a00f701a101f701a1029e01f700 -9e02a000f7009000c600c0009000c000c600c0009000c601c00090008e029000c600c001 -c600c001c600c002c600c0009000c000c6008e019000c001c600c000d901c000da009100 -bf00d900c0009100f7029e00f704a102f700a101f7018a00f7059e00f7009100c001c600 -c001c400c600c002c60090008e028b00c600c002c600c0009000c601c001c600c0009000 -8b008e018b00c600c001c400c600c001c600c002c600c001c6008e02c600c0009000c000 -c600c001c600c0009000c6019100f7019e05f7019e00a104f7049e00f7019e00f701a100 -ac00a104ac00a100f7029e00f705a103f7068a00f705a100f701a101f700a101f7029e01 -f7009e01f701f300a600e600f100b102aa008800b1018a00f8016d00b1018a00aa00f100 -eb00df00b101f7008a00b100df008a00a300b101df00b100f800a300ae006c00ed00f700 -eb00f500b1010700b103df01b100f800f700f8008800f8018800f800f700f800df00b100 -df00b104df00b100f800a300e6006c00c6009400e400b100a100f300e400b100a300a800 -a60093007900ac027900ac019300a100a30793007f00ac017d007900ac007f019300a301 -f700a304f7009300ac027900ac0079019300a600a306f7009300ac017900ac029301a100 -f700a306f7009300ac007900ac019300ac019300f700a300f700a301f700a000a3009400 -c700c402c500c401c700c402c7008b02c401c300c200c402c500c400c200c300c402d300 -c4008b02c600c400c700c600da00c002c800c100da00c6009200a3079300ac0579009300 -a100a600f700a3059200c400c700c402c500c401c300c700c4018b02c403d300c401c300 -c500c401c300c40297008b019600c700c401c500c401c300c402c500c401c300c4008b02 -c402c500c400c700c300c401c300d300c6009500a3019e00a3018a00a300a6009301ac02 -9300ac019300a100a3079401db00dd0094009101da00db009501a306f7009301ac007900 -ac0179019300a100f700a305f700a100ac017900ac017901ac009300f700a300f701a300 -f7009e00a301f500a600e600f100b100df00aa00f800b102df00b101f800b1018a00aa00 -f100eb00b101f7008a00b1038a00a300b102f800a300ae006c00f400f700e600f500b109 -8a00f800a800f7008a00f700f800a300f800f700b109f800f700e6006c00c7009500b100 -e400a100f300b100b000a300aa00a60078007a07ac00a600f701a600f701a6017d007e07 -7f00a100f700a600a300f701a600f70093007a08a100f701a600f701a600f700a1007800 -7a077900a100f700a600f703a10093007a077800a600a3009e00f700a300f7009e00a300 -9500c700c400c500c900c600c700c500c900c400c301c40096008b0097008b00c300c200 -c401c500c900c400c700c500c700c400c301c4018b02c400c300c200c400d900da00bf00 -da00c100bf00d900c7009200a306f70079007a077900f700a3069200c500c601c501c600 -c400c300c401c200c4008b019700c400c200c300d300c601c501c000c900c500c402c200 -8b0197009600c400c300d300c401c701c400c701c600c400c301c4008b02c400c200c300 -c400c500c801c400c501c000c4009200a300f7009e00a3019e00a30179007a057e007a00 -7900f700a3069500c600d900da01c100da01d900c7009500a302f700a302f70078007a07 -79009300a600a300a1009400a600a10179007a007e007a057800a600a3009e00f700a301 -9e00a301f500a600e600f100b100b000f800b106f800b1018a00aa00f100eb00b100f700 -8a00df00b1048a00a300b101f800a300ae006c00ee00f700e600f100aa00b100aa00b119 -aa00f800f700e6006c00c6009500df00e400a100f300e400b100a300a7009f007800e100 -db00e100db00e100db00e1007a0078037c0078027c017e077c0078087e0878027d007801 -7d0078027f01e1027f00e1007f007c0078017c0178017c017e087a00a600a3009e00a301 -f701a3009500c600e800ea00e803ea00c400c300c200c7008b02c400c300c401c900ea01 -e801ea00e900e800c500c400c200c4008b02c402c500d906c7009500a30778007f00e100 -7f00e1037f007900a3079200c700ea00e801ea00e800ea00e800c400c300d300c4008b00 -97008b00c400c300c200c400da00d902bf00d901c000d300c200c40096008b02d300c401 -c500e804ea00e800c301c200c4008b02c400c300c400c600d902da01d901c5009200a301 -9e00a3019e00a300f70079007e077800f700a3069500c600db00d905c6009500a306a600 -78007f01e1047f007a0a7e067a00a600a300f700a301f7009e00a301f500a600e600f100 -b1018a00a300b105f800df00b1008a00aa00f100eb00b100f800aa01b103aa00a800f800 -b101f800a300ae006c00ee00f700f000aa00881ef700e6006c00ea009500df00b100a100 -f500b101a300aa00a1007a00e1007a007d0077007d007f00e1007a0a7e017c0077007c01 -7e017a0a7e017c007d007c007e017a0a7f0177007d027f017a0a7e007c007d007c017e01 -7a00a600a300f700a301f701a3009400c700e800c601c900c700c600ea00c700c200c400 -d3008b02c402c300c900e800c702c600e801c400c200d100c4008b02c401c300c400da01 -c100da00c000c100da00c6009500a306a6007800e1007d057f0079009400a30595009200 -c600e800c702c900c700e800c301c4018b02c400d300c400c600da01c000c101bf01c501 -c40196008b02d300c401c500e800c600e800c700c601e800c400c201c4008b02c400c201 -c500d900c001c100c000c100d900c6009200a3019e00a3019e00a30179007e027c027e01 -7800a600a3069500c600d90093008900a10089009300d900c6009500a306a60079007f01 -7d037f017c0078007c007e0078007e007c017d007c007e017c037e017b00a301f701a300 -f7009e00a301f500a600e600f100b1028a00a300b102aa01f800b100df008a00aa00f100 -eb00b100f700f8006d00b1036d00f800a300b101f800a300ae006c00ee00f700eb00df00 -071adf000700df000700a300e6006c00e8009500b100e400a100f500e400b200a300aa00 -94007a00e1007f009d0177007f00e1007a0a7e0177037e017a0a7e007c0077027e017a0a -7f019d027d007f007a0b7e007c0077017d007e017a00f700a3009e00f700a301f700a300 -9500c700e800c600c701c600c400e800c401c300c2008b019700c401c200c300c700e800 -c900c703e800c400c200c4018b0097008b00c400c200c300c400da00c002c600c000da00 -c5009200a306a60079007f017d009d0077007d007f017900a3079200c700e800c600c702 -c600e800c500c4028b02c402c500da00c003da01c800c401d3008b02c401c200c400c700 -e900c703c900e800c400c200c300c4008b02c400c200c300c500d900c003c100d900c600 -9200a3019e00a3019e00a30179007e017c0077017c007e0178009400a3059501c600d900 -da009d02dd00da00c6009500a306a600db01e100ac009d00a2009f00e1007f007a027f05 -7a017e007f0077017d00e1007f00e100f700a300f700a000a3019e00a301f500a600e600 -f100b101df00b1008a00a300b100f8008800f801df00b1008a00aa00f100eb00b102f800 -b103f800b103f800a300ae006c00ee00f700eb00f500f11af500f100f500b100f700e600 -6c00e8009500b101a100f500ae00b100a300aa00a1007a007f019d027d00db007a0a7e01 -77037e017a0a7e0177027e017a0a7f007e0077009d017d007f007a0b7e007c0077027e01 -7a009400a3009e00f700a300f701a3009500c600e800c701c600c701e900c400c300c200 -c4008b02c400c201c400c900e800c601c900c700c600e800c300c200c40197008b01c201 -c401da00bf00c600c002da00c7009200a306f70078007f017d009d017d007f017900a307 -9200c700e800c600c701c400c700e800c401c200c4008b02c400c200d100c500d901da01 -91009300d900c000c301c4008b03c400c300c400c700e800c900c601c701e800c400c300 -c4018b02c400c300c200c400bf00c100c001c100c000da00c7009200a3019e00a3019e00 -a300f70079007e017c0077017d007e017f00f700a30594009500c600d900dd009d02dd00 -d900c6009500a306e600db00e1007f00e200a2009d00a200e300db007a017f00e100e300 -7f00e1017f017a007e00e100a2017d00e101e300a3019e00f700a300f7009e00a301f300 -a600e600f100b101df00b1018a016d00b1048a00aa00f100eb00b102f800aa03f800b102 -df00f800a300ae006c00ee00f700eb00f500b109f701b101df00b100aa00b10cf800f700 -e6006c00dd009400b101a100f300e400b100a300aa00a1007a007f0177009d0077007d00 -e1007a0a7e017c0077017c007e017a0a7e0177017d007e017a0a7f007a0077019f007d00 -7f017a0a7e007c0077017c007e017a00a600a3009e00a301f701a3009500c700e801c600 -c701c600e800c400c300c200c4008b0092008b00c400d300c401c900e800c600c701c600 -c700e800c400c201c4008b02c401c300c500da00c000c800c001c100da00c6009500a307 -79007f017d0077009f007d007f02a3079200c600e800c701c600c700e801c400c300c401 -8b0097008b00c400c201c400da00c0009302da00d900c600d300c40196008b02d300c401 -c900e800c600c702c600e800d300c201c4008b02c401c200c500da00c001c600c001da00 -c8009100a3019e00a3019e00a300f70079007e017c0077017c007e0179009400a3069500 -c600d900c00084008901c800d900c6009500a3059500eb00db01e100ac017d00ac00e100 -7f04e1007d007f01e10078007f007e00e1007d009f00ac00e101e300a301f700a301f700 -a000a301f500a600e600f100b104df00f701b1048800aa00f1000700b100df00b1008a00 -f8038a00b100df00b101f800a300ae006c00ee00f700eb00f500b107df00b1006d008800 -8a00f800f7016d00f700f800a300b109f800f700e6006c00e8009400df00b100a100f300 -b101a300a800a1007a00e1007a007f03e1007a0a7e077a0a7e067a0a7f027a007f037a0a -7e067a00f700a300f700a301f701a4009400c700e800c600c702c600e800c300c400c200 -d3008b02c402c300c700c600c701c600c701e800c400c200d300c4008b02c401c300c400 -da00c101c001da00d900c6009500a30779007f077900a3079200c700e800c601c701c600 -e800c300c200c4018b0092008b00c400c200c400c500bf00da0089009d019300da00c500 -c401c20096008b02c201c400c900e800c702c600c700e800c400c201c4008b02c400c300 -c200c500d900c601c002d900c000dd00a900aa009e00a800aa009e00a800a60079007e01 -7d007f017d00e1007f0078009400a303a400eb00a900b600dd00d900c100da00dd00c000 -c100d900c6009500a306f70078007f027e007f067b007a007f007a017f007a017e027f04 -f700a300f701a300a800b200a300aa00f500a600e600b1008a0cf800aa00f000f7008a01 -f7008a09f800a300ae006c00ee00f700eb00f500b106df00b1016d01f7006d01f802f700 -f800b109f800f700e6006c00e8009500df00b100a100f300b101a300f7009f007800e100 -7d007f007d007f007d00e1007c007d00ac007d067c007e0778007d06ac007d007e017c02 -7e007c007e007c007d02a5007d02ac007d007800e1007d007f007d02ac007d03ac007d02 -a1007d017e027c027e017a009400a3009e00f700a3019e00a3009500c700e800c700c900 -c601c700e900c400c200c300c4008b02c600c200c300c400c700e800c700c600c702e800 -c301c4018b0097008b00c200c300c401d900db00d900db00d900db00d900c5009200a306 -f70079007f017d037f017900f700a3069200c700e800c600c700c900c600e801c400c200 -c4018b02c401c300c500da019e009d019300da00c800c400c200d3008b02c401c200c300 -c700e800c900e800c600c701e800c400c300c4018b0097008b00c400c300d300c600d900 -c000c100c001c100d900ea00e900ec00b100af00eb00ba00af00f500e60079007e007f00 -0900e104db00a301ba00eb00aa00b100eb00ec01c800d906c8009500a306f7007a007f00 -7d007f007d007f007d007f00e100db01dc00e000ad01dc00e3017b007a007e000900e301 -e100e300e1007f00a301b300a400ba00eb00f100eb00ba00f300a6000700a800a30db101 -a30da800a300ae006c00ee00f700e600f500b109f800a3008a00f8008a0088006d008a00 -f8008800b109f800f700e6006c00dd009500b1000700a100f300b101a600aa00a1007800 -db007f04e1007800a100f700a302f700a301f700ac007e027a007e017a007e00ac00f700 -a301f700a302f700a1007a007e017a007f007e027800a100a301f700a3047900e1007800 -7d03ac007f007900a301f700a303a600930078007e037a017e007800a3019e00a301f700 -9e00a3009500c600e800c701c600c701e800c400c300c200c4008b02c400d100c300c400 -d400e800c600c400c701c600e800c500c400c200c4008b02c400c200c400c500d9009300 -9000d9009301d900c6009100a30778007f017a007f017a007f017900a303a900a3019400 -9200c700e800c701c600c700e801c400c301c4008b02c401c300c400da00c00088009d00 -8400da00d900c000c301c40097008b02c200c300c200c700e800c700c600c701c600e800 -c400c300c4018b02c400c300c400c600d900c001c800c001da00e800b700b100eb00af00 -e600a300a200ba00df00ad00e1007f00e100e3007f00ac00db00e100db00ae00aa00df00 -eb00ba00ec00f100ba00ec00c900d900c002bf00c100d900c6009500a3077900db007f04 -db00e100dc00ae00eb01ba00aa00a800eb00df009300e1007f00e100e300e1007d00e101 -db00a900eb00a700e500aa00b200ef00eb00df00f300a600e600eb00f000eb00f002eb00 -f001eb01f001eb01df00eb01f003eb00f007e600a300ae006c00ee00f700f000f500b11d -f800f700e6006c00e8009400b101a100f500b101a300aa00a300a600e700a600ae00a600 -a700ae00e700a600a309ac00a505ac00f700a308a600ac02a100a501ac00a100a3029500 -a304a600e600a704af00a600a308f700a100e100ac00a502ac01a600a301f700a301f701 -a3009400c700e800c700c600c701c600ea00c700c400c200d3008b02c402c200c900e800 -c701e800c600c700e800c401c300c4008b02c400c200c300c700da01dd00da02d900c600 -9200a306a6007f087900a3029501a300a400ec009200c400e801c701e800ea00e800d700 -d300c4018b02c201c401da019400dd01d901c800c300c200c4008b02c400d300c401c900 -e800c600c701c601e800c300c400c200c4008b02c400c201c500d900c004d900c6009500 -a900a3009e00a3019e00a302ad00a5009f00ad00a1009f00a500ac00f700aa01a3019500 -a3029500c600d900c100c001c101da00c6009500a301aa00a900a800a300df00ba00f700 -e600ae01a600ae00e001ae00eb00a308a600e100a5029f00a500e100a600a301f701a300 -f701a301f300a600e600f500eb0cf700aa00f100f000eb0c8a00a300ae008700ee00f700 -e6000700881df800f700e6006c00e8009500df00b100a100f500b101a300a800a301e600 -aa03a800e600a30aad02a100f700a700a100a500a30aac00ad00a500a601a700ac00a305 -f700a303eb00aa01a300aa03a3009400a300a900a305a600ac00a500a600ad00a100ad00 -ac00a302a000f700a3019e00a3009500c700e800c600c701c600c700e800c700c201c400 -8b02c401c301c700e800c701c600c500c700e800c200c300c200c4008b02c400c200c300 -c400da009000c00091009000bf00da00c6009200a306df00db00e101db00e1007f00e100 -e300db0079009400aa00ec00b700ec00ba00eb019500c700e800ea01e800ea00ee01ea00 -c700c400c2008b02c402c500d9019300910090009300d900c800c201d30097008b02c400 -c200c300c700e800c702c600c700e800c400c301c4008b02c400c200d300c500d900c800 -c002c100d900c6009200a3019e00a3019e00a302a500ad009f00a100a7009f00a501a307 -b100e900e800de00e900dd00e900dd00ee00ed00c7009500a300ec00f500eb00b100f100 -eb00ba00a300e601a800e400e600eb00f100ec00f100a309ac00a500a700a5009f00ad00 -ac00a300f700a300f701a301f700a301f300a600e600f100b101df00b1006d00f803f700 -b1028800aa00f100eb00b103f700f8008800b104df00f800a300ae006c00f400f700e600 -b101aa00b11cf700e6006c00c6009500b1000700a100f300b101a300aa00a301e600aa00 -a800a300aa01e600a309f700ad01a101a600a500a100a500a30aac00a500a100a600a500 -a100ac00a306a900a301a9000700a300aa02a300df00aa00a301a900a306a600ac00ad00 -a600a500a100ad00ac00f700a3019e00f700a300f7009e00a3009500c600e800c701c600 -c701e900c400c301c4008b03c200c300c400c700e800c700c600c701e801c301c4018b02 -c402c300da01900094009100dd00da00c5009500a3060700db00e1007f00db017f00db02 -7900df00b900ec00aa00df00a300df00f0009500e800ea00e803ea00ee00e900c700c300 -c2008b02c401c200c500da00c0009000da00c000d901c000c400c300c4008b03c400c301 -c700e800c900c600c702e800c400c300c4018b02c400c201c600d900c100c001c100c000 -d900c6009200a3019e00a3019e00a301f700ad00a5009f00a5019f00a500ac00a307aa00 -b600e800de00dd03de000800c700b600aa00ec00f100eb00a300f100b100ec00a300f200 -a300f500aa00f100f501eb01a308f700ac00a500a1009f01ad00ac00f700a300a9009e00 -f700a300f7009e00a301f300a600e600f100b103f800b102a3008a00b1028800aa00f100 -eb00b101a801f800a300a8008a00b104f800a300ae006c00ee00f700eb00f11eeb00f700 -e6006c00c6009500df00b100a100f300b101a300aa00a301eb00a801aa01a700e600a900 -a309ad00a500a100a600ad00a500a100ad00a30aac00a101a600a500a600ac00a30a0700 -a300aa00a700aa00a800e400aa00a309f700ac00ad00f700a601ad00ac00a3029e00a301 -f701a3009100c600e800c703c600e800c200c300c4018b02c400d300c401d400e800c600 -c701c601e800c300c400c200c4008b02c400c201c500da0184009d0077009100da00c600 -9500a306a6007f087900aa00a900a301a900a3029200e800e900c701c600c700e801c700 -c300c4018b02c400c200c300c600da00c0009000c000c800d901c000c300c40196008b00 -92008b00c200c300c400c700e800c700c600c701c600e800c300c200c4018b02c400c200 -c400c500d900c004da00c5009200a3019e00a3019e00a302ad00a504a600ad00a3089a00 -c800d900c800c002c800d900c6009a00a300a900a400a302aa00a900a300f000a400b100 -a800aa01b101a309f700ac00a501a200a700a500ac00a300a900a3009e00f700a300f700 -9e00a301f500a600e600f100b101df00b100f800b102a3008a00b1028a00aa00f100eb00 -b100f8008801f800aa00df00a8008a00b100df00b101f800a300ae006c00ee00f700eb00 -f500071d8800f700e6006c00c7009400df00b100a100f300b101a300a800a301e600a300 -aa01a300a800e600a30aa500a100a601f700a600ad00a500a30aac00ad01f700a100ad00 -ac00a30a0700a801a300aa00a800b100aa009500a308a600ac00a500a600ad00a600a500 -ac00a3029e00f700a301a000a3009400c700e800c600c400c701c600e800c700c400c200 -d3008b02c401c201e801c701c601c700e800c400c300c200c4008b0097008b00c400c200 -c300c400da00dd009d02dd00da00c6009500a306a60078007f017e007a027f017900a600 -a3069200c700e800c700c600c701c600e800c300c4028b02c400d300c400c500da00c000 -9000c001d900da00c500c4028b029600c200c400c200c900e800c702c600c700e800c400 -c200c4018b02c402c500d900c003c100d900c60090009500a3009e00a3019e00a302a500 -ad01a500f700a601ad00a3089200c600d900c001c600c101da00c6009500a306a900a300 -e600aa00a800a300a800aa02a30aac00a500a600a700ad00a100ac00a302f701a300f701 -a301f500a600e600f100b101f8018800b102a8006d00f800b1018a00aa00f100eb00b100 -f800b100df00b100df00b101a8008a00b102f800a300ae006c00ee00f700eb00f500df00 -b108a300f800f700b102aa00b10cf800f700e6006c00e8009500b101a100f300b101a300 -a900a300f700f000aa01a300aa01e600a309f700ad01a101a601a100ac00a309a600ac00 -a100ad00a600ad00a500ac00a600a309df00a800aa00a800aa01b100aa00a30aac00a500 -a600ad00a100ad00ac00f700a3019e00f700a300f7009e00a3009500c700e800c704e800 -c401c300c2008b0197008b00c400c300c400c700e800c704e800c400c300c40197008b01 -c400d300c401da00dd0084009d008400dd00da00c6009200a306f70079007f017e007f00 -7a007f027900f700a3069200c400e800c600c700c900c600c700e800c401c2018b02c401 -c200c500da019000c100c0009300da00c800c400c200d3008b03c700c401c700e800c701 -c600c701e800c401c300c4008b02c400c200d300c400d900c004d900c60090009500f700 -9e00a3019e00a301f700ad01a100a500a601a100ac00a3089200c600da00c100c000c600 -c001da00c7009500a3080700aa01a800aa02a900a30aac00a500a600ad00a101ac00f700 -a3019e00f700a3019e00a301f500a600e600f100b101f800b104df00b100f800b1018a00 -aa00f100eb00b100f800b101df00b103a8008a00b101f800a300ae006c00ee00f700eb00 -f500b109f800b100a8008800f8008a00f8008a008801b106df00b101f800f700e6006c00 -e8009500b1000700a100f500e401a300a900a3010700aa00a301aa00a8000700a30aad01 -a100a601a200a600ad00a3089500a600e100a601ad00a100a600ac00a600a301a900a303 -f700a3010700a300a800aa00a800a3000700aa00a301a900f700a302f700a300a900a300 -ac00a500a600f700a601ac00a3029e00f700aa00f701a3009500c600e800c700c601c701 -e800c301c4018b0097008b009600d100c401d400e800c600c400c900c700c600e800c300 -c400c200c4008b02c700c401c500da0191009401da01c5009200a30778007f017a007f01 -7e007f017900a3079200c700e800c701c600c701e800c401c300c4008b009701c401c300 -c500da00c100da00c000c600da01e800c301c40097018b009200e800c700e800c700e800 -c700c600c701c600e800c200c300c400c20097008b01c400c300c401d900c001c800c001 -da00c5009200a301f700a3019e00a302ad00a500a700a600ad00a500a600ad00a3089500 -c700d900c100c002c800d900c6009500a3039500a3030700a300aa01a301b100aa00a301 -a900a306f700ac00ad01a500a300ad00ac00a3029e00f700a300f7009e00a301f500a600 -e600f100b1018a00f700b104a8008800b100df008a00aa00f100eb00b100f800b1020700 -b100df00b1008800a800b101f800a300ae006c00ee00f700eb00f500b109f800aa01f802 -a300f802df00b108f800f700e6006c00c7009500df00b100a100f300e400b100a300aa00 -a301eb00a300aa02a800f000a30aa501ad00a600a100a500ad01f700a309ac00ad00a600 -a100a500a600ac00f700a3079500a300ba00aa00b100a300aa01b200aa00a309a600ac00 -a500a100ad01a500ac00a302f700a301a000f700a3009400c700e800c700c600c701c600 -e800c300c4028b029600d300c400c300d400e800c702c600c700e800c401c200c4008b02 -c700c200c300c500d9009304d900c60092009500a3067f027d007f007d017f017900a301 -f700a3049200c600e900c700c601c701e80498009c009800d400e800c700c400da00dd00 -dc00dd00e900dc00de00e800c300c400c700920199009800ea00e800ea00c900e800c600 -c702c600e800c300c400c300c2008b02c402c500da00c003bf00d900c8009200a3019e00 -a3019e00a302a501ad00a600a100a500a600ad00f700a305f700a3009200c600d900c100 -c002c100d900c6009500a308eb00a800b100a300aa01b100aa00a301f700a306f700ac00 -a500a100ad00a600a500ac00a302f701a300f7009e00a300f700f300a600e600f100b101 -df008a00f700b101df00a8008800b1028a00aa00f100eb00b100f800a802b1028a00a800 -b102f800a300ae006c00ee00f700e600f500b109f700f800f7008a00f8008800f800a300 -8a01b109f800f700e6006c00e8009400b000e400a100f300b101a300a800a301e600a300 -aa00a800a300a800e600a30aad00a600ad00a100a601ad00ac00a3009500a307f700ac00 -ad00a100a600ad00a600ac00a3099400b700a8019500a9009500b000a900a30194009500 -a3019500a303ac00a500a600ad00a100a500ac00a302f701a301f700a3009500c700e800 -c600c701c600c400ea00c700c400c200d1008b02c400c200c300c200c700e800c701c600 -c400c700e800c400c300c200c4008b02c400c200c300c600da00c100c001c800c100da00 -c6009200a30779007f077900a3079200c700e800c601c701c600e801c700e800c7009800 -9c008b00e802c800da00dc00de00c100e9009300de00e900c600c7019c0092009c00c700 -ea00c700ea00c700e800c702c600c700e800c401c200c4008b0097008b00c400c200c300 -c500d900c800c002c100d900c60092009500a3009e00a3019e00a3009500a300a500ad01 -a100f700a600ad00ac00a3089200c600d900c100c000c800c001da00c9009500a308eb00 -aa00a800a300aa03a30aac00a500a601a100a600ac00a300f700a300a000f700a3019e00 -a301f500a600e600f100b100df00b1018a00f700df00a8008800b100df00b1018a00aa00 -f100eb00b100a30088016d00a300b1008800a800df00b101b000f800a300ae006c00ee00 -9400eb00f100b100aa07b100aa048a00a800aa008a00aa01b100aa07f800f70007006c00 -dd009500b0000700a100f500b101a300aa00a301eb00a800aa00a800aa00a800eb00a303 -9501a3009500a301f700ad01a500a100a600ad00a100ac00a30aac00a101ad00a500a100 -ac00a309c600e900dd01e800dd01e8019200a3039500a303a600ac00a500a600a500a100 -ad00ac00f700a3019e00f700a300f7009e00a3009500c700e801c702c900e900c400c300 -c4018b03c200c500c400c700e800c700c600c700c900c700e800c300c200c40096008b00 -97008b00c400c201c400bf00c100c003da00c9009200a30779007f017d009d017d007f00 -e10079009400a304b10094009a00c700e800c600c701c600c700e801c701e8008b009200 -8b00c700e800c900c800dc00da00d900da00dd00d900da00c800c400e800c70097008b00 -92009800c700e800c701e800c700e800c600c701e800c400c500c4018b0097008b00c400 -c300c200c400da00c100c002da00d900c6009200a3019e00a3019e00a302ad01a500a100 -a600a500a100a500a3029503a3019500c700d900c001c100c001d900c6009500a3080700 -a300aa00a800aa00a800b100aa00a30aac00a500ad00a101ad00ac00a3029e00f700a300 -f7009e00a301f500a600e600f100b103df008a02b1048a00aa00f100eb00b1038a00f800 -8800a800b104f800a300ae006c00ee00f700eb00aa00881ef700e6006c00dd009500df00 -b100a100f300b101a300aa00a301eb00aa03a800eb00a30295008e0092008e009200a302 -ad00a500a100a600a700a200a600ad00a301950092008e019200a303ac00ad00a601a500 -a600ac00a3089500c600e800c0009100dd019000dd00c700c6009500a3008e0092018e00 -a3009500a300f700ac00a500a602ad00ac00a3029e00f700a300f701a3009400c600e800 -c704e800c200c300c4018b029600d300c401d400e800c600c400c700c600c700e800c401 -c200c4008b02c700c400c200c300bf01c600c002da00e800b700aa00ba00b102df00f100 -b10079007f00db007d009d00a000a200e100e3007900a3009500b600ba00df00eb00ec00 -eb00ec00c600e800c704e800c400c200c300c4008b0097008b00c400c200c401da00c002 -c600da00d900c000c300c401960097008b01d300c401c700e800c700c600c702e800c300 -c700c400c2008b02c402c500da00c004da00c5009200a3019e00a3019e00a302ad00a500 -a100a601a500a600ad00a3028e0192019400a3009200c600d900910190009100bf00d900 -c6009500a308ba00a800aa02a800ba00aa00a30aac00ad00a100a700a600ad00ac00a300 -a900a300f701a300a0009e00a301f500a600e600f100b105f700b1058a00aa00f100eb00 -b104a800aa00b104e400f800a300ae006c00ee00f700f0000700df00070bdf000706df00 -0708f700e6006c00e8009400b000b100a100f300b101a300a800a301eb00a300aa01a801 -f000a30295008e008b009201a302a500ad00a100ad00a100a600ad00ac00f700a3018e00 -8b02a302f700ac00ad00a100a600ad01ac00a309c600e8019202dd00e800c700c600a301 -92008b0192009500a302e100a500f700ad01a100ac00a302f701a300f701a3009400c700 -e800c600c400c900c700c600e800c300c400c200d3008b02c401c200c300e801c700c900 -c601c700ea00c700c900d700c60092009701c700d400d300c500da00c000c800c000c800 -c100dc00ea009500eb00aa00eb00ec00aa00f500eb000800dc00e1007f00e2009d00a200 -7d00e301ac00b100a300eb00df000700a800f100eb01c600e800c700c601c700c600e800 -c400c300c4018b02c400d300c400c500da019000c001d900da00c500c300c4028b019600 -c401c200c900e800c702c600c700e800c401c200c4008b02c401c200c500d900c003c100 -d900c6009200a3019e00a3019e00a302a500ad02f700a600ad00ac00a3028e0090008b01 -a3019200c600d900dd0094009101c100da00c6009500a308eb00a800aa00a300aa00a800 -aa01a30aac00a500f700ad00a600ad00ac00a302f701a300f701a301f300a600e600aa00 -8a0cf800aa00eb00f7008a0cf800a300ae006c00ee00f700e600f500f107f501f113b100 -f700e6006c00c7009500b000b100a100f300b101a300aa00a301ef00a800ab00a400aa00 -ab00e600a3038e0092008e01a301f700a500ad00a501ad01a501a3028e0192008e00a303 -ac00a501ad00a501e100a600a308c600e900dd009e009d018a00e8019200a30192008e00 -8b008e00a302a600e100a500ad00a502ac00f700a3019e00a000a300a0009e00a301c700 -e800dd00e801c601e900c601c7018b0092019700c702e803dd00c600e800ea00e8029800 -9a00b5009200ea01e800c600d900de00ea00e900e800dd00dc00ee00b600aa00f000e400 -f100f000eb00f500b000e700e3007f01ac00e1007f01db00ac00e600a800aa01a400b200 -b100b000b700c700e801c600e800c700c600e800c700c401c70090008e009200c700c401 -c800d900da009100c100c0009300da00c800c401c7008b009201c401c702e900c600e800 -c600e800c700e800c700c400c700c4008b0092008b00c401c700c600d900c002dd00da00 -d900c6009500a3019e00a4019e00a302a500ad00a501a100a501ac00a600a30195009201 -8e00a300a8009500c600d90094009d018900dd00de00e8009500a304ba00aa00a300e400 -0700aa00ab00a700ab00a700b101a309a600ac00a500ad00a500a100a500ac00f700a301 -9e00f700a3019e00a301f300a6000700aa01a805aa00a805b101a800aa00a803aa00a806 -aa00a300ae006c00ee00f700eb00f500b1070700aa01b100a300b108df00b1068800f700 -e6006c00dd009500b100e400a100f300b101a3018a00f700e4009e00f702a100e400f700 -8a01f7008e038a019e00a5009f01a1009f01a100ac0089009e00f7008e038a01f700a100 -ac009f04ac009e01f7018a01f7009e018a009000dd0091009d028a0095009101f7008a00 -8d008e018d008a00f7009e00a100ac00a5009f01a1009f00ac00a100f7009e01f7019e01 -f7008a009000dd0091009003dd00c00190018b008e018b00c6009001c600dd009001dd00 -9101e900e800dd00e8018e0095008e00e8019000e800d900dc00dd00dc009301db00de00 -9100f100f700e5008a000700e600b200eb00db00ac007d007c007d017c007f017800f701 -9e01f7009e008a0191009000b600900191009000c000dd009000c400c00090008e029000 -c0019000d9019301900093007d009000c00190008b008e008d009000c400c0009000c000 -dd0090009100c0009001dd00c00090018b008e02c6009001c000d9009300910090009100 -9300d900c0008d00f7019e01f7009e018a009e00ac009f01a1009f01a100e200ae00ab00 -e400a9009500b7009200b200e500940090007900ae00a000b300a200ed00dc00dd008a00 -f700ab009e00aa00b100f000b200ab00e500b2009e00f7009e01f700a701f7018a01f701 -8a00f7029e00ac009f04ac00a100f7008a009e00f7019e01f7008a00f300a600e600f107 -f000f10af000f102f000f105e500a300ae008700f400f700e600f500b106df00b1008a00 -6d00b1006600a800f800a8008a00f700a300f800aa00b107df00f800f700e6006c009000 -9400b100e400a100f300b101a3009a0098009000ea009a0092009a019200ea0092019800 -92008c0097008c00970098009201dc009000dd009101dd009000da009200900098009700 -8c0097008c00920098009201dc009100dd019100dd00dc00900099029b00920099009a00 -8e009b00d700c700e8008a009e018e00e900e800c4009801960097018b0098019200dd00 -9300dd019100dd01dc0092009b008e009a00920199008e009b01c200e800d400c400d700 -d801e800d100cf00d101960097008b009600d600c200d600d800e800d700c200d800d700 -c700d800d600c200d600d1008c0097009600d200cf00d100d500da00c001da00c000da00 -bf00d300980092009b018e009b018e009a007b017f007e007f047b009a009b008e009b00 -92019b008e00e800d700e800d400d700c400d700d400c700d600cb00d100d3008c009700 -9601d601d700c10191009400dd00da00d900c500cf00d200d100960097008c009600d100 -cb00cf00c200d800d700c700d700d800c700e800d101cf00d10097018c00d200d300ca00 -d500da00c400c900c500c801c100d500e8008e009b009a0092009900a90092009b009200 -dd019100dd019100dd00e00092009c00e900970098009701ee009a00d400e800dc00e900 -f000a4008900ed00dc00e8009200b801b9009a00ec00b700ec00b800ec019500b900b800 -9500b700b9009500b7009a009500b8009500b7009b009200b80099009400ac00ad02a701 -e30095009b0195009a019500ec009a009500f500a600e600f100eb01e600eb01a800aa00 -eb00f700eb000700eb000701eb000700eb01f700f8000702a300eb058a00a300ae008700 -0800f700f000f500b1088a00f8016d00f800b100f8036d008a00b1088800f700e6006c00 -e8009100b000b100a100f300b1019400d400d200d600d800d300d600d700d300d800e800 -d601cd00d6009602cc00d200cf01c800c900d504c800d601d200ca0096008c009600d200 -cd00cf00d500c100d503c900c100d70098009b0199009b0199009b009200d300e8019500 -8e0095009200e800d801d600d200ca00960097009600d200d800d600d800c100c900d500 -d700c901c100d70098009b0099019b0092009b0099009200d600d800d300d600d300d700 -d500e800d600d000cd00d2009602ca00d200cf01d801d601d300d600d700d800cf00cd01 -ca0096008c009600d200cd00cf00ce00da00c002c500c000bf00d50097009c009b009200 -9b0099009b0195007b007f017a037f00db00d900950099009b0092009b0199009c00d400 -d100d800d700d300d601d700d800cf01cd00cc00960097009600cc00cd01d600c100c000 -89009d0084009300da00d500cf00cd019603cf00cd00cf00d600d800d600d500d300d601 -d800cf01cd00cc0096008c009600d200cd00cf00ce00c100d503c500da00d500d4009c00 -99019b0099009b0099009800d400c800c500d700c500d500d700c900c100d800d300d800 -d30097019600d400d800d600d800da00dd00a80095009100dd00da00d7009800b5009900 -b8009900b4019b00b5009b00b900b800b4009900b8009b00b700ee00b900b400ec01b902 -f400ee009900b600ac00f300f200f100e600f300e300b9009b009900ec00b800b900ec00 -ee00ec01f500a600e600f100b101df00b1018a006d00a8006600f700f800f7008a02f800 -a800b100f800f700a800f8016d00aa00b104f800a300ae008700ee00f700e600f500df00 -b107f701f8018a00f8008a01f7008a00f800a800b1088800f700e6006c00d4009500b101 -a100f300b1019400d800cb00cf00d800d300d600d100d600d800e800cf00d000cb00d200 -96008c009600ca00cb00cf00cb00c800c500d500c300c500c900c500c800cb00cd00cb00 -ca0096008c009600d200ca00cd00d600c100c500c301c900c700da00d8009800ec00b900 -9a00b400ec00b8009b009200d300ea00dd00e9009000b700e901d801d300d100ca009700 -98009700d400d801e800da00c500c300c900c501c100d5009800990092009b0192009901 -9200d600d400d701d300d601d400d200cd00cb00cd0096008c009601cd00cf01d600d800 -d301d700d100d800d400cd01ca00cc0096008c009600d200ca00cd00d100bf00c100c003 -bf00d500970099009b00920099009201990092007b00db007f007a007f037b00d9009200 -9c00990092009b0192009c00d400d100e800d302d600d700d800cb00cd01ca0096008c01 -cc00ca00cd00cf00da00dd0089009d019300da00d500cd00cb00d2009603d200cd00cb00 -d300d800d100d700d300d600d700d400cf00cd00cb00cc0096008c009600cc00cb00cf00 -c200c100c500c300c502c100d500d40092029900920099019200d400c800c502c300d500 -c200c100ce00cb00d200d1008c019600d100cd01d500d900bf00da00900091009000d900 -d3009800920199009201990092009b01b7009a00b4009200b8009900b700ec00b700b400 -ec00b800b4009b009200ec00b9009500ec00e100e200e600e500a600e700e200b900b400 -b800b400b5009a00ec00ee00ec00b900f500a600e600f100b101df00b1018a00f803aa00 -f804a300b100f7008a016d00f801b104df00f800a300ae008700ee00f700e600f500b11d -f800f700e6006c00d4009500df00b100a100f300b1019400d800cd00cb00d800d700d100 -d601d100d800cf01cd00ca00960097008c00ca00d200ca00cf00c800c400d500c301d500 -c300c800d600ca00cd00ca008c009601ca00cd00cf00d500c100c300d501c200d700da00 -c700ea00b901b4009200ee00ec009200b400d800e800ea00e900dd00e900ea02d300d600 -d800960098009c009700d700d801ea00bf00c500d500c200d500c900c100d50098009200 -9b009201990092009c009800ca00d801c200d300d601e800d100d000cf00ca0096018c00 -9600cd00ca00cf00d700d801c200d700d600d300d800cf00ca00d200ca008c0097009600 -d200cd00ca00ce00c100bf00c500c002bf00cb00c70092009b00990092009b0099009200 -9a007b017f007a007f017a007f007b00d9009a009c0092009b0092019b009200d400d600 -c700d701c200d600d700d400cf00cb00cd00d2008c0097009600ca00cd00cf00ce00c100 -c00089009d008400da00d900c200cf01ca0096008c019600cc00cd00cf00d100d800d600 -c200d601d100d800cf00cb00cd00cc00960097008c00d200cf00ca00ce00c100c200d500 -c300c500c900c100d500d400920099009b009200990192009800c400c800c900c200d503 -c800cb00cd00cb00ca0096008c009600d200ca00d000ce00d900c004d900d70097009b01 -920099009b008e0099009201ec009200b4009b0095009a00b90095009b00990092009a00 -92019b0095009b019500ac00ad00a602ad0191009b00b40092009b0192009b019200f500 -a600e600f100b104f700a8008a01f700f800a3008a00a800f700f800aa00b1008a00f800 -a300f8008a008800a800b104f800a300ae006c00e900f700e600070088008a0188048a01 -88018a0188008a0188008a0188008a0088058a01f800f700e6006c00d4009100df00b100 -a100f300b1019400d400cb00cf00e800d100d800d301d700e800d600cf00cb00d2009600 -8c009600ca00cb00cf00cb00c800c500d500c500d501c500c800cb00cd01ca0097008c00 -9600d200cb00cf00d500c100c900c500c300c900c800dd00d7009200b4009b0092009b00 -b4009a009900b400d700e800c900e800dd00e800c700e801d800d300d400960097019600 -d300d801c900da00c800c200c502c100d50098009b0092009b0192009b0099009200d600 -d700d300d500d300d700d600e800d600cf00cb00d20096008c009601d200cd00cf00d801 -d100d701cb00d701cd01cb00cc0096008c009600d200cb00d000ce00bf00c004da00d600 -97009c009b0092009b00920099009b0095007b00db007f007a037f00db00d90092009900 -9b0092009c0192009800d400d100e800d301d601d801cb00cf01ca0096008c009600cc00 -cb00cf00ce00c100da00910093009400d900da00d500cd00cb00cd009603cf00cd00cb00 -d600d800d100d700d100d600d700d400cf00cd00cb00cc0096008c009600cc01cd00cb00 -da00c500c300c900c501da00d500d400980092019b0092009b0099009200d300c800c300 -c900c500c300d500c300c100d600cb00cd00ca008c009601d100cf00d000ce00da00c100 -c002c100da00d10098009201980092009c009b0092009b01b7009a00b8009200b8009900 -9a00b80092009b0192009c0192009b0092019a00ac00a500a100a600ad00a500ad009a00 -9c0092009b0092019b00920099009b00f500a600e600a8008a1d8800a300ae008700ee00 -f700e600b100aa06b100aa04b100aa06b100aa04b100aa01b100a300e6006c00d4009500 -b101a100f300b1019400d400cd00cf00e800d100d600d300d600d300e800cf01cd00d200 -9602ca00cd01cb00c800c300d500c500d501c500c100ce00cd01ca008c019600d200cd00 -cf00ce00c100c500c900d500c501c100d500c600920099029b009202d300e800c700c600 -c700e800c600e800d300cf00cd0196008c019600cc00d200cf00d500c100c900c300c502 -c100d5009800990092009901920099009b009200d600d701d301d700d600e800d100cf00 -cb00d20096008c019600d200cd00cf00d801d500d300d700cf00d700d800cf00cd01ca00 -96008c009600d200cd01d500d900da0090009100c000bf00d900d500970092009b009200 -9900920099019500d900db007f007a027e007f00db00d90095009b0099009204d400d100 -e800d301d100d600d700d800cd02cc00960097009600cc00cd00cf00ce00c100bf00c000 -da009000bf00da00c900cf00cd00d2009603cd02d100d800d100d700d300d600d701cf00 -cd01cc0096008c009600d200cd01ce00da00c500c300c502da00d500d400920199009201 -9b009201d300c800c502c300d500c500c100ce00cd01ca0096008c009600cd02ce00da00 -c001c500c001da00d5009800990092009701980192009901b9009a00b4009900b7009a00 -b80192009c0099009800970098009700990092019500ac00a500a601a100a500ad009900 -9b009200990392009901f500a6000700aa02a800aa1ba300ae008700ee00f700e600f11e -eb00a300e6006c00d4009500b101a100f300b1019400d800cd00cb00d800d700d100d601 -d300d800cf00d000cd00ca00960097008c00ca00d600ca00cf00c800c500d500c300c500 -d700c300c800cf00ca00d200ca008c009601cb00cd00d000ce00c100c500d700d500c300 -d500c100d100970092019b009200990192009800d300d400c704e800d700cb00cf00d200 -9603d200cd00cb00d500bf00c900d500c200c901c100d500980092009b00920199009200 -9801d100d800d700d301d601e800d100cd00cf00ca0096018c009600cd00cb00cf00d600 -d800d700d100d700d600d300e800cf00ca00d200ca008c0097009600d200cf00ca00ce00 -da019102da00bf00d100980092009b0192009b00990092009a007b017f007a007f007a01 -7f007b00d9009a009b009200990092019b009200d400d200d400d701d300d600d700d400 -cf00cb00cd00d2008c009601ca00cd00cf00ce00c100c003c100da00c300cf01ca009600 -8c019600cc00cd00cf00d100d801d100d601d300d800cd00cb00d200cc00960097008c00 -d200cf00ca00ce00c100c300d500c300c500c900c100d500d40092009b01920099019200 -9c00c700c800c900c200d503c100cb00cd00cc00ca0096008c009600d200ca00cf00d500 -da00c001c800c001da00d70097009c0098008c00960197009c009201ec009200b8009b00 -9500b800b90099009b00920197008c01970092009c0099009500ac00a500ad00a100a600 -ad0192009b019200990192009b0099009200f500a600e600f11e0700a300ae006c00e900 -f700e600f500070ceb000704eb0007098a00f700e6006c00d4009100df00b100a100f300 -b1019400d800ca00d600d800c200d600d100d300d801d600cf00ca00d60096008c009600 -ca00cb00cd00cb00c801d501c502c800cb00cd00cb00ca0096008c009600d200ca00d000 -ce00c100c800c900c500c800c400c100d500970099009b0092009c009b0092009b009200 -d100d800c704e800d300cf00cd00ca018c019600ca00cd00cf00c200c100c900c200c500 -c300c500c100d60098009b0092009b0192009b009201d600d400d701d300d601d400d600 -d000ca00d20096008c009601cd01cf00d801d100d600d800d100d700d400cd01ca00cc00 -96008c009600d200ca00cf00cb00bf00da0084009d0089009100da00d600970099009b00 -92009b0092019b0090007b00db007f007e007f04d90091009b00990092009b0099009200 -9800d400d100e800d301d700d600d700d800cb00cf01ca0096008c01cc00ca00cd00cf00 -c100c900c500c200d500c500be00d500cd00cb00d2009603d200cf00cb00d600d800d100 -d700d100d600d700c700cf00cd00ca00cc0096008c009600cc00cb00cf00c200c100c900 -c200d700c500c400c100d600d4009c009201990092009b019200d400c800c400c503c200 -c100ce00ca00cf00ca008c009601ca00cd00cf00d500d900c101c001c100da00c2009800 -920196008c019700920099009b009a01b4009200b8009900b80192009b00980097008c00 -96008c009c009201b600ac00ad00f700a601a100ad009a009b0092009b0092019c009200 -9b009900f500a600e600f100eb000700e600eb05df008a01a3000700b1000703b1000700 -eb0707008a00a300b1008700ee00f700e600f500b100df00b106f801aa00b100aa00f700 -b100aa00b1008a00b10a8800f700e6006c00d8009500df00b100a100f300e400b1009400 -d400cf01e800d600d500d700d600d300e800d100cf01cd009602cc00cd01cf00c800c300 -d500c500d501c500c800cf00cd01ca008c019600d200cd00cf00d500da009001c0009001 -bf00d500980099019b00920099009b009201d300d400c700c600c703d800cd029603d200 -cd01d500c100c500d500c300c901c100d500980099009b00920099009b0092009b009800 -d200d800d700d100d800d700d600e800d100cd00cf00cd009602ca00d200cd00cf00d801 -d600d300d700d600d300d800cf00cd00cf00ca00960097009600d200cd01d500da00dd00 -9d02dd00da00d500980092009b0192009b0192009a007b007f017d007c017d007f00db00 -d9009a00990092009b009c0099009b009200d400d600d400d700d600d300d600d700d800 -cf00cd01d200960097009600cc00cd01ce00c100c500ce00d500c300c900c800c300cf00 -cd0196018c009600d200cd00d000d300d800d600d500d300d600d100d800cf00cd01cc00 -96008c009600d200cd01d600c100c300d500c500d500c900da00d700d40092009b009900 -92009b00990092009800d300c800c502d501c900c100ce00cd01ca0096008c009600cd01 -cf00d500bf00c100c000c400c500c100bf00d50097009c0098008c00960097019c009901 -ec009a00b4009b009a01b4009a0099009b00920097008c019700920098009b009500ac00 -a100a600ad00a100ad01990292009b01920099009b009900f500a600e600f100b1088800 -a8018800f700f8008a00f8008a00f801b109f800a300b0009200ee00f700e600f500b108 -f800b100f803f700f80088006d00f801b108f800f700e6006c00d4009500b100df00a100 -f300b1019400d700cf00d100e800d700c900d400d800c700ea00d300ce00d300d1009600 -97008b009600d101d500c100c500c900c800c500c900c000c100d500d100d300d1008b00 -97009600d100d301d700da02dd00da00c000da00d1009800990092009900920099009201 -9800d300d400c600c701e800c600e800d700cb00cd019603d200cd01d500bf00c500d500 -c300c900c500c100d5009800920099009201990092009b009200cb00d800d700d300d700 -d601e800d100cd00cf00d10096008c01ca00cf00cb00cf00d700d800d700d300d800d600 -d300d800d600cb00cd00ca008c019600cd00cf00cb00d500da019d029400bf00d1009700 -92009b00990092009b0192009a00d9007f067b00d9009a009b0092009900920199009200 -d400d600d400d700d600d300d600d700d400d600d100cd0196008c009600ca00d200cd00 -ce00c100c500c300c500c300c800c100c300cf01cc0096018c00ca00d100cd01d100e800 -d600d100d300d600d300d800cd00cb00cd00cc0096008c01d200cd00cb00d600c100c300 -d500c301c500c100d700d400920099009b00920099019201c400c503d501c900c100cb00 -cd00cc00ca0096008c009600cd00cb00cd00ce00da00c001c800c001da00d500c4009801 -8c009600970198019200ea009200b400980092009a00e9009200980197018c0196009700 -98019200ac00ad00a600a102db0092009c0099009200990192019c009200f500a600f001 -b108f800aa018800f800a300f80088008a006d01b109f800a300eb009200ee00f700f000 -f500b107df00f800aa00f8006d01f8028a00f8006d01b106df00b1008800f700e6006c00 -e8009100df00b000a100f300b1019400d800ca00d600e800c600dd00c000c601dd009000 -c600c00090008b008e018b00c002da019001c0019000d900c00290008e018b00c600c002 -d90091008902c000da00d700c60092009b00920099009b00920099009200d300d800c600 -c900c700c600c700e800d300cf00cd00ca018c019600ca00cf01d600c100c900d700d501 -c900c100d50098009b0092009b0192009b0099009200d600d800d700d800d601d700d800 -cf00d000ca00d20096008c0097009600cf00cd00d000d700d800d100cf00d600cb00d700 -d400cd00cf00ca00cc0096008c009600cd00ca00d600ce00bf0091008901a1009100d900 -d700970099009b0092009b0092019b0091007b00db007f007d0077017d007f00db00d900 -9200990192009b009c0092009b00d400d600d800d500d700d601d700d800cf00cd00cf00 -ca0096008c009600cc00cb00cd00ce00c100d501c200d500c500bf00d700cb01d2009603 -d200cf00cb00d600d800d600d800d701d801cf01ca00cc0096008c009600cc00cb00cd00 -cf00c100c900d501c901c100d600d4009b00920099009b0092009c009b009200d300c500 -c800d700d500d700c900d500c500d600ca00cd00ca008c009601ca00cd00cf00ce00d900 -c000c800c001c800d900d600d100d30196008c009600d100d302e800d403d700e800d400 -d30296018c009600d302d400d900da00dd03da00d4009c0092009c0092019b0092009900 -9a00f500a300eb00f100b103b000b103aa00f801f700a300f800f7008a02f800b104b003 -b100f800a300eb009200ee00f700f000f500b100df00b106f801a8008a00f8008a00a800 -f800a300f8008a008800b108f800f700e6006c00e8009500df00b100a100f300e400b100 -9400d700cf00cb00ea00c6009000c701c600ea00c700c400c200c7008b02c402c500da00 -c004c100da00c401c700c4008b02c401c300c600d900dd009d017700c000bf00d1009800 -92019b0092009b00990092009800d300d400c701c600c701e800d700cb00cf00d200ca00 -9602cd01cb00d500d900da00c003da00d500980092009b0092019b0092009b009800d100 -e800c600c700c601c700e800cb00cf01ca0096018c00ca00cf00ca00cf00d700d800d600 -d100d800d600d300d800cf00cb00cf00ca008c019600d200cd00cb00d600bf0190009100 -9000bf00d900d300980092009b0192009b0192009a007b017f007d009d017d007f00db00 -d9009a009c0092009900920199009200d400d300e800c600c701c601d700cf00cb00cd00 -d2008c0097009600ca00cd01ce00c100c500c300c500c300c500c100c300cf01ca009601 -8c009600d100cd00d000d300e800c701c600c701d800cd00cb00cd00cc00960097008c00 -cd01ca00ce00da00c004d900d500d40092009b01920099019201c200c800c005c100cb00 -cd01ca0096008c009600d200cb00cf00d500da00c003c100da00ce00cb00cf00d2008c00 -97009600cc00cf00cb01d800d100d800d301d600d800d300cf00cd00d10096008c019600 -d100cd00cf00c200d901c000bf009000bf00da00d70098009b0092009b0192009b019500 -f500a600e600a80088028a0388028a0388048a0088018a068801a300eb009200e9009400 -eb00f100aa1df800f700e6006c00dd009500b100df00a100f300e400b1009400d700cd00 -cf00e800c700dd01c600e800e900c600c400c7018b009201c400c701c400da00c100c004 -da00c600c500c60192008b01c701c400c600d90094009d017700dd00bf00d50098009901 -92019900920099009800d300d400c700c600c701e801d500cd0296008c009601d200cd01 -d500d900da00c000da00dd00da01d500980099059b009200cf00e800dd00e800dd02ea00 -d100cf00cd0196008c019600cd01cf00d700d800d500d300d700d600d700d800cf00cd01 -cc0096008c009600d200cd01ce00c100c501c800c500c800c100d100970092009b009200 -99009200990192007b00db007f007d009d017d007f00db00d90095009900920199019201 -d400d100e800dd00c600dd02ea00d501d30196009701d100d300d100d500c100c800d700 -c500c900c800c100c500d500d301960097019600d300d101d400e900c600dd02c700d400 -cf00cd01cc0096008c009600d200cd01d500d900c001da00dd00da00d900d500d4009201 -9900920099009b0099009200d300c800c100da01c000da01c100ce00cd01ca0096008c00 -9600cd01cf00d500da00c001c500c100c000da00ce00cd00d200cd0096008c009600cc00 -d100cd00cf00d800d500d600d100d300d600d800d300cf00cd0196018c009600d200cd00 -cf00d500d900da00dd01da00c000da00d7009800920099049b009200f500f700ae00a307 -f701a600a315eb009200ee00f700eb00aa008a0188088a0088008a0188008a0088038a01 -88058a008800f700e6006c00dd009500e400b100a100f300e400b1009400d700cb00d600 -e800c7009103e900c0038b008e018b00c002d900930090019101bf00da009000c000c600 -8b008e018b009000c002790093008902c000da00d500920099009b0092009b0192009b00 -9200d100d800c600c700e800c700c600e800d300cf00cd00cc0096008c009601d100cd00 -cf00c200d900930089009302da00d50098009b0092009b0192009b0099009200d600e800 -91008a00f7008a008d00e900d100d000cb00d20096008c019600cd01cf00d700d800d300 -d500d300d100d700d400cd00cf00ca00cc0096008c009600cd00cb00cf00ce00c100c900 -c300d501c500c100d60097009b0192009b00920099009b0095007b00db007d047f01d900 -910099009b0092009b019201d400d100e800c0008a029100dd008f00c4018b018e008700 -90008f00c400c000d9009003d9007900c0008f01c6008b008e018b00c0008f01c000dd00 -9400f7019300e800d400cf01ca00cc0096008c009600cc00cb00cf00d100da0093028900 -9300d900d700d4009c0092019b0092009c009b009200d300c10093008800930089019000 -c100cf00cb00cd00ca008c0097009600d100cf00cd00ce00da00c004da00cb00cf00cd00 -cc0096008c009600cc00d100cd00cf00d400d700d800d300d800d500d700d800cb00cf01 -9603d200cd01d500d900dd00f80089008d00c000c100d60098009200990092019c009200 -9b009900f100ae01b200ab00b100ae00ab00ae00a800ae03aa00ae09b000ae00b000ae01 -df00a600df00e400070108009200ee00f700f000071ff700e5006c00dd00f700e400b100 -a100f300e4019400d700cf00cb00e800c700c600c700e802d601cf00d100960097008c00 -d100d200ca00d600c800c000c900c500c400c900c500c800d600ca00d200d1008c009700 -9600d100d200d600d500d900da019101c000d900c200980092019b0092009b0192009800 -d300c700c000dd009000c001dd00d700d100cd00d200ca0096008c009600cd01cb00d500 -da0093009d018900da01d500980092009b0092019b0092009b009200c200e800e9009d02 -9500e800cb00d000cf00ca0096018c00ca00d600ca00cf00d801d600c200d800d600c200 -d800d600ca00cf00ca008c019600d200cd00cb00ce00c100be00d500c500c400c500bf00 -d100980092009b0192009b0192009a007b007f06db00d9009a009b0092009b0092019b00 -9200d400d300e800dd009d02e801c400c300c4018b0097008b00c401c700c600da00c100 -c002da00d900c600c40297008b02c700c401c700e800f7009d019e00e801cd00cb00cd00 -cc00960097008c00d200cf00ca00d600da00dd009d029400da00d700d400920199009200 -990092019c00c400c800da008a009d018900c000c100cb00cf00cb00ca0096008c009600 -d200ca00cf00ce00d900da00c0009001c000d900ce00ca00cf00d2008c0097009600cc00 -cd01cb00d800c400c701c400c700e800d300cf00cd00ca0096008c019600ca00cd00cf00 -cb00da0093009d018900dd00c100d60098009900920099009b0092009b00990092008700 -6c0169026c1790008d00950192019000c400e9009400f000f500f10bf500f110b100f700 -e6006c00dd00f700df00b100a100f200b1019400d700cb00d600e800c400c900c700c600 -c700e800d500cf00cb00d20096008c009600ca00cd01ce00c800d500d700c900d501c900 -c100ce00cf00cd00ca0096008c009600d200cd00cf00d500da00dd00c003da00d5009700 -9c00990092009b01920099009800d300e800dd0091019500dd01d500cf00cd01ca009600 -8c009600d100cd00cf00d500da0094009d018900c000c100d50098009b0092009b019200 -99019200d600d800e8009d029100e800cf01cb00cf0096008c009600ca00d201cf00d700 -d400d100d600d700ce00d700d800cd00cf00cb00cc0096008c009600d200cd00cf00ce00 -c100c500c300c900d500c500c100d50097009b0192009b00920099009b0092007b00db00 -7b007f0179007f00db01d90095009b0192009b0199009c00d400d100e80095009d02dd00 -e800c4038b008e008b00c402c600d900da00c002da00d900c601c400c7008b03c700c401 -c700e9008d009d018900c600d400cf01cb00cc0096008c009600cc00cd01ce00da00c000 -9d0184009100d900d500d4009800990292009b019200d400c800c00089009d01f800dd00 -c100cf00cd01ca0096008c009600cb00cf01d500d900da0093009101da00d900ce00cf00 -cd00cc0096008c009600cc00cd00d200cf00e800dd009101dd019500d800cd01cf009601 -97009600d200cd01ce00d90093009d018900dd00da00d700980099009b0099019b009200 -9801d300e8009a009d029400ea00d400d700d4019702c700d400d300d700e801d800d400 -e800d800e801d700d300d800d3009702d400d300d400d700ee009400e600f500b107aa01 -b100a800b100df00b101a800aa01a800b109f800f700e6006c009500f7000700b100a100 -f300e400b1009400d800cb00cf00e800c701c600c701e800cf00d000cb00d20096008c00 -9600ca00cd01cb00c501c900c500c300d500c500c800cb00cd00cc00ca0096008c009600 -cd00cb00cf00ce00c100c500c301c501c100d60097009901920099009b00920099009200 -d300e80195009d009e009400e800d100cd01cc0096008c009601d100cf01c300d900da00 -8a019300c000da00d50098009900920099009b009200990098009200d600d700c7008e00 -f7008e00c600ea00d100cf00cb00cd0096008c009601cd01cf00d700d800d301d800d100 -d700d400cf00cd00cb00cc0096008c009600cd00cb00cd00ce00c100c500c300c500c300 -c500c100d500970099009b0092009900920099019200da00dc00d901db00d901dc00da00 -d900920099019200990092019800d400d100e800dd00910094019100e900c000c6028b00 -8e018b00c601c000d900da00900091009000da00d900c000c6028b008e018b00c602c000 -de009400a8009401e800d400cf00cd00cb00cc0096008c009600cc00cd01cb00da00c100 -8d008a01da00d900d700d4009201990192009b0099009200d300c800c10091008a019100 -c000c100ce00cb00cd00ca0096008c009600cb00cd01ce00da00910089009d008900da01 -d100cf00cd00cc0096008c009600cc00cb00cd00d600e8009100f7009e01f7009500d700 -cb00cd00d2009603d200cd00cb00d500d9009304da00d500980092019900920099009200 -9b009800d100ee00f400f500f101f5010800ee01e900ee01ec00ee01e900ee01f400ee03 -0800ee01e900ee01ec00ee03e900ea008a00f700f000f500b100df00b1058a00f800b100 -6600a800f800aa008800f80088006d00f800aa00f700b107f800f700e6006c00dd00a600 -b101a100f300e400b1009400d800d200cb00e800c600c000c600c700dd00e800cf00d000 -cd00ca0096008c01ca00cf00ca00cf00c800c500d500c301d500c200c800d600ca00d200 -ca008c009601ca00cf00cd00ce00c100c300d501c400d700c100d100980092019b009200 -9b0192009800d300d400c7009d028d00e800d800cb00cd00cf00960197009600d200cd00 -cb00d500d900c004c100d500980092009b0092019b0092009b009800d100e800c604e800 -d100d000cf00ca0096018c00ca00cf00ca00cf00d801d700cb00d601d300d800cf00ca00 -d200ca008c0097009600d200cd00ca00cf00c100c500d500c500c200c900c100d1009800 -920099009b0092009b0192009b009900b600b70095009a019500b700b80092009b019200 -9b0092019c009200d400d300e800c701c602e800d500cb00cd00d2008c009701ca00d602 -c100c500c300c900c200c900da00c400cf00d600ca00960097008c009600d101cf00d100 -e800c600c000c602d800cf00cb00cd00cc00960097008c00cc00cf00ca00d600da00c003 -bf00da00d500d400920099009b0092009b00990092009800c400c800bf00c0029000c000 -c100cb00cd00cc00ca0096008c009600d200ca00cf00d600d900c0009d017700c000da00 -d500ca00cf00d2009602cc00d200cd00cb00d800c7009d028d00e800d300cf00cd00ca00 -96008c009601ca00cd00cf00c200d900c004c100d50098009b0092009b0192009b009900 -9200d700ee00ae00af01ae00af01ae018a0088028a008815a600f800f700e600f500b107 -8a00f8016d00f800b100f8016d00f8028a00f700b107f800f700e6006c00c7009400df00 -b100a100f300b000b1009400d400ca00d600ea0090009500dd0095009100ea00d600cf00 -ca00cf0096008c009600ca00cb00cf00cb00c800c900c502c300c500c800cb00cd00cc00 -ca0096008c009600d200cb00cf00d500da00c501c200c501c100d500970099009b009200 -9b009c0092009b009200d300d800e8008a009d018e00e900d300cf00cd00ca018c009601 -ca00cf01c200d900da009100da019100da00d60098009b0092009b0192009b0099009200 -d600e800dd009100dd019000e900d600d000ca00cd0096008c009601cf00cd00d000d801 -d100d700d800d100d701cd01ca00cc0096008c009600d200ca00cf00ce00bf00c500c300 -c500c300c500c100d50097009b0192009b0092019b0092009b00ec009500b4019200b802 -9b00920099009b0092009b0192009b00d400d300e800c601e800d400c700e800cb00cf00 -cd00ca0096008c01cc00ca00cd00cf00c100c900d500c200d500c500be00d500cb01cd00 -9603cf00cd00cb00d600e800c000e800c602c700cf00d200ca00cc0096008c009600cc01 -cd00cb00da009100d900da009100d900da00d500d4009b0092019b0092009b019200d400 -c1009100da00bf009101c000c100cf00ca00cd00ca008c0097009600ca00cd00cf00d500 -d900da009d02dd00d900cb00cf00cd00d10096008c009600cc00ca00cd00cf00c700e800 -9e009d018e00e800d700cb00d201ca009602d200cd00cb00d500d900c004da00d6009800 -92009b0092019b0092009b009800d100ee00ae00af01e400af036d0166016d0d67006d07 -a100f800f700e600f500b100df00b1058a00f700f8018a00f800f700f8006d00f801a800 -6d00df00b106df00f800f700e6006c00e8009500b100b000a100f500b100e400a300d400 -cd00d600e800c7008d008a008d00dd00ea00d500cf00cd00d20096018c00ca00cd01cf00 -c800c500d500c500c300d500c500c800ce00cd01ca009602d200cd00cf00d500c100c500 -c300d500c500c900c100d50098009900920099019b0099019200d300e800dd0094008900 -f7009400dd00d700cd029603d200cd01d500d900c000c800c002da00d600980092009903 -920099009800d100d800c600c701c601e800ce00d000cd00d2009602ca00d200cd00cf00 -d801d600d301d600d300d800cf00cd01ca0096008c009600d200cd01ce00c100c500d500 -c500d500c900c100d100970092009b0099009200990192009901b900b7009a019b009a00 -b80199069201d400d600d700d502d600d700d800cf00cd01cc00960097009600cc00cd01 -ce00c100c500d500c301c900c100d500cf00cd00d20096018c009600cd01d000d600d800 -d600d500d601d500d800cf00cd01cc009602d200cd01d500da00c101c001c100d900d500 -d40092019b0092019b0092009800d300c800c100c004c100ce00cf00d200ca0096008c00 -9600cd02d500d90091008902da00d900ce00cd01d20096008c009600cc00cd00d200cf00 -d800c7009500f8008a009500e800d500cf00d201ca0096008c009600d200cd00d000ce00 -c100c500c300c500d500c900c100d60098009903920099009b009200d700ee00e400af00 -e401e500e400ae00af00f8006d00510066015b0066005b00520066025b0066025b006600 -510066006d06f700f800f700f000f500b10caa00b100aa00b102f701b108f800f700e600 -6c00d4009500b001a100f300b1019400d800d600d100e8019d029a00e800cf00d000cd00 -d10096018c00ca00cf00ca00cf00c800c500d500c300c500d500c300c800cf00ca00cd00 -ca008c009601d100cf00cd00d500da00c500c901c500d500da00d100980092019b009200 -9b00990092009800d300d400c000c601dd00c600e800d700cb00cd01960197009600d200 -cd01d500d900c100c002c101d500980092009b00920099009b0092009b009800d100d700 -c900c700c600c701e800d100cd01d100960097008c00ca00cd00cb00cf00d700d800d700 -d100d601d300e800d600cb00cd00cc008c019600d200cd00cb00ce00c100c500d500c501 -c900c100d1009700920099009b0092009b0192009b009900b700b80099009a009b009500 -b801920099009b0092009b00920199009200d400d200e800d701d100d600d700d400d600 -cb00cd00d2008c009601ca00d200cd00cf00c100c500c300c500c200c500c100c300cf01 -d10096008c019600d100cd00cf00d100d800d600d100d600d800d300d800cd00cb00cd00 -cc0096008c01d200cf00cb00d500da00c100c002c100da00d500d40092009b0192009b00 -990092009800c400c800c100c004c100cb00cf00cd00ca0096008c009600cf00ca00cf00 -d600da00bf00c000dd00da00bf00da00d500d100cd019602cc00cd01cb00e800c000dd02 -c000e800d300cf00cd00cc00ca008c009601d100cd00cf00d100da00c500c300c500c300 -c500c100d60098009c0092009b0192009b019200d800ee00e400e601ae00af00a700ae00 -e400f8016c0050005202500051005000670051005001660052006600500066006d00f806 -f700f800f700f00007008a0c88008a0288008a0088008a09f800f700e6006c00d4009100 -b000b100a100f300e400b1009400d800c200d700e800dd009d029200e800cf01ca00d200 -96008c009600ca00cb00cd00cb00c801d501c500d501c800cb00cd00cb00ca0096008c00 -9600d200ca00d000d500da00c500d500c300c500c300bf00d50097009b0192009b019200 -9b009200d100d8009000c000c6009000dd00e800c200cf00cd00ca018c019600ca00cf01 -c200bf00c100c001c800c000c100d50098009b0092009b01920099019200d600e800c704 -e800cf00d000ca00d20096008c009601cd00cf01d801d100d600d800d100d700d400cd00 -cf00ca00cc0096008c009600cd00ca00cf00cb00bf00c800c200c500c900c400c100d500 -970099009b0092009b009201990092009900ec0095009a00b4009200b700b8019b009200 -99009b0092009b019201d400d100e800d301d700d600d700d800ca00cf01ca0096008c01 -cc00ca00cd00cf00c100c900d500c400d500c500bf00d500cb01d2009603cf01cb00d600 -d800d100d700d100d600d700c700cf01ca00cc0096008c009600cc00cb00cd00c200da00 -c004da00d500d4009b0092019b0092009b019200d300c800c005c100ce00ca00cd00ca00 -8c019600ca00cf01d500d9009000da00c0009000da01c200cd01ca0096008c009600cc00 -ca00cd00cf00c7009000dd0191009000dd00d700cb00cf00d200ca0097009601d200cd00 -cb00d500bf00c501c200d500c900c100d600980092009b0092019b0092009b009800c200 -ee00ae00af00ae01a701ae00e4008800f80066016d0066006d006600500066006d006601 -670066006d0166006d006700f806f700f800f700f000b100aa1ea300e6006c00d4009500 -b101a100f300e4019400c600c400c000e90090008a009e008a00c000ea00d600cd01cc00 -96018c00ca00cf00cb00cf00c800c300d500c500c300d500c500c800d600cb00d200ca00 -8c009601cc00cf01d500c100c300d501c300c900c100d1009800990092009b0092009b01 -92009800d300d701d800d100d800d701d600cb00cf00d200ca009602d200cd01d500da00 -c004da00d500980092009b00920099009b0092009b009800d100d800c601c701c600e800 -d100cf01cc009603d200cb00cf00d801d600d100d800d600d300d800cf00cb00cf00cc00 -96008c009600d200cd00cb00ce00c100c500d500c500c300c900c100d100970092009900 -9b0092009b00990092009b01b80199009a009b009900b80192009b00990092009b009900 -92009b009200d400d200d400d700d600d100d600d701cf00cd01cc00960097009600ca00 -cf00cd00ce00c100c500d501c300c900c100c300cf00cd00cb0096018c009600cd01cf00 -d100d800d600d100d800d600d100d800cd00cb00cd00d2009602d200cd00cb00d600da00 -c004da00d300d400920099009b0092009b00990092009b00c700c800c100c000c100c002 -c100cb00cf00d200ca0096008c009600d200cb00cf00d600c100c901c300d500c800c100 -cf00cb00cd00d2009602cc00d200cd00ce00d800c700c601c702d500cf00cd00cb00ca00 -8c009601cb00cd00cf00cb00da00c500c300d700c501c100d5009c009b00920099019200 -9b0099009200d800ee00ae00af00ae01af01ae00af008801f8008802f80067006600f801 -8800f8008800f8018800f8048804f700f800f700f000f11eeb00a300e6006c00d4009100 -df00b100a100f200b1019400c700c400c600e900c600e800dd01c000e900d600d000cd00 -d20096018c00ca00cd00cb00ce00c800c503d500c500c800ce00cb00cd00ca008c019600 -cc00cd00cf00ce00c100c501d500c501c100d10098009201990092009b00990092009800 -d300d400d701d100d300d500d700d600cb00cf00cd009603d200cd01d500d900c000c500 -c002da00d50098009200990092009901920099009200d100e800c702c600c700e800d100 -cf00cd00d10096008c019600d200cb00d000d801d500d300d800d600d300d800cf00cb00 -d200ca0096008c009600d200cd00cb00ce00c100c500d500c500c300c500c100d5009700 -92009b0099009201990092009901b8019a019b009a00b900b800920099009b0092009900 -920099019200d400d200e800d700d300d100d600d700d400cf00cb00cd00cc0096009700 -9600ca00cd01cf00c100c500c302c500c100c300cf00cd00d10096018c009600d100cd01 -d100d800d600d301d600d100d700cd02cc0096008c01d200cd00cb00d500da00c101c001 -c100d900d500d400920099029203d300c800c100c002c100c000c100cb00cd00d200ca00 -96008c009600cd00cb00cf00d500c100c504c100ce00cd01d20096008c009600cc00cd02 -e800c600c701c800c600e800d100cf00cd00cb0096008c019600d100cd00d000cb00da00 -c500c300c502c100d700980092019901920099009b009200d300ee00ae00af00ae00b100 -af01ae00af00f7008a01f7038a00f7018a01f7048a00f7018a00f7008a00f703a600f800 -f700f000f500eb000706eb000700eb010700eb000704eb000706eb000700eb008a00f700 -e6006c00d4009500b101a100f200e400b100a300e800c601e900dd0191009400dd01d600 -d000ca00d20096008c009600ca00cb00cd00cb00c800c900d501c500d501c800cb00cd00 -cc00ca0096008c009600d200ca00d000ce00da00d500c301c900c300c100d50097009b01 -92009b0192009b009200d300d800d100d601d100d600d800d300cf00cd00cc00ca008c01 -9600ca00cd00cf00c200da00c003c101d50098009b0092009b00990092009b0099009200 -d800e800c700c602e801d700d600d100d30096008c0097009600d600d300d600d800e800 -d300d700d800d100d700e800d301d100d30097008c009600d300d100d501c100c800c300 -c901c500c100d70092009a0192009a00950099009a0095009a00ec009500b7019500b700 -b9019a00950099009a0095009a009b0095009a00e800d300e800d402d701e800d100d601 -c20097018c00d300d101d500c100c901c400d700c900bf00c900d101d300960097019600 -d301d100d700d800d300d400d300d701d400cf01ca00cc0096008c009600cc00cb00cf00 -cb00da00c001c600c001bf00d500d4009800920099009b00920099009b009200d400c800 -c100c003c600c100ce00ca00cd00ca008c019600ca00cf00d000ce00c100c300d500c900 -c200d500c100c200cf00cd00cc0096008c009600cc00ca00cd00cf00d400c400c701c600 -c700e800d800d100d500d30096018c009600cd01cb00d100bf00c500d500c200d500c500 -c100d600980092009b0092019b0092009b009800d100ee00a600f721ae00f800f700e600 -f500b107f700b100a301aa00b101aa00f701a300f800b1098800f700e6006c00e8009500 -df01a100f300e400b100a3009100c000c400e900c0019001dd00e900d600cf01ca009601 -8c00ca00cf00ca00cf00c100c400d500c301c500c300c800ce00ca00cf00ca008c009601 -ca00cf00d000d500da00c500d500c500c400c900c100c200980092019b0092009b019200 -9800d300d400d700d800c200d800d100d400d700cb00cf00d200ca009602d200cd00cb00 -d500da01c003c100d500980092009b0092019b0092009c009800d100e801dd00c0009001 -e900c000c4028b008e008b01c600c000c400c000dd00c700c000c600c700c600e800c601 -c4008b008e018b00c601c400c000d900c001da00c001d900c0009100f7080700aa00f700 -aa01a300aa00b100f7089100c000ea00c000c602dd01c402c6008b008e018b00c600c400 -c000d900bf00c0019000da01c000c400c6018b018e008b00c400c000c400c600dd01c600 -c000c700c200d800cd00cb00cd00cc00960097008c00d200cd00cb00ce00da00c003bf00 -da00d500d400920099009b0092009b0092019800c400c800c005c100cb00cd00cc00ca00 -96008c009600d200cb00d000d500c100c900c500c200c500c300c100d500cb00cf00d200 -8c0097009600cc00cd02d800c7009100c000dd009000dd00c600c001c6008b008c019600 -ca00cf01c200da00c800c200c502c100d60098009b0092009b0192009b0099009200d300 -ee00a300e600f001eb00f003eb01f000eb04e601f000eb00f000eb01f001eb00f000eb01 -f002eb00a600ae00f800f700f000f500b107f8008a006d008a00f8008800f8058a008800 -b107f800f700e6006c00dd009500df00b100a100f300b1019400d400ce00d600e800d300 -d600d300d500d700ea00d200cd01d20096008c009600ca00cd00cf00ce00c800c300d500 -c900d501c900c800ce00cf00d200ca0096008c009600cd00cb00cf00d500c100c900c300 -d500c500c900c100d600980092009b0099019b00920099009200d300d800d300d700d600 -d300d600d800d100d000cd0196008c009601d200cd00cf00d500d900c000c500c002da00 -d5009800990092009b0192009b0099009200d600d700c6009000c600dd00c600e800c700 -c401c7008b029700c402e800c702c600c400c700e800c400c200c4018b0092008b00c402 -c600da00c002c500c000da00c6009500a308eb00aa01a300a800aa01b100a3089500c700 -e800c703e801c4038b02c400c700c400c500d900da00c600c001bf00da00c500c4029700 -8e008b01c700c400c300c700e8009000c7019000d700d800cf00cd01cc0096008c009600 -d200cd00cf00ce00bf00c500c003d900d500d40099019200990092009b019200d400c800 -c100c001c600c800c000c100d600cd00d200ca009602d200cf00cd00cf00c100c500d501 -c300c500c100ce00cd01d20096008c009600cc00cd00cf01d800c7009100c600c700e800 -c700c9009000c600c700900097009601cd02d500bf00c500d500c500c900c500c100d700 -980099009b0099019b0092009b009800d300ee00f700e600b100f80c8a00aa00f1008a00 -f80cf700a300b100f800f700f000f500b107f8018a00f8006d00f8018800f8028800f800 -8800b107f800a300e6006c00dd009500b000b100a100f300b1019400d700cb00d600e800 -d300d800d300d500d700e800cf00d000cb00d20096008c009600ca00cb00cd00cb00c800 -c900d500c300c500d500c500c800cb00cd00cc00ca0096008c009600cd00cb00cd00d500 -da00c503c300c100d50097009200990092009b0192009b009200d100d800d300d700d600 -d300d600d800d100cf00cd00d10096008c009601d100cd00cf00c300d900c100c003da00 -d50098009b0092009b0192009b0099009200d600d700c7009100dd00c600e800e900c401 -c7018b0190008b00c401c701e801c601c700dd00e800c701c600c4008b0090008b00c700 -c401c600da01c002da00d900c6009500a308e600ae00a800aa01a800b101a3089500c700 -ea00c600e800c700c601e900c700c401c7008b0090008b00c402c600d900da00dd00c001 -da00d900c000c401c7008b0092018b00c401c701e9009400dd00c6009100d401cf01cb00 -cc0096008c009600cc00cd00d600d100da00c100c002c100d900d500d40092029b009200 -99009b009200d400c800c100c004c100ce00cb00d200ca009602ca00ce00cf00d500da00 -c800c500c900c100c500da00c300cf00cd00cc0096008c009600cc00cb00cd00d600d400 -c6009400e801c600e8019000c701900097019600cd01cb00d500bf00c500c900c400c300 -c500c100d5009800920099009201990092009b009800d300ee00a600e600f80000001a00 -0d001a0000051a0100005200a800f1005200000030003300130000041b001a0000016d00 -a300b100f800f700f000f500b1078a00f700f800f700f800f7008a00f701f800f700a300 -f800a800b107f800f700e6006c00e8009500b000b100a100f300e400b1009400d800cf00 -ca00d800d700d100d300d600d300d800cf00d000cd00ca0096018c00ca00cf00ca00cf00 -c800c500d500cb00c300d500c300c800d600ca00cd00cc008c009601ca00cf00d000ce00 -c100c300d501c200d500c100c200980092019b0092009b0192009800d300d400d300d700 -d100d700cb00d400d800cb00cf00d200ca009602d200cd00cb00d500da00c100c001c800 -c000c100d600980092009b0092019b0092009b009800d100e80191009000c0009000dd00 -c600c400c000c4008b008e018b00c400c000c400c600dd009000c000dd009001dd00c600 -c000c6008b008e018b00c600c000c400c000d9009100c000bf009000bf00d90090009100 -f7018a00f705ab00f701a700f701a700ab00f7028a00f70491009000e900c0019000c001 -dd00c000c4018b018e018b00c601c000d900bf009001c000bf007900c000c401c0008b00 -8e018b00c400c600c000c600e9008a009100c0009100c700d800cd00cb00cd00cc009600 -97008c00d200cd00ca00cf00da00c001c500c001bf00d500d400920099009b0092009c00 -92019800c400c800c004c500c800cb00d200cc00ca0096008c009600d200cb00d500c800 -d900c101bf00c100be00d900c100c200d600d30096008c009600d100d300d101e8009000 -f70091009000dd009500a800880090028c019600c200d600d200c200c100c900c400c900 -c300c400c100d80098009b0092009b00990092009b019200d700ee00a600e600f8000d00 -6c003300520033011a00330052001a005200660000005b00a800f000520000006d006600 -6c001a0033003400500051006c0066001b0000006d00a300b100f800f700f000f100aa12 -a8008a00aa08f800f700e6006c00c000a3000700b100a100f300b1019400d800cb00cf00 -e800d100d800d300d600d700e800d200cf00cb00d60096008c009600ca00cb00cd00cb00 -c801c500c801c500c801cb00cf00cd00ca0096008c009600d200cb00d000ce00c100c500 -c301c900c500c100d500920098009b0092009b0192009b009200d300d800d300d800d500 -d300d600d800d300cf00cd00cc00ca008c009601ca00cd00cf00cb00d900da00c001da00 -bf00da00d50098009b0092009b01920099019200d600e800dd009000dd019100e900d400 -d100c200d300960097019600d301d100d400e800c700d401c700d400e800d101c2009600 -97008b009700d300c200d300c500bf00c800c500c800c600c000da00c700920095018e00 -a9009503a900ec00a900b6019500a900b600b90095089800c400e800c701d401e801c200 -d100d300c20097018b00d300c200d301da00c800c900c000c801bf00c900d100c200d300 -8b0097019600d301c200d700e8009000dd019100d700d400cf00cd00cb00cc0096008c00 -9600cc00d100cd00cb00da00bf00c002bf00d900d500d4009c00920099009b0092009b01 -9200d300c800bf00c000da00c002c100cf00cb00cf00ca008c009601d100d600c500c100 -db00bf00da00c100bf00c100d900da00dd009800970096008c009600970198019a01b000 -9400b6009500b600b0009e00f7018e0097008c0198029200d900dd019100dd01dc009800 -9b0092009b0092019b0092009b009800d300ee00a600e600f80000006604520066013900 -5200660000006600a800f10052000000f8006c00520066006d006c00f8016c0066001b00 -00006d00a300b100f800f700f000aa008a1b88008a008800f700e6006c00e8009500b101 -a100f500b000b1009400d700cd00d200e800d500d600d100d500d700e800d200cf00cd00 -d20096008c009600ca00cd01cb00c8009000da009101da009000c100ce00cd01ca009600 -8c009600cd02d500da00c501c300c501c100d5009800990092029b00920099009200d300 -d800d300d700d100d300d700d800d100cd0296008c009601cd01cf00d500d90093009100 -d90093009000da00d500980099009200990192019b009200cf00e80095009100dd009101 -e900d300cf00cb00cd0096008c009601d200ce00cf00d801d500d300d800d100d700d800 -cf00cd00d100ca0096008c009600cd02d500c100c500c300c500c300c500c100d5009700 -92009b00920099009200990092019900b9009a01b4009a01b800b4009900920099009201 -990192009900d400d100e800d700d300d500d600d700d800cd01d200cc009602ca00cb00 -cd00cf00c100c900d500c501c900c100c300cf00d100cd009603d200cf00cd00d100e800 -9000e800c6009100d400d700cf00cd01cc0096008c009600cc00cd01d500da00d900da00 -9101d901d500d4009200990192019b0099009200d300c1009101930091019000c100ce00 -cb00cd00ca0096008c009600cc00ce00c800c100d90291009300d900db00da0095009201 -8c01960097009202b4009a00b80099009b009a00b400b7009e00a3018a00970096008c00 -9200990092009500db00ae0095009400a800a600db0095009b009200990292019b009800 -d300ee00f700eb00f8000000520033006c0052003900660052013400520100005b00a800 -f10052000000660000016d00660052006d016c0066001b0000006d00a300b100f800f700 -f000071ddf000700f700e6006c00d4009500b000b100a100f500b1019400d800cf00cb00 -d800d700d100d601d300d800cf00d000cd00d10096018c00ca00cf00ca00cf00c100da00 -900191009300c000c100cf00cb00d200cc008c019600cb00cd00cf00ce00c100c300d501 -c500c900c100d10098009201990092009b009c0092009800d300d400d300d700d100d700 -d100d700d600cb00cd00cf009603d200cd01d500d900da0091019000c000da00d5009800 -92009b0092019b0092009b009800d100e801dd009100dd01e900d100cd00cf00d1009600 -8c019600d200cb00cf00d801d700d100d601d300d800cf00cb00cd00ca008c0097009600 -cd01cb00ce00c100c500d500c500c300c900c100d100c70092009b019200990192009901 -b800b70092009a019200b80192009b00990092009b0092019b009200d400d600e800d500 -d300d100d600d500d700d600cb00cd00cc009602ca00cf01d600c100c500c300c500c200 -c900c100c300cf01ca0096018c009600cc00cd00cf00d100d800dd00c600c7009100d400 -d800cf00cb00cd00cc00960097009600cd01cb00d600bf00dd00910090009100dd00bf00 -d500d400920099009b0092009b00990092009800c400c800da0090029100c000c100cb00 -cf00cd00ca0096008c009600cd00cb00c800c100d900c100da01d900c000d90194009b00 -98008c0297009c0092009900ec009200b800b4009900b800b900a9009e00a300aa008a00 -8c0292009b00b6009400db00ae009300b000a600ad00db0091009b0192009b0192009b01 -9200d800ee00a600e600f80000001a0000001a010e001a000d0033000d001a001b000000 -5b00aa00f100520000001b0000011d0013011d0030001d0100016d00a300b100f800f700 -f000f500f11db100f700e6006c00d4009100b000b100a100f300e400b100a300d800ca00 -cf00d800c200d800d100d300d700e800d600cf00ca00d20096008c009600ca01cd00cb00 -c100910089009d018900c000c800cb00cd00cb00ca0096008c009600d200ca00cf00d500 -c100c501c200c501c100d500970092009b0092009b009c0092009b009200d100d800c200 -d800d600d100d600d800d100cf00cd00ca018c019600ca00cf01c200da0094009d018900 -dd00da00d5009800990092009b01920099019200d600e8019e009d019400e800d600d000 -ca00d20096008c009601d200cd00cf00d801d100d500d700d100d700d400cd00cf00ca00 -cc0096008c009600d200ca00cf00ce00bf00c900c300c901c500c100d50097009b019200 -9b0092019b0092009900ec0095009a00b4009200b8029900920099009b0092009b019201 -d400c200e800d301d700d600d801cb00cd00cf0096018c01cc00ca00cd00d600c100c500 -d500c200d500c500bf00d500cb01d20096008c009601cd01cb00d600d8009000e800c700 -9100d800c700cf00cd00ca00cc0096008c009600ca00cc00cd00cb00da00dd0077009d01 -9100da00d500e800980092019b0092009b019200d300c800da008a009d018900c000c100 -ce00ca00cd00ca008c009601ca00ce00c800c100d900da007f007e007c00da00db00d900 -a80092018c029700920099019a01b8009200b8009500b800b7009e00a3018e008c029c00 -95009300db00ac00db00ad009300ad01e100db009a008e009b0092019b0092009b009800 -c200ee00a300e6008a00660c6d00a800f0006d00660cf800a300b100f800f700f000f500 -b108df00a300f700b000aa00b10ff800f700e6006c00d4009500b101a100f300b1019400 -d400cd00cf00e800d600d500d800d701ea00d500d601d100960097008c00d301d100d600 -c100c0009d028900dd00c100d500d100d30197019600d300d601d500c100c500c900d700 -c500c900da00d500980099019a0099009b0099019b00d400e800d701d300d701d400d600 -cd029603cf00cd01d500da0091009d018900c000da00d700980092009b00920099009b00 -92019800d100e800dd009d029400ea00d100cf01d10096018c00ca00d200cb00cf00d801 -d600d301cf00d500d800cf00cb00cd00ca0096008c009600d200cf00cd00d600c100c500 -d500c900c300c900c100d500c70092009b0199009b009c0099009b01b900b8009a019b00 -9900b80199009b0192009b0099019b009200d400d600d701d600d100d600d700d800cf00 -cd01d200960097009600ca00cd01ce00c100c500d501c300c500c800c300cf00cd00d200 -96008c019600cd01d000d300e800c000c7019000d300d800cf00cd01cc009602d201cd00 -d500da00c0009d02dd00d900d700d40092009b0192009b0192009800d300c800c0009e00 -9d018900c000c100ce00cf00d200ca0096008c009600cd00d100c800c100d900da007c01 -7e00da00d900da0094009b0098008c0297009c0099009200ec009a00b4009b019a00b400 -9a00f700a3018e008c0292009a00ad00a600ac00a5009f00a501a100db0199009b009200 -9b0192009b0099009200d600ee00f700eb00a801a300a800a600a800a300a600a800a301 -a800a600a800a300b000df00a805a300a800a302a803a300b100f800f700f000f500b101 -df00b104df00a30088008a00f7008801f7018a00a300f800aa00df00b105df00b100f800 -f700e6008700e8009500b000b100a100f500e400b1009400d800cf00d100e800d400c000 -c700c6009000ea00c401c600c4008b008e008b01c4008f00c600da00910089039000bf00 -c0008f00c4008b038f00c402d900bf00c001bf00c000d900900091008a01f7008a00f701 -8a00f700c600dd00c6019000c600c000c600d700cb00cf00cd00ca008c009601d200cd01 -d500d900910084009d008800c101d50098009200990092009901920099009800d100e800 -dd0089009e008a009400e900d100cd01cc0096018c009600d200cb00d600d700d800d700 -d300d800d600d300d800cf00cb00d200ca008c019600d200cd00cb00ce00c100c500d500 -c500c300c500c100d500c70092009b00920199009c0092009901b700b80099009a009b00 -9900b901920099009b0092009901920099009200d400d100d400d701d300d600d700d400 -cf00cb00cd00cc0096008c009600ca00d200cf00ce00c100c502c300c500c100c300cf00 -cd00cb0096018c009600cb00cd00cf00d100e8009000e800c600dd00d400d800cd00cb00 -cd00cc008c02cc00cd00cb00d500da00dd008902da00d900d500d40092009b0192009900 -9202c700c800c100880089009d008a00c000c100d100d200d100ca0096008c009600d200 -cb00c800c100d900da007f017d00d900db00790094009900980085008c0085008c009c00 -9201ec009500b8009a0099009a00b900a9009e00a3018d00850292009a00dc009400ac00 -a5007d01ac00a500e100db009a00990092009b009900920099009b009200d700ee00a600 -eb01e601eb03e600eb02e602eb00df00eb07e605eb000700a300b100f800f700eb00f500 -b106df00b100f701b100a800f8028801f8018a00b108f800f700b1009500d4009100b101 -a100f500b1019400d800ca00cf00e800d3009100c600dd01e800c401c600c4008b008e00 -8b00c403da02dd01da00c000bf00c600c4028e008b01c700c401c600d900c004d900c000 -9100a305f7009400c600e800c600c700c6019000e800d300cf00cd00ca018c009601ca00 -cd01c200d900da00dd02da00c100d60098009b0092009b0192009b019200d600e800dd00 -9400dd019400e900ce00d000ca00d20096008c009601cd00cf01d801d100d600d700d100 -d401cd00cf00ca00cc0097008c009600d200ca00cf00ce00c100c900c200c500d500c400 -c100d500970099009b0092009b0092019b0092009900ec0095009a00b40092009a00b801 -99009200990192009b0192009900d400d100e800d100d300d700d600d500d800cb00cf01 -ca0096008c01d100ca00cd00ce00c100d501c400d500c500bf00d500cb00cc00d2009600 -97009601d200cf00ca00d600d7009000c6019100d700d400d600cf00ca00cc0096008c00 -9600cc00cb00cf00cb00da00dd03da01d500d400980092019b0092009b019200d400c800 -da00dd02da00c000c100ce00ca00cd00cc008c0097009600ca00cf00c800c100d900da02 -9300da00db01b000920185018c0192009b009a0392009a009500b800b9009e00a3018d00 -85008c0085009c0099009300ae00ac017c017d00a500db019a0092009900920199009200 -99009800d100ee00a600eb00f700660c6d00aa00f0006d00660cf800a300b100f800f700 -e600f500b1070700aa008801f7008800f801f700f8008a00f800a800b1088800f700e600 -9500d7009500df00e400a100f300b100e400a300d700d000cb00e800d7009000dd01c000 -ea00c700c401c7008b029700c400c200c900da00d9009304da00c600c401c60092008b01 -c700c401c600d900c100c002c100d900c6009500a307c600e800c700e800c600dd009100 -e800d700cb00cd00d200ca009602cf00cd01d500d901900093019100da00d70098009200 -9b00920099009b0092019800d100e8009000930091009401e900cb00d000cd00ca009601 -8c009600d200ca00d600d801d700d300d700d600d300d800d600cb00d200d1008c009700 -9600d300d200cb00d500c100c500d700c900c400c800c100d500980092009b0192009b00 -990092009b009900b700b9009900b700b8009500b90192009b0192009b0099029200d400 -d300e800d800d700d300d800d401d600d101d20096009701ca00d200d600d500c100c501 -c900c500c900c100c300cf00cd00ca0096018c009600cc00cd00cf00d100d8009000c701 -9100d300d800cd00cb00cd00cc009602d200cd00ca00ce00d900900091009301bf00d900 -d700d40092009b0192009b00990092009800c400c8009000930191019300c100cb00cd01 -ca0096008c009600cd00cb00c800c100d902bf009301db00d9009100b700990085008c02 -9b0099009200b9009200b40199009a00b800a900f700a3018a00850292009a00dc009300 -ac017c017d00a500e100db009a009c0092009b0192009b019200d600ee00a600eb00f800 -00010b0064000b004f006400360028002a0000026600a800f00052000001520066005200 -660039000d00330000036d00a300b100f800f700e600f500b109b000aa00b101aa00b103 -aa00b109f800f700e6009500e8009500b100e400a100f300b101a300d400d101e800d400 -94019100dd00df009000c600c00090008b018e009001c6009000da019301910193019000 -c00090028b01c0019001d900910093009000da009100d90090008a00f7048a00f7008a00 -9000e9009101900095009400e800d700d100d301ca008c009601d301d600d500d900da00 -c000dd01da01d400920099009200990192019c009200d300e8019100dd02ea00d300d200 -d1019603c700c400c600e800e900dd009200dd00c600dd00e900c6038b02c601c400c000 -d9009000c0019000da00d900c00092008e00a30095009400a3019400a301b000aa00a300 -a800a301b000b100a3029400a302950094009200c600e900dd00c600c000dd02c6038b00 -97008b00c400c602d900da009000dd009000c000c100c500d200d1019603d100d200d100 -d300e8009000e800dd009100d401d10396008c009600d100d201d300da00c000da03d900 -d400970092019900920099009b0099009200d400c800da00dd00da00c000dd00c000dd00 -d101d300ca0096008c009600d101c800da00db00da02d900db02a100a3008e0086028e00 -a3009400a300b9009a00b40099009a01b800b7009e00a3018a0085008c00850098009a00 -ad00a600ac017d007c007d00a500e100db009a0092029900920199009200d400ee00a600 -eb00f80000000d000b006b0036006b0164016b000b0000016600a800f000520000016600 -520066006c00660052006600520000026d00a300b100f800f700e60007008a1df800f700 -e600a800dd009400b101a100f300b101a3009a0092009800ea009200a200f701a800eb00 -95018e00950097008b00970195019400ad00a600f700a800a600f700a800ad0091009500 -920197008b00970092008e009501db00a6019400a600f700ac0095008e00a90095008e00 -a9018e009502eb00a000a600a300a7009400b60092009801970096008c01960097009801 -9000ac00a1009403dc0092009b0192009b0192009b009900920098009c009a00f700a800 -a3009500e9009801970196008c0096008c009100f7009e00ab00b100a700f7009e00a300 -a700b100f7028e03f703ac00a500a102a500ac00f70ae500a300f700a701f700a700b200 -f705a300a000f702e600f700a700a600f700a6000700f7028e04f702ac00a1009f00a500 -a10094009300dd0098028c029701980092009800e9008a00a9009500f7009a0198019702 -8c009600970198009200db00a60094029300db0092019900920099009b0092009b019200 -9800dd00a6009402a6009400dc009200c600980097008c029700980092009400db009300 -dc01a100ac00e100a5009f00f700a30086029e00a000f701b600b700b80092009a009900 -b800b9009e00a3018d0085008c0085009c009a00ad00ae00ac00a500ac02ad00e100db00 -990092009b0092019b0092009c009b009200f500a600eb00f80000000d000b0064004c00 -64026a0064000b0000016600a800f10052000001660034001d006c006602340000026d00 -a300b100f800f700b100a800a31ef700e600a800f700a800b100b000a100f300b101a300 -8e008d01b6008d008900a10089008a00a9008d028e008c028b008d029300880593008d02 -8b018c0187008d029300880493008d0aa9008a00f70089008a01f7008e008d0187008b00 -8c028e008d02ac00890493008d0a95008d009e008a00f7008a00b0008d0287008c028b00 -f8018900f70189009e00a20089009e00a8008800f8018e008b028d00f800880089007d00 -89047d00f80188008a00f8018a00f80188008a00f7008a019e0089008a00a600f700f800 -8801f8018a00f80188008a00f800a6008a0189008a00f700a700f8008a008800f8008b02 -87008a008800f800ac0089009f008902930088008d0187008c038e008d018e00a8008900 -8a0189008d0095008d0187008b018c018b008d02ac008904ac008d0287008d0693008905 -930087008d018b018c018e008d02ac00880289017d0089018800f8008500860189018a00 -f800a9008e018d008e008d00940189008800f80185028e008d00930088007d0077018900 -770075007d00ac008d0687008d01f100a600e600f80000010b0038000c00380036030002 -6600a800f1005200000133000e000d0039011d0052001a0000026d00a300b100f800ae1c -b100ae00e4020700e600a6009e00f700b101a100f300b000b100a30050000d0000006d00 -1b0073005d0068004e006d0000010d001900820081020d00000164002d002e012a002e00 -3700640010000d015300810182000d0000026b002d0037000c002e002d006a000b000d00 -00000d000004100000006d005a0068005a0068005d00730050000d0000000d0081030d01 -00000b0072006500560063005f0172001000000810006700300073005d0068005a006d00 -0002190081034e004800610073007500680175005d00680075005a0058004e006c008700 -830087005e005a0048005900720065005f00650057006500740059005a0055005d005a00 -550058005a0148005a0075006800600068005d00680073007500580055005d0058005500 -5a014e004d005d005a00750068015e01680075004e005a015e008300870166004d005d00 -570074006500710065006100650129000d0000000d0081030d000001330067005d006800 -5d00730030006d000d0239008101820034000d011300720057005f037600130011000003 -0d0000021000640063005f015d0157006b000b0000015300810182000d0100000b006a00 -2d002e0029006100650074005d015a0052008302620058005a0058006d0033004e001d00 -33003000520051005d005501600001021900100065004f007400650274004c0072010b00 -0d0000031000000010000000f000a600e600f800300233003001330130046600a800f000 -66003001330030053300300033016d00a300e4005e0067107300670a73008901a1018902 -68008a00b101a100f300b101a30050000001f8003000750068015a00f80000020d008200 -81020d000001640049004f0037014f00370064000b0000000d00830082020d0000027200 -49004f002d004f00370072000b0000080d006d00680067005a0068017300500000010d00 -8100820081010d0000010a0074006500570065027200100000096d005100730068007300 -5e00f80000020d00820081024e004800580075016800730075004e006800750046026600 -830185004e0046014d0072005f0057005f0057005d0072004d0046054d00460275006800 -5e015a005e007300670046044801460148004d0075005e0368007500480046004d005000 -830266004600480172006500740071026a002d0000010d0081030d00000130006d006802 -73004e006d000d001000000039008100820134000001100074005c006503760010000009 -640065025d0065016400100000000d008300810182000d00110000001300720037004f00 -2d004f005700720048014600320080005301620061005d016d004e005100300051005000 -660051006100480160000102190000002c004f0078007200710072007400630006004f00 -0b000008ef00a300eb00a3008a0db000e400f7008a0cf700a300e4004d00730089019f00 -8900a500890aa7009f0089009f0189009f00a700890aa70075008a00b101a100f300b101 -a300500000016d00310073005d00680051006d0000020d008500820181000d0011001000 -64004c002e002c002d0037002900640000010d0083008202190010000000100072002d00 -37002d0037002c0072000b000d0000086d005a0068005d0068005d007300510000001100 -0d008100850181000d00000010000a00720065005f005d005c005f007200000a6d004e00 -73005d0068005d006d00100000010d008500820181005a00550048006800730068005d00 -5e0030004e006d0010010d005300820185001f0010026a004b002c0037002e016a001300 -0007100013006d004e002a004e0030002f0051006600000510010000100012006d003100 -4e012a0033006d00000221008201850035000b00000013006b0037006501560065006a00 -290010010d008100820185000d010000300067006801590075004e006d000d0010000000 -35008201850021000001100072005c0061005c0061005f00720010000009640065005f02 -650056006500100000000d00830082020d0000011000720029002e002d0037002c007200 -1000000119008000010027006800550048005d006d001b005000300033002a0066005100 -610048016000010180000d000001100072005f0065005f00710049006a0013000009e700 -a300eb000700e6000700eb00e6020701df000703df00b1000702e6010701e6010701e600 -0700e6010700a300b10031006700f300e600e703ef00e601b104e400ae00e400b100e400 -b100e402b100e400b107af01e40089008800df00b100a100f300b101a300500000016d00 -310075005d0068005e006d0000010b0019008000010127000d00000164004b0037024900 -2e006400000119002600010180000d00110000000b007200370049002e004f002d007200 -0008100000006d005e006800600068005d0075005000000011000d000102800011000001 -0a00740065005f0065005f0065007200000a6d005000750068015d006d00000219008000 -010127005a00550048006800750068005d0068002f0050006d0000010d00260001018000 -1e0000000d000b006a004f002e0037002d0049006a000a0000096d005100300050004e00 -33006601000810016d0032004e005000300051006d0000010d0020008000010123000d00 -10016b00490071006500570065006a002c0000010d0001030d0000013000670068015d00 -75004e006d0000010d002300010180002000000110007200630065005f00650174001300 -0009640065005d005f0065015c006a000b0000000d002600010180001900110000000b00 -72002e003700290037002d0072000b0000000d001e0080000101620048015d006d003000 -51003000510033006600510061004800550060000102190000000b017200650271004900 -6a0010000009e700a300eb00b100f80c8a00b100f0008a00f80cf700a300b1002e006d00 -f200af05e400f7006d0067016d16f8018a00b101a100f300b101a30050000001f8002a00 -730068015100f800000219008000010127000d000001640037022e003700490064000001 -19002700010180000d0000000b016b003701290037002d006a00000811000b006d006801 -5a0068017300500000010d000103190000010a0074006500570065015f00720010000009 -6d004e00730068015d006d000002190001035000480168007500600068012a0050006d00 -00010d002600010180001e000d0110006a0049002e003700290037006a000b0000096d00 -510030004e0030004e006601000a6d0033003801330050006d0000010d00200080000101 -23000d0110006b004900710065005f0065006400290000010d0001031900100000003000 -6d005e0068005d0073002e006d0000010d00230001022200000110007200570065015f00 -6300740010000009640065005d0065005f026500100000000d0027000101800019000001 -0b006a003701290037002d006a000b0000011e00800001002700680048015d006d003000 -510030005000330051015d00480160000101800019000d0000000b0072005d005f006500 -71002d0072000b0010010007e700a300eb00f80000020f0000001a0000001a0100001d00 -00016600aa00f100520000011a0033001d0000000d001a012f0000026d00a300b1003200 -6d00ef00af06f7006d01520066016d0067016d00660067016d0df8018a00b101a100f300 -b101a300500000016d00300073005d00680051006d00000219008000010127000d000001 -640037002e002d002e0037002d00640000010d00270001018000190010026b002d003700 -2e00370029006a00000a6d005e0068005a0068005e00730050000001190001030d000001 -0a0076006500570065005f017200000a6d004e00730068015d006d0000020d0001022700 -50004800540068007300680160002f0050006d0000010d002600010180001e0010000000 -0b006a004b00290037002c0049006a00000a6d005000300033025100660000080b000000 -6d00300033004e00300050006d0000022000010223000d0000000a006a00490065015700 -65006a002d001000000019000103190000013000670068015d0073004d006d0000001000 -0000250001022000000110007200570065005f027600100000000d000007640065005d00 -61005f015c006b00100000000d0027000101800019000001100072002d00370029003700 -2d0072001000000010001e00800001002700600055015d006d00300050002f004e003000 -66005100610048016000010180000d0010001100130072005f016100710049006a000b00 -0d0010000007f000a300eb00f80000010b003c000c003b0038003b0038003b003a000b00 -00005200a800f100520000013b022f003a026c000d0000016d00a300b10031006d00ef00 -e400ef00e602e401f700f8006d00660251005001510066015000f80f8a00b101a100f300 -b101a300500000016d004e0075005d0073005e006d000002190080000101800022002000 -1e005e0050004e0150004e002d00640000010d0027000101800020001e0020001f007300 -30004e0050012d007200000920006d005e0067006000690060008400530020001e002000 -01030d0000010a00740065025f0065007200000a6d005100750068026d00000219000103 -5b00500167006d00690060006700390051006d0000000d00190027000101800022002001 -1f006b0050003000500034004e006b001e00190000086d0051002f005100500033006601 -1000000719002000f8003901520039005200830020011e0023008000010125000d000000 -10006b00490068015a0068006b0033001f001e0022000103190000013000670068006900 -600075005200830020022700010220000d000b003700740071016500710174002e000a00 -0d000007640065015f0065015c006a00100000000d002700010180001900000113007200 -37004f0037004f002d00720000021e00800001016200500160006d003400520033005000 -30006600510061004800550060000101800020021f006b0068034e006a001f000d000008 -f000a300e600f800000010000b003b003a003b013c003b010c000b0000005200a800f100 -52001000000066006c003b0066003a003b020d0000016d00a300ae0030006d00e700af00 -e400a700a601a700e400a600f80051006d0066025200510052006d0066005100f80d8800 -f8008800b101a100f300b101a300500000016d002a0073005d0068004e006d0000021900 -800001018000010027018300530352003600640000010d00260001018000010227006d00 -530329006a0000010d000005190080008600830086008300860083008600850080000102 -80000100800019000d0010000a00720065005c005f027200000a6d004e0073005d006800 -59006d0000020d00010280008302860084008302270034006d0000010d00260080000100 -8000010280006d0053046d00800021000d0000076d004e00300351006600000510000000 -0d002300010086008001530286008000010280000100800025000d00000013006b003700 -6200690267005300270101008000010219000001300067005e0084008300840053008600 -270001018000010180002000000029006a007c0074017100740263006400100000076400 -65005f035c006400100000000d00270001018000190000026a002d004900290037002d00 -6a000b0000011e0080012700840083028600800053001d004e00300051015d0048005500 -60008000010080000101800027007300690353006d00800019000d000007ef00a600f000 -f80000010b003b003a003b013c003b010b0000015b00aa00f00052001000000066001a00 -0d003b0066003a013b0000026d00a300b10052008400f100af05ae00a600f8198800f800 -8a00b101a100f300b101a30050000001f8003100730068015100f8000002190080048301 -8400690368004900640000000d001900270080038302760069026d0037006a000b000007 -19000100860680010101800001020d0000010a00760065005f0065027200000a6d005000 -7500680073005d00f8001001000019008003830184008600f80086018300270051006d00 -00010d0026000101800001036d006900830069008301750027002200190000076d005100 -4e00500033005000660100070d00250001008e008602830086018000010523000d000000 -10006b004f00730084017500760069008301800301000d00000130006d00680084028600 -8d008301800420000d00290072007c00710074007101740076004c006400100100051000 -640065025f0065016a00100000000d002700010180000d0100000b006a0037004f002d00 -4f0037007200100000011e008000830184038d0080008300330051005000660051006100 -48016000010180000101800001007501840269006d00800019000008ef00a600e600f800 -00000d0000000f0000001a002f0028000f001a0000000d0000005b00aa00eb0052001000 -00001d0000010e0033001a0200026d00a300b1005300f800f100af06a6008a1af8008a00 -b101a100f300b101a300500000016d00310073005d0068005a006d00110000010d008000 -0101800083028400690376004600640000010d0027000101800001008302760084006900 -8401450072000b000007190080008600830086008300860083008600800101050d000001 -0a00720065005f01570172000b0000000d0000076d004e0073005d0068005d006d000000 -1000000019000102800083028602830153004e006d000d0226000101800001036d006900 -83006902750027002200130012001500120017000a0015000a016d00510031004e014d00 -5e0067000a02160115000a0016001700350027008e008301840083018600800001052500 -0d00000010006a004b0073008400830084007600690084008300800101020d0000013000 -6700680084038e00840083018000010180002000000029006a0074006300650374004b00 -64000b000006290063007100650271005f006a00290000000d002700010180001e021900 -6b002f003000310033002c0072000b000d0000001e008000830184008300050083008e00 -8001320033002f0066005100610048016000010180000101800027007500730069018400 -83006d00800019000008ef00a600eb008a00660c6d00a800eb006d00660cf800a300b100 -5300f800ef00ae07a619ae00f8008a00df00b100a100f300b101a300500000016d003100 -75005d0073005e006d0000020d0080000101800083018400770476007100650000010d00 -27000101800001008600050177047100740013000d0100030d0000001900010086008300 -9d0084009d00840086008001010180000102190000010a007400710065015f0065007200 -000a6d005100750068026d00000010000000190080000102830105009d01840083012700 -52006d0000010d0026000101800001037501770275007700830060005d0058005d055800 -8900750068007302750073005d0158005d055b008300a00084009d028601800001052500 -0d000000100072007100770175007701840183002700800001020d000001300067006800 -860084009d0084009d0084008301800001022000000029006a00060065007c0272007400 -4c00640000060b006a00740606006a000b000d00270001018000010027026d0053028300 -2e0072000b000d0000001e00800083018400050184008600800083003300510033006600 -510061004800550060000101800001018000270075008401770169006d00800019000008 -ef00f700e600a802a300a802a601a801a601a800a300b101a800a301a800a301a805a600 -a801a300b1005e008900ef00f700b11fae00a600f8008a00b101a100f300b101a3005000 -0001f8002c00730068014f006d00110000010d0080000101800083018400770284017600 -650100010d002700010180000100830084009d007701840175005f007200130000050d00 -000019000100860083009d028400860080010101800001020d0000000d000a0074006500 -5f00610065005f007200100000096d004e007300680159006d0000001000000019000102 -8000830105009d0284008300270039006d0000010d002600010180000103840069007700 -9d00770069008400830052004d004807750068005d0068005d0068007301480155004802 -55004801530083008e0084009d0286018000010525000d00000010007200650075008400 -690077028400830027008000010219000d00000030006d006000830084009d0383018000 -01022200000029006a0006005f007c02710074004c00640000060b006a00630071007401 -7101740072006a000b000d00270080000100800001008301530075006901830080002e00 -6a00100100001e00800083019d0005018400860080011d005000330051015d0048016000 -0101800001018000270075008400770269006d00800019000008e700a600e600eb00f000 -e600eb04e601eb03e600b100eb06f000eb00f001eb01e600eb000700a300b1005b00f800 -f000a800f000f11eae00a600f8008a00b101a100f300b101a300500000016d0031007300 -68015a006d000d00000119008000010180008301840077028400730076005f0064000001 -0d0027000101800001008300050084007701840175005d0072000b0000040d0000011900 -0100860084009d028400860080010101800001020d00100029004f007600720071037400 -3700100000086d004e00730068015d006d00000010000000190080000101800083018400 -9d0284008300270039006d0000000d0126000101800001036d0069007702840075008300 -5b005a0058025d0058015d0058007500730068037500730058005d0058015a005d005801 -5d005b0083008a0084009d0286018000010523000d000000130072005f00750084017702 -8400830027008000010219000d0000002f006d00680084009d0384008301800001018000 -2000000029006a0074005f007c02710076004c006400100000050b006a01650071007400 -7101650072006a0000000d002700010180000100830277008401690083002e0072001001 -00001e008000830184038600800083002f0050003000660051005d004801600001018000 -010180000100f8007500770269006d00800019000008e700a600eb008a00660c6d00ae00 -f1006d00660cf800a300b1005300f800ef00a800f1000700df07b100df13a300f700a600 -f8008a00b101a100f300b101a300500000016d00310075005d0068005e006d0000021900 -80000101800083018404730076005f00640000010d002700010180000100840083006200 -77008400690084015f007400100000071900010086008404f80080010101800001020d00 -100064006a007c0074047c007200130000086d005100750068026d000000100000001900 -8000010180008301690084009d0084018300530050006d00100000000d00260001018000 -01036d0069008400750084017600530052004d004807750068005d0068015e0073014805 -4d01480053019e0084038601800001028000010123000d000000100072005f0076007700 -84017700840183002700800001020d00000130006700680084009d0084018a0084008301 -8000010220000d0029006a0006005f007402710074004c0064000b00100000030d000000 -6a01710074007c025f0072006a000b000d00270001018000010084027d00770084006900 -83002a00720000021e008000830105008401830086008000830034005000300066005100 -610048016000010180000101800027007501840269006d00800019000008f000a300eb00 -f80000000d00210119000d0019001f000d0200016600a800f10052000001120018000000 -3100100113003100100000016d00a300b1005300f800ef00a800f1000700b106f8018a00 -aa00a800f700f800aa00a800aa00b100a8008a00a8000701b1000700b103a300f700a800 -f8008a00b101a100f300b101a300500000016d00310073005d0068005a006d0000021900 -800001018000830184028300840176005700640000010d00270001008002830084008300 -77006900840175005700720013000d000006190080008600830086008302860080010101 -800001020d000a006b004c007400710065007102740072000a000d0000076d004e007300 -5d0068005d006d000000100000001900800001018001830186028301270050006d000001 -0d0026000101800001038400690184008300690075002700220000011000000210026d00 -4e0031004e0030015100660000071100230027008e008300860083018601800001052300 -0d000000100072005f007501690084007500830280010100800001000d000b0000003300 -670060008401860083008e008400830180000100800120000d0029006a0006005f007102 -650074004c0064000b000000100000030b006a0165007c035f0072006a000b000d002700 -010180000100860005009d0077018400690053002a006a00000220008000830186008302 -860080013000330030006600510061004801600001018000010180002700750069008300 -6900860083007300800019000008f000a300eb00f8000000190026002202230035002200 -1900340000015200a800f1005200000013004d0058000a005a0048004d0016005d001002 -6d00a300e4005b00f800ef00a800f1000700b106f8008a00f8016d00f8018a006d00f800 -8a00f8018a01b1000700b104a300f700a600f8008a00b101a100f300b101a30050000001 -f8003100750068015a00f80000010b001900800001018001270169028401730065006400 -00010d002700010180012701530075006900840069015d007200100000020d0000030d00 -80008600830086008302860080010101800001020d0010006b004c007600710174016500 -740072000a0000010d0000056d0050007300680073005d00f80000001000000019008000 -0101800001002701830086008302270052006d0000010d00270001018000010280008400 -6900840169018400270022000006100000006d0051004e00500033005000660100061000 -0d0023002700860083048600800001018001010125000d00000010007200650069018400 -750153002700800201020d00000131006d00530083038600270180010101800020000d00 -290072007c0065007100740071017c00630064000b000000100000046a0165007c036500 -72006a0000000d002700010180000100830005017701840083013100720000021e008001 -270080002702860080008300300051005000660051006100480160000101800001018000 -2700750066005301830053006d00800019000d000007f000a600eb00f800000019002600 -22001e00260222011f0000015200a800f1005200000012005d005e0046005d0212005800 -100000016d00a300b1006000f800ef00a800f1000700b104df00b100f800f700f8006d01 -f801a8006d00f800f700f801df00f800df00b105a300f700a600f8008a00b101a100f300 -b101a300500000016d00310073005d0068005a006d000002190080000102260023016600 -600368005700640000010d0027000101800026002400250023007600600069005e006800 -5600720013000001100200020d0023008600270035002700530035008300800026002400 -25000100800001008000190010006a004c0074017c025f0006007200100000010d000005 -6d004e0073005d0068005d006d0000021900010280002501230083013500270053003500 -4e006d0000010d00270080000100800025036d0068005b0067006001730023001e000006 -100000006d004e002a004e00300151006600000610000000200025008600270035012700 -35008600250026002500270080000100800025000d000000100072005f005e0068005b00 -68007600390023002501800001020d000001300066003900350027005300350086002400 -2501800001018000200000000a0063007c006a007401720071007c006300370000076a01 -6500710074025c0072006a000b000d002600010180000100830105007700840083015300 -1d007200100000011e008001010080002501240086003501300033003000660051005d00 -480160008000010080002500240025002300730052003500390035003900670022000d00 -10000007e700a600f000f80010000d0022000d000000230122001e0026000d0000015b00 -a800f1005200000012004d0012004e004d0058005d0010004d0000026d00f700b1005200 -f800ef00a800f1000700b106f700b100f7018a00a301b0008a00f700a8008a00f700b100 -f700b106a300f700a600f8008a00b101a100f300b101a300500000016d00310075006100 -73005e006d001000000119008002270019000d000000640065015f0065015f0064000b00 -00000d002700800219000d01130074005d00650061006500560074001300000110000003 -0d0010000d006d0033005200340052003300660050000d0119008003190010006a004c00 -74017c026500740072000b0000086d005100750068026d000b0000000d00190080022700 -19000d0152006600500033005200330051006d0000010d00350080021e000d0100007200 -65005d0068006501720013000d0000086d0051003100510050004e006601000010000004 -100000000d0011006d0033005001330051006d000d0119002100800235000d0000001300 -720065025700650076002d000d01190080030d0000001000330067003300510033005100 -50006d000d01190035008002210000000d001300740065015f0065007100740013000007 -10006a00720074007103650072006a0010000d0027000101800001008400830189006902 -83002e00720010000d0000001e0080000101260019000d0000006d00300051004e005000 -3000660051006100480055006000010219000d0011000b0072004f0037036a000b000009 -ef00f700eb00f80013020e0013021b0021010e0013016600a800f1005b00130b1a006d00 -a600e4004e007500ef00a800f100a81d8a00f700a800f8008800b101a100f300b101a300 -50001001f8002c006800610068004e006d00100000010d00820281000d0000000b005d00 -57005f04650000010d00810082020d000b000000120074005f006500570065005f007200 -100000060d0000016d00300050001b004e0030005b00500000010d00810082020d001300 -6a004c0074017c025f00740072000b00000867004e0073005d0068005a006d0000001000 -00000d00820281000d00100151006600330150001d0050006d0000010d00530082021c00 -0d01100072005f005c00650057006300720010000d0000086d0050003002330051006600 -00061000000111006d003300300131004e006d0000010d002100820253000d0010016a00 -5f005d015700650072002d000d0000000d00810082020d000000100033006d001d003300 -30012f006c00000235008202210000010b007200560065005f005d005f00740010000007 -0a006a01740071007400710272006a0012000d0026000101800184008301770073007500 -690083002e006a000b0000011e008000010126000d0000016d0030004e001b004e003300 -520051005d0055016000010180001900000010000000720049002c0037012c0072000b00 -0d0000071000ef00a600e600f7006d0cf800aa00eb00f8006d0cf800f700e4005a007500 -f200a80007008a1ea801f8008800df00b100a100f500e400b100a3005000110000006d00 -3100730068015100f80000020d00820081020d000000100064005f0065015f0065020001 -0d00810282000d0000011000740065015f0065005f007200130000096d00330051002f00 -510033006600500000010d008101820081000d0010006a004c007400720074025f007400 -72000b0000001000000510006d005000730068015d006d0000020d00820081020d001001 -510066004e0030005100300051006d0000025300810082011f0000000d00100072006500 -5f0065005c0065007200130000096d0051003300380133006601100000096d0033004e01 -380051006700000221008201810053000d0000001200720065005f0065005f0065007200 -2d0000010d0081008200810082000d000000100030006d00300051003000500030006d00 -00010d005300820081008200210000010b0072005c0065005f005d00650076000b001000 -0001100000010d0000001000630006017405630013000d00270001018000260069005301 -7600690168005b002e0072000b0000011e008000010127000d0000016d00330050003000 -50003300660051005d004d01620027000101190000010b0072004b002e00370272000b00 -00081000f000a600e600b109b000b113e400a300ae004e007500ef00a8000700eb000700 -eb1cdf00a800f8008800df00b100a100f500e401a300500000016d00310075005d006800 -5e006d00000010010d00820081020d001001640065015f0061006500570064000b000000 -0d008300810182000d000001100074005f0161006500570072001300000810006d003000 -5000330050002f006600500000010d0081030b016b004c00760071006503060072000b00 -10010002100000026d005000730068026d0000020d0081030d0000015100670050003000 -5000330050006d000002530081018200190000010b0072006500570065005f0065007200 -0b000007100000006d0051002a0038004e0031005e00660010000001100000066d003300 -4e0050002f0050006d00000221008102390000011000720063005f007100570065007400 -2d00100000000d0081030d0000013000670033005100300050004e006d00000239008102 -21000000100172005f0065005f005d00650072000b00100000060d001300570065015f01 -650057006a000a000d001900270080021900680048004d0076005d005f00650037002900 -720000000d0000001e00800235000d0000016d002a005100330050003300660051006100 -48004d0060008002190000010b006a0049002e0037002e0037006a000b0000060d000001 -f000f700e600f000b001b100ae00b107b000b101eb000700b107b000b100b002b200a300 -ae004e007500ef00a800f11eeb00a300a800f8008800df00b100a100f500e400b100a300 -3a000b016d002a0073005900680051006d000b020e00820081020e000b000c0064006500 -63005f01650063006a000c000b01810282000e000b010a007400630065005f0065005700 -06000a000000100000060b006c002f003800280038002f00660051000b010e0081030b00 -0c006b004c007400710265007100060072000a0000050d010b006c00380073005d006800 -5e006d000b0381030b025100660038002f003800280038006d000b025300810182001c00 -0b010a006a006500570065005f00650072000a000b0000060b016c0050002f0034003300 -3000520066000d0000070b000c006d0038022f0038006c000b02340081023a000b010c00 -6b006300590063004c006500720036000c000b000e0081030e000b012f0067002f003800 -2f0038016c000b023a00810234000b010c0072005700640057006400630072000c000b00 -00071000590065005f015d00650056006a000a000d015300820185000e00610054005800 -76005f00650061004a00490072000a0012011b008500820081005300100012016d003100 -4e0031004e0031005e00510061005501670082020d0010000b001300720049002e036a00 -0b000d00000410000d0000000b00e700f700e600f8002f002a0030003700300037003002 -4e002e002a002f006600a800f10066002f0030002f0033002f00330030002f0152002f02 -f800a300ae004f007500f200a800f1000700b105f700b100f700b100df00a8008a008800 -b103df00b100df00b107a300f700a800f8008800df00b100a100f300e400b10094008700 -3c006f0090006f0079026f0091006f003c016f00820081018f003c016e0078076e003c00 -6f000300810182003c016f006e0078057e006e0029000000100000040b003c00bf006f01 -3c006f033c028f00810182003c006f006e017f0078027900780179000b00000510000b00 -3c00bf006f0079026e00bf006f013c010300810103003c026f06bf003c028f0081023c01 -6f006e007801790078036e003700100000050d00870091008d02f8008d0091016c000003 -100100013a003c00bf006f04bf006f013c000300810203006f003c0179006e0478006e00 -6f003c010300810103006f003c006f01bf003c006f023c00bf003c028f0081028f003c01 -6f0078006e0478006f003a0000020d00000310006400630065015f0065005f006a001000 -000183008202110061005d0061007c0071017600710065007c005d025e00860083006c01 -5e005d01890068007300680073006800750073007600610068007300810182000d001000 -0b00100072004f002e0037012e0072000b0000060d000b003c00ed00a600e600f8000001 -0a006b002d00640037000a002e00640100016600a800f100520000000d00520066000d00 -6600330134006600520000016d00a300ae006b009300e700a800f1000700b105f800b100 -f802aa00f700f800a300f800f7008800f8008a00f801b106a300f700a800f8008800df00 -b100a100f300e400b1009400be0043004000bf006f0079026f00bf003e00bb003e004000 -820081010300bb003e0070007b01790370023e0040008f0081018200bd003e0042007000 -7b0079017000790070007800790036000000100100030b004000be0040004300bd003e00 -4000be00bd014300bd00030081018f0040003e00bb003e007b007003d9007b0041000b00 -10020000100000000b01bd00bf00bc007900bf00d9006f00bf003e004300bb0040008200 -81018f004000bb004300bc00be00bc003e00bc00bd003e00bd00430140008f0081024000 -43003e0070007b016f0079007b0079007b0070004f00130000050d008700e9008d019401 -8d009400e9006c000d0010000001100100013b00bd00bf004000bd004301bc00bf003e00 -3d004300400081028f003d004300bb007003bc00d9007b003e004300bb0040008f008101 -030040004300bb003e00bd013e004000bd00bc00bf00bb013f008f0081024000bb004300 -3e007b00bf0070037b0040003b0000071000640057005d0157005d0057006a0010000b00 -000053008101820011006101580074005c005d0065006100570074004a00550048003000 -8701830066004e004800460075005a005e005a0068005a00680161004800450067008102 -0d0010000b0000006b002e0029002c0029002d006a000b000d00000511000b00bd00ed00 -a600e600f8000d001000640063006a016400490064004f003700100000006600a800f100 -520000000d006c01330066016c001a003900660000016d00a300ae006b009300f200a800 -f1000700b105f800b100f802aa008a00aa008a00a300f805aa00b105a300f700a800f800 -8800df00b100a100f300e400b1009400bc004300bb00da00d90093027900da0043004400 -43004000820081018f003f004100700179017b0079017b01700043010300810182003f00 -430070006e007b0079037b017000360000060b004000bf00bc004002bd02bb0043003f00 -03008101820040004300bb0041007b007005bc000b000d0000050b00bd00be006f007900 -bf016f00da004300bb003f004000030081018f0040003d00bb00bd024301bb004300bf00 -bb0043003f008f008101820040004300420070007b0179037b0070004f00130000050d00 -8700b600b000b100a701af00df00950087000000100000053b004000bf00bc004301bd00 -bc00be00bb0044004300400081028f0043003e0042007b0170027b014200440043004000 -82008101030040003d00bb00bd00bf00bd00bc01bd004300bf00bc003e0043008f008102 -8f003e004300bc007b0070007b0170017b0043003b000000100000050b00640063005700 -63005700630056006b000b025300810182000b00610274005f006500710065005f007400 -540155004e0087026c005400550175005d0068005d0068005d0073006800610055005400 -670081020e000b02720037002800360128006a000c00000610000b00bc00ed00a600e600 -f8000d00100064004f006301640163006b002e00100000005b00a800f100520000000d00 -6c00340066026d0052003900520000016d00a300ae006b00dc00e700a800f1000700b104 -df008a00f8008a03f801a300f800f7008800f80088008a01aa00b105a300f700a800f800 -8800df00b100a100f300e400b1009400bd004400bb00da00bf008902d900da0043004400 -43004000820081018f00430170027b007f017b017001430040008f00810182003f004300 -70017b017a007f017b02360000060b003e00bf004000bc004000bd03bb003d0040000300 -8101030040003d00bb0042007b0170037b0043000b0000060b00bd00bf00bc007900bf00 -d9006f00bf003e004400430040008200810103003f004300bb00be00bf00bd01be00bd01 -bf00bb00430040008f008101820040004300420070007b017f007a017b0170004f001000 -0002100000010d008700e900ae00a0019e00a000df00e90087000d000003100000013b00 -4000bf004000bc01bd01be00bb0043018f0081028f004000430070007b057f0070014300 -4000030081018f0040004300bb004300bf006f0079006f00bf006f00d900bc006f026c00 -83006c006f026e007b0079037b013e003b0000073b006e073c020300810182003c006b00 -73006b007800720478006b03860087006c016b0289006d016b0075006d0276006b016d00 -810182003c0378006e003c006e003c006e013c0000070b00bd00ed00a600eb00f8000001 -0a00100029010a002e0029004f002e000b0000006600aa00f000520000011d0000001d00 -1b00300033000d00500000026d00a300ae006b00dc00e700a800f100df00aa00b11bf701 -a800f8008800df00b100a100f200e400b1009400bd004301da00d9009d02d900da004300 -bb003d00400082008101030040003e0070017b007a007e0270023e0040008f0081018200 -40003e0070017b017e007c007e0070007b0078003600100200030b004000be004001bc00 -4000bc00be00bd00bb00430040000300810182003f004300bb003e007b007005bc000b00 -000510000b004300bf00bc007900bf016f00bf004300bb0043003f000300810103004000 -4300bb00bd00bf00bc004300bd016f00bf00bb0043003f008f0081024000430041007001 -7b007c007e017b0170004f000003100000028700b600b1009e009d01a000eb009a008700 -00073b004000bf004000bc004300bb004300bf0044004301400081028f00400043007b01 -70007b0170007b016e007000430040008f00810103004000430044004300da007900d900 -bd00bf01da00bd02be00810085008700be00bd027b0170017b0079007b0043003b000007 -3c007000d9007001bf007000bc007000bb003f0040008f00810182004001430170004100 -bc0142003e007000430040004300400081028f0040004300bb00bf004000bd00bc004000 -bd00bf00bd007900bd00bf008700810182003f004300bb003e007000bc0042003e014200 -7000bc000b0000060b00bc00ed00a600e6008a0066055b0066035b0066006d00a800f000 -6d0066075b0066025b00f800a300ae003c00d900e700a800eb008a00881df700a800f800 -8800df00b100a100f300e400b1009400bd004300bb00da00bf009d02d900da004300bb00 -43004000820081018f004000430070017b007e037b01700043003f000300810182004000 -430070017b017e027b0170003600100100040b004000be004000bd004000bc00bd014000 -bb00430040008f008101030040004300bb0041007b017004bc000b00000510000b00bc00 -bf00bc007900d9017900da004300bd003e0040008200810103004001bb00bf00d905bf00 -bb003d0043008f008101820040003d00420070007b017c017e007b016f004f0000060d00 -87009500df00a0009d01a000eb009500870000073b004300bf00bc004001bd00bc00be00 -bb0044004300400081028f004000430070007b0179017b02700143003f00030081010300 -40004300bb004300da007900d900bf00d900bf00da00bd02be008702bf00bd0170007b03 -79017b0043003b000003100000010b003c007007440043003f008f008101820040004300 -bb00430070004200bc00410042017000410044003f00400081028f003f01bb00bf004300 -bd004300bc00bd026f00bd0187008101030040004400bb0041007000420041003e014100 -7000bc000b0000060b00bc00ed00a600e600a800a300a800a600a803a300a601a800a300 -a800a300b1000700a801a300a801a300a801a300a800a300a800a600a801a300ae006b00 -dc00e700a800b11fdf00a800f8008800df00b100a100f300e400b1009400bd004300bb00 -da00bf008902bf00da004300440043004000820081018f003f00430070017b007c007e01 -7f0078007b007000430040008f00810182004000430070017b0078007e0278007b007000 -360000060b004000bf00bc014000bc00bd02bb00430040008f008101030040004300bb00 -44007b017004bc000b0000060b00bd00be00bc007903dc006f0387006c00830087006f02 -7900d9009302d900bf01bb0043003f008f00810182003f004300bc0070007b017e027b01 -6f004f001000000687009a00df00a0009d01a400df009500870000040d0000013b00bb00 -c100bc00bd03be00bb0043003f00400081028f0040003e0070007b0070007b0178007b01 -70013d00400003008101030040003d00bb00bc00da007900d9007900d900bf00d9006f02 -8701830087006f037b007001790170007b003e003b000001100000030b003c0042007006 -4400430040008f00810182004000430044003d007000bc0042004100bc00410070004400 -bb004001820081018f003f004300bb00bf00bc00bd004300bc00bd026f00bd0187008101 -820040004300bb0044007000420041003e0141007000bc000b0000060b00bd00ed00a600 -e600f001eb00f000eb05e600eb03b100eb00f003eb00f000eb00f001eb00f000eb01f000 -e600a300ae006b009300e700a800f000f11eaa00a800f8008800df00b100a100f200e400 -b1009400bd004301bf01d9007900d901da004300bb0043003f0082008101030043017001 -7b0079007b027900700143003f008f00810182003f004100420070007b0079007b007900 -7b0079007a007b00360000060b004000be004000bc0043004000bc00bd01bb003d004000 -03008101030040004300bb0041007b00700543000b0000060b00bd00bf00bc007900d901 -7900dc00bd00bc00bd00bf008b008702bd02bf00da0089009d018800bf01bb003f004000 -8f0081023f004300420070007b0079017b0179007b0070004f00100100058700b600b100 -a300ab01a700b0009500870000073b004300da006f01bc016f00bf00bb003f0043004000 -81028f003f00430070007b017a007e007c007b01700143003f000300810103003f004300 -bb00bc00da00d9017900d901bf00bc0043018f00810240004301bc0070006f0070003e00 -6f0170003e003b0000060b003c007007bb0043003f008f00810182004000430044004300 -70004202bc0041007000440043003d004000820081018f0040003d00bb00be004000bd00 -43004000bd026f00bd0187008101820040003d00bb0043007000bc00420041003e004200 -700043000b0000060b00bd00ed00a600e6008a00660c6d00aa00f1006d00660cf800a300 -ae006b009300e700a800f100eb000708b1000703df00070da300f700a800f8008800df00 -b100a100f300e400b1009400bd004301bf006f00bf006f00bf006f00da004300bb004300 -4000820081018f00430170007b0078007b0078017b006e007b0070003d0040008f008101 -820040003d0070017a0078047a0070002d0000060b004000be004000bd0043004000bd00 -be00bd004400430040000300810103003f004300bb0041007b007005bc000b0000060b00 -bc00be00bd007900d9019300dc00bf038703bd02bf00da00a1009d018900bf01bb004300 -3f008f0081018200400043004100700078016e0078027b0070004f00100000068700b600 -a700a600b100ae00a700b0009a0087000005100000003b004000dc009303d900da00bb00 -4301400081028f00400043007b027e027f007b00700143004000030081018f0040004300 -bb004300d9009303d900bf00bb0043003f008f00810240014300440070003e0042004101 -3e00700043003b0000060b003c00700744003d0040008f008101820040003f00bb004400 -70004201410042004100700043024000820081018f003f004300bb00be004000be004300 -4000bd00be00bd006f00bd018700810103003f004300bb0041007000bc00410242007000 -bc000b0000060b00bc00ed00f700e600f8001300520130000d0000000d0133000d000002 -5b00a800f100520030005200510000011b010001300100016d00a300ae006b009300e700 -a800f1000700b1088800f801aa00a300df00a300b100a800aa01b108a300f700a800f800 -8800df00b100a100f300e400b1009400bd004300bb00c100bd00be00bc00bd01da00bc00 -bb0043004000820081018f003f00430070007b0070007b0070017b0070007b0070004100 -40000300810182003f004300bc0070007a007b0070017b0078007a007000360010010d00 -00030b004000bf00bc00bd03be01bb0043003f0003008101820040004300bb0044007b00 -70047b00bc000b0000060b004300bf006f01790293006f0387006c0187006f02d9009300 -89019f007900bf014400430040008f008101820040003f00bc0070007b0070017b007001 -7b007000380000078700e900b000df00b602df00e900870000073b004300da0093008902 -7900da00bb0043003f00400081028f0040003e0070007b0078017e0178007b0070014300 -40000300810103003f004300bb00bc00da0079008800f8008800bf01bb0043003f008f00 -810240003f003d0044007000410042004102700043003b0000060b003c007007bb004300 -3f008f008101820040004300bb0170004201440042017000bb014300400081028f004000 -4300bb00bf004300bd004301bd026f00bd016f008101820040004300bb017000bc004400 -4201bc007000bc000b0000040d0000000b00bc00ed00a600e600f8000d0033006c005200 -660034005b01660052000d00520000006600a800f10052001300670030004e0066005000 -5100320051004e006600100000006d00a300af006b009300e700a800f1000700b1098a00 -a300f8018a0088016d018800b108a300f700a800f8008800df00b100a100f300e400b100 -9400bd00bb01bf004300bd004300bd00bb00bf004300440043004000820081018f004000 -43004400700042013e004100bc003e00700042003f0040008f0081010300400043014100 -70014200410070003e007000bc00280000060b003e00bf006f01bc00bd03bb003d004000 -8f008101030040003d00bb0042007b0170007b0070017b0043000b0000060b00bb00be00 -4000bc02bd00bf003e004301400082008101030040004300bb00bd00da00bf05bb004300 -40008f008101820040004301410070004200bc004101420070004100380000078700b700 -df00b000b601df019500870000073b004300da0093009d02da00bf00bb00430140008102 -8f004000430070007b0170007b0370013e00400003008101030040004300bb00bc00da00 -88009d02bf01bb00430040008f00810240004300bb00420070004100bc004101bc007000 -3e003b0000060b003c0070017b0070017b0070014400430040008f008101820040004300 -440170006f013e0070006f0070004400bb003f00400081028f003f004300bb00bf004000 -be004300bd036f00bd016d008101030040003e00bc017b007000bc006f006e006f007000 -bc000b0000060b00bd00ed00f700e600f80000000d0066005b003400660352005b003400 -00006600a800f100520000006600100051006d005e015100670010006600100000006d00 -a300ae003b00d900e700a800f1000700b10888008a00a800f8018800f700f803b108a300 -f700a800f8008800df00b100a100f300b1019400bd004301bf00bc00bd004300bd01bf00 -4300bb003d0040008200810103004301bb00700042014100420141007000bb003d004000 -8f008101820040003e00bb0044007000410042013e004100700043002800000310000001 -0b004000bf007901bf00d9007900d900bd00bb003d0040000300810182003f004300bb00 -3e007b007904700043000b00000510000b00bc00bf00bc004301bc00bd00bf004300bb00 -4300400003008101030040004300bb00bd00bf016f01bd006f00bf00bb0043003f008f00 -8101820040004301440070004100420041027000bc003a00000787009a00b000b602b000 -b6009a0087000d0000050b003b004300da0093009d02bf014302400081028f0043017b01 -6e00700079006e017b006e0070004300400003008101030040004300bb004000da008900 -9d02bf01bb00430040008f00810240004301440070004200bc0041013e00700043003b00 -00060b003c0070007b0079037001bb003d0040008f008101820040003e00bb0044007b00 -790170007b0079007b0044004301400081028f003f004300bb00be004000bd00bc004000 -bc00be00bd0079006f0079006d0086006c0087006f037b0079037001bb000b0000060b00 -bc00ed00a600e600f80000000d0052005b00660050006601520019006d000d0000006600 -a800f1005200000052001000510066005e00500066011000520000016d00a300ae003b00 -bf00ed00a800f1000700b1088a01f7018a00aa008a00a300f702df00b107a300f700a800 -f8008800df00b100a100f300b1019400bd003d00bb00bf004000bc03bf004300bb004300 -4000820081018f0040004300440070003e00bc0042003e00bc0042007000440043003f00 -8f008101820040004300bb00430070004200bc003e004101700043002800000310010000 -0b004000bf00d9009303d900bc00bb00430040008f008101030040004300bb0041007b00 -79037b01bc000b0000060b004300bf00bc0040004300bd01bf004300bb003d0040000300 -8101030040003d00bb00bd00be01bd01be01c100bb003d0040008f008101820040014300 -44007000410042003e014200700043003a0000060d009000e900b601df00b000b600eb00 -9500870000073b003e00da00d90089018400d900bf00bb0044004300400081028f004301 -70007b0070047b00700143003f0003008101030040004300bb00bc00d90093008902d900 -bf00bb003d003f008f008102400043003f00440070003e0042003e02700043003b000006 -0b003c0070007b0079008901790070014400430040008f008101820040004300bb004200 -7b0079007d0079027b0044004301400081028f0040004300bb00be004300be0043004000 -bd026f00bd00bf006f008702bd02bc007b007900880079007d00d9007b00bc0013000006 -0b004000ed00a600e600f8001301110052001b000e001a00110013003400500013016600 -aa00f1005200130c6d00a300ae003b00bf00e700a800f100a800a309a800a300a800a302 -a801a300a801a3078a00f700a800f8008800df00b100a100f300b1019400bd004300bb00 -bf004000bd004301bc00bf004300440043004000820081018f003f004300bb0070004201 -410142017000bb00430040008f00810182004000430044003d007000bc00420041027000 -4300280000060b004000bf0189009d018900da00bd00bb0043003f000300810103004000 -4300bb0043007b00790077009d0077007b007000bc000b0000060b00bc00be0040004301 -bc004300bf004300bb0043004000030081018f0040004300bb00bd024301bd01be00bb00 -430040008f00810182003f004300bb00440070004200bc003e0041004200700043003a00 -00060d0087009a00b001b100b001df009500870000073b004300da00d903bf01bc004300 -3d00400081028f0043003d00420070004100420041004200bc0070004200bb003d004000 -03008101030040003d00bb00bc00da00bf00d902bf01bb003f0040008f00810240003f00 -4300bc00700041004200410270003e003b0000060b003c004200700089009d017500bf00 -7000bb00430040008f008101820040004300440041007b00790077009d007700d9007b00 -4400bb0043003f0081028f003f004300bb00be004300bd004300bc00bd026f00bd018701 -85008f00bd02bc007b0079009d007701d9007000bc000b0000060b00bc00ed00f700e600 -f7006d0cf800aa00eb00f8006d0c8800a300ae003b00d900e700a8000700f7008a1da801 -f8008800df00b100a100f300b1019400bd004300bb00bf004000bd004000bd01bf004300 -bb0043003f008200810103003f004300bb007000bc0042004101420041007000bb004300 -3f008f008101820040004300440041007000420141003e0041007000bc00280000060b00 -4000bf019d028900da00bd00bb003d003f0003008101030040003d00bb0043007b007900 -77009d0077007b00700043000b0000060b00bd00bf004000bc0043004000bc00bf004300 -bb0043004000820081018f0040004300bb00bc00bd014001bd00bc00bf00bb0043004000 -8f00810240004301440070004201410042004100700043003a0000078700e900a601a702 -a8009500870000060b003b004000dc007903bf0144003d004300400081028f003f004300 -bb0070003e0042014100420070004300bb00430040000300810103003f004300bb004000 -bf006f0079006f00bf006f00bf00bb0043004001810240004301420070004200bc004101 -420070003e003b000000100000040b003c007000d9007703d9007000bb0043003f008f00 -810182004000430044017b00790077009d007700d9007b00bc0043003d003f0082008101 -8f0040003d00bb00be004300bd00bc004000bd026f00bd00bf00870185008700bd02bc00 -7b00790077027001bc000b000d0000050b00bd00ed00f7000700b11fa300ae003b00bf00 -e700a8000700eb000700eb090700eb010700eb010700eb000700eb09df00a800f8008800 -df00b100a100f300b1019400bd004301bf004000bd004300bd01bf004300bb003d004000 -820081018f003f004300bb007000420141003e00bc004100700044003d0040008f008101 -820040003d00bb00bc007000bc01410042017000bc00280000060b004000bf0189009d00 -89008800da00bd00bb00430040000300810103003f004300bb003e007b0078007d007700 -890079007b00bc000b0000060b00bc00be00bd02be00bd00bf00bb0143003f0082008101 -030040004300bb00bd00be00bd004000bd00bc004000bf00bb0043003f008f0081018200 -40004301bb0070004200bc014100bc007000bc003a0000078700b600b000aa00a001b100 -eb009a0087000d0000050b003b004000da00bf05bb003d0043008f0081028f004301bc00 -7000410042003e004100420070004100bb0043004000030081018f0040004300bb01bf00 -bd02be00bc00bf00bb00430040008f008102400043003f00bb0070004100420044004201 -7000bc003b000000100000040b003c007000790177007d01700144003d0040008f008101 -820040004300bb0042007b0079008900770170007b0042004301400081028f003f004300 -bb00be004300bd0043004000bd00be00bd006e006f007900870185008700bd02bc007b00 -790077018900d9007b00bc000b00110000050b00bc00ed00a600e600eb00b100b000b102 -aa01b102aa00b100aa00b101eb000700b000aa00b100aa00b103b000b100aa00b101b000 -a300ae003b00bf00ed00a800f11eeb00a300a800f8008800df00b100a100f300b1019400 -bd004300bb00bf004000bd00bc014000bf004300bb004300400082008101030040004300 -bb007000410042013e0042017000bb004300400003008101820040003d00bb0043007002 -6f0170014300280000060b004000bf01d9009301d900da00bc00bb004300400003008101 -820040004300bb0041007b007902d90079007b00bc000b0000060b00bc00bf00bc02bd01 -bf00bb013d004000030081018f0040003f00bb00bd00be00bd004001bd004000be00bb00 -3d003f008f008101820040003f00bb017001bc006f003e00700143003a0000060d008700 -9500b0009e009d01a000eb0095008700000510000b003b004000da00bf05bb0044004300 -400081028f0040004300bb0070004100bc003e004200bc0070004100bb0043003f000300 -810103003f004300bb01bf00bb00bc00bd014300be00bb00430040008f00810240004301 -bb0070003e007000bc006f017b0043003b0000060b003c0070007b0179027b007000bb00 -3d0040000300810182003f004300bb0042007b0179027b01440043014000820081018f00 -40004300bb00be004300bd0043004000bd027900d9018703bd00bf0170007b00d9007902 -d9007b00bc000b00100000050b00bc00ed00f700e6008800300052014e00300150003002 -520030016600aa00f100660034005201300133013001330050003001f800a300ae003b00 -bf00e700a800f1000700b108aa00b101aa00df00b10ea300f700a800f8008800df00b100 -a100f300b1019400bd00bb01c1004000bd004300bc00bd00bf004300bb00430040008200 -81018f0040004300440070004100bc0041003e00bc00410070004400430040008f008101 -820040004300440043007b0070016f006e0070007b00bc00280000060b003e00bf01d900 -6f00d902bd00bb00430040008f008101030040004300bb0042007b0079006e0079007002 -43000b0000060b00bc00bf016f01bf006f00da003e00bb00430040008200810103003f00 -4300bb00bd024301bb00bd00bf00bb0043003f008f0081023f004300bb00440070006e00 -70016f006e00700043003a0000078700b600eb00a0009d01a000df00950087000d000005 -0b003b004000da00bf05bb0043003f00400081028f0040003d00440070004100bc003e01 -420070004200bb0043003f0003008101030040003d00bb004300bf00bd00bc004000bd00 -4000be00bb00430040008f00810240004300bb00440070006f0070026e007b003e003b00 -00060b003c0070006e0070016e0070024400430040008f00810182004000430044004300 -7b0179027b014400bb0043004000820081018f0040004300bb00bf004300be004300bd03 -6f0287008600830087006f026e007b0070006e006f0079006e007b00bc000b0010000005 -0b00bd00ed00f700e600f800100052006d00330051002a00670033014e00660051000000 -5b00a800f10052002f006d00520033005200500052001d00340052006c000e0000006d00 -a300af003b00d900e700a800f1000700b1086d00b1008801f701a8008a00aa008a00a800 -b108a300f700a600f8008800df00b100a100f300b1019400be004001bf00bd014000bd01 -bf004000bd003e00400082008101030040003e00bc0070006f003e016f013e007000bc00 -3e0040008f008101820040003e004300bb007b01790270007b00bc002800000310000001 -0b006f00bf03d900bf00da00bd00bc00400103008101820040023e006e0070006f006e00 -6f0070016f000b0000060b00bd00bf019302d900da004300bb0040018200810103004002 -bd00bf00bc0040006f00bd006f00bf0040028f00810182004002bb00700079047b00bc00 -3a0000060d008700b600df009e009d01a000df009a00870000073b004300da00bf054302 -400081028f003f004300440070004100bc003e004100420070003e004400430040000300 -8101030040004300bb004300be00bd0043004000bd01bf00bb0040018f00810240024400 -7b0079047b003e003b0000060b003c0070014100bc0242007000bb00430040008f008101 -8200400043004400bb007b0070047b00420043014000820081018f0040004300bb00bf00 -4000bd00bc004000bc00be00bd00bb004300400003008101820040004300bb003e007000 -bc013e00bc007001bc000b0000060b00bd00ed00a600eb00f80000001300670030006700 -6d0167006d000a0066001b0000005b00aa00f1005200000066000d0039006d0066015200 -66001a006c000e0000006d00a300af006b00d900ef00a800f1000700b1086d008800f804 -8a00f700f800a300b108a300f700a800f8008800df00b100a100f300e400b10094003b00 -38016d003b013a003b016d0038038200810238026b003b0138003b0138006b0038028102 -820038013b00bc007b00790077027b01430028000001100000001000000238006d006400 -67016d0064006d003b003802810338036b003b0138013b006a0038000b0000060b004300 -bf00d9009d029300da0043003c003801810338023b006c003b003a003b026d0038028102 -82003a0038003b00bb007000790077009d00770079007b0043003a0000060d008700b600 -b000b100b300a400b100eb009a0087000005100000003b003e00da00bf02bd00bf01bb00 -4301400081028f0040004300bb00700042013e004100bc0070004100bb0043003f000300 -8101030040004300bb004300be00bd0043004000bd00bc00bf00bb00380181033a003801 -42007b007900770279007b0043003b000001100000030b003c0070004203bc0042007000 -4400430040008f008101820040004300bb017b0070047b00410043003f00400081028f00 -4301bb00be004300be004000bc00bd01bc00bb00430040008f008101030040004300bb00 -41007000bc0042037000bd000b0000050d000b004000ed00a600eb00f800000013006600 -500067006d006701f800660052001d0000006600a800f100520000006600000066006d00 -6600520066006c0066011a0000006d00a300ae006b00d900e700a800f1000700df00b107 -f801f700f80288018a00f800aa00b108a300f700a800f8008800df00b100a100f500b100 -e400a30050000b016d001d00500030026d0000020d00820081020d0000000b0064003700 -2e00370029002e002d00640000010d005300810182000d0000003a003e007b0079007700 -9d007700d9007b004300280000070b006d005a006800590068005d00730051000b000000 -0d0081030d0000010b0072003700290037002e016a000b0100060b00bc00bf00d9009d02 -9300da0040003b0000000d008103000010000d005100660033014e002a0050006d000002 -5300810182001c000d00380043007b00d90077009d0179007b0043003a000b0000068700 -b600a800b100aa00a300b0019500870000073b004300da00bf05bb0043003f0040008102 -8f0040003e00440070004100bc004100420170004200bb003d0040000300810103004000 -3d00bb00bc00bf00bb004300bc0040004300bf0040000b00000039008102340000000f00 -bc007b00700077009d00770079007b003e003b000b0000050b003c0042023e0041004201 -7000bb00430103008101820040004300440041007b0070037b0070004400bb0043003f00 -81028f003f004300bb00bf00bc00bd004301bd02bb004100400003008101030040003d00 -bb0041007000420241017000bc000b000003100000010b004000ed00a600eb00f8000001 -1d000000500030002a0030012a0051001b0000006600a800f100520000001d0000001a00 -340033000e0033001d001b00330000016d00a300ae006b00da00e700a800f1000700b108 -aa00a800b100aa00a300a800aa00f700b100f700aa00b108a300f700a800f8008800df00 -b100a100f500b100e400a300500000001000f8002f0050003302f80000020d0082008102 -0002640037022e00370164000b0000018300810182000d0000003a0044007b0079007500 -7701d9007b00bd0028000b0000076d0068015a0068017300500000010d0081030d000001 -0a00720037002d0037026a000b0000070b00bd00bf0184009d019300da0040003b000000 -0d0081030d0000000d00510066004e00330050002f0050006d0000010d00530081018200 -1c000000380043007b00d900770279007b00bc003a0000078700e900df01b000b600b000 -df00e90087000002100000033b004300da00bf05bb003d0043008f0081028f003f004300 -bb007000410042013e00420070004200bb00430040000300810103003f004300bb00bc00 -be00bd00bc004001bc00be0043000b00000039008102340000000f00bc007b0177027900 -7b0043003b000b0000050b003c0070016f01bc016f007000bc0040018f00810182004000 -4300400044007b0070027b0070007b00bc004300400181028f004002bf006f00be00bd02 -be01bc0040010300810182004001bd00bc007001bc006f003e0070007b006f000b001000 -0002100000010b00bd00ed00f700e6008a005b0066015b005e015b0066005b0366006d00 -a800eb006d0066005b00660152016601520066015b005200f800a300ae006b00da00e700 -a800f100f7008a1c8800f700a800f8008800df00b100a100f500b101a300500000016d00 -30005000300050004e006d0000020d0081030d00100000006400490037032d0064001001 -0d008300810182000d0010003b00bb007b01790093017b01bc0028000006100000006d00 -5d0068005d0068005d007300500000010d0081030d0000010a006a0037002e0037002e00 -37006a001000000610000b00bd00bf00d900a1019301da003e003b000b000d0081030d00 -0001510067004e0030005100300050006d00100000015300810182001f00000038004300 -7b00d900930279007b00bd003a000005130010008700e900df00b602b000eb00ee008700 -0002100000000b0010000b003b004300da00bf05440043003f00400081028f003f004300 -bb007000410042003e004100420070004100bb0043004000030081018f0040004300bb00 -4300be00bd00bc004000bd00bc00be0040000b000d003900810234000d00280043007b01 -7900930079017b0043003b000b0000041000000038006b003b056b003a02810282003a01 -3b00bc007b0070047b00bc003b003a01820081023a026d003b046c003b003a0281033a03 -6e003b046e003a000000100000050b00bd00ed00f700e600aa00a80db100df00a802a300 -a801a600a801a600a801a300a801a300ae006b00dc00e700a800b100a808a300a802a300 -a802a300a800a300a801a300a800a300a805aa00a800f8008800df00b100a100f300b101 -a300500000016d0030004e0030004e0030006d00000110000d0081023900000010016400 -490037002e0137002d0064000b0000000d00390081020d0000003a0043007b0078007902 -78007b004300280000086d005a0068005d0068005d007500500000010d00530081015300 -0d0000010a006a0037002d0037002e0037006a00100000070b004300bf007904d9004000 -3b0000000d005300810139000d000001510066004e0030004e0030004e006d0000023900 -8102190000003800bc007b007800790278007b00bf006c005200670066006d0067006600 -f800660087009500b600ee01f400ec00ed00ec0087000d000000660151006d0052006d00 -6f004000da00bf05bb0044004300400081028f003f004300440070004200bc003e004100 -bc0070004100bb004300400003008101030040004300bb004300bf00bc004000bc004001 -be0040000b000d00390081021f000b00280043007b0179037a0043003b0000070b006400 -4c002d002e003701280064000b0000000d005300810182000d000b003a0043007b007004 -7b004300380000001c0082008101530000026d002a0050002f0033002f00660052001100 -00000b0081030d000002720037002e0237006a000b00000610000b004000ed00f700e600 -f009f100f013e600a300ae006b00ac00e700a800eb00f00cf100f007f100f007b100a800 -f8008800df00b100a100f300b101a30050001001f80030005100340050003300f8000001 -0d0000000d000001110000026400490037012e00370164000b000000100000010d000000 -0d0000003a006f007b01d9037b00bd00280000086d0068015d0068017300500000050d00 -110000010a0072004f002e0037027200100000070b00bd00bf02d901bf00da00bd003b00 -00010d0100000d001000000151006600500034005100300051006d000003100000000d00 -10000b003800bc007b01d90170007b01da0066006d0050006d0113006d006c0066008e00 -e900ee00f400b600ee00df00f400ee00870052002a00670150006d006600670090004300 -da00bf05bd0043003f00400081028f0040003f0044007000410042013e0042007000bc00 -bb003d00400003008101030040003d00bb00bc00bf00bd0140014300bf0040000b000001 -0d000000100100002800bd007b007000d9027b016f003b0000000d00100000040b006400 -4b0037004f002e00370165000b00000019008300810182000d0000003a0043007b007004 -7b004300380000001f008200810153000d0000016d00330051002f005100340066005200 -110000000d0081030d0010000000100072004f002e0037012e0072000b00100100011000 -000010010b00be00ed00a600e600f100eb12e600eb07e600eb008a00a300ae006b00dc00 -e700a800f100eb1daa00f700a800f8008800df00b100a100f300b101a300500010016d00 -2f004e0030026d0000041000000010000002640037002e012d0037002d00640000021000 -00021000000028003b0072006b0164006a006b0072003b000e0000086d005d0068005a00 -68005d00730050000004100000030b006b0037002c0037002e002d006a0000080b003b00 -6d006b03640093003b0038000d00000010000004100051006600330030004e002a004e00 -6d00000310000001130010000f003b006e006a006b0164006b0072003b00510030005200 -3300300010002f0052002f008700ee00ec00b601ec00b000b6009a008700660030035100 -330051006c00bd00da00bf04c1013f01400081028f0040004300bb0070004100bc004100 -3e004200700041004400430040000300810103003f004300bb004300be00bd0043004001 -4300bf0040000b00000010000d0000030b003b00780064006b026a0078003b002f000001 -100000000d000002100064004b0037002e002d002e0029006400100000000d0053008101 -82000d0000003a0043007b0070047b00bc0038000b001f0082008101530000026d002f00 -33002f00330030005e005100100000000d0081030d0000000b001000720037002c002e00 -2a0029006a0000030d000001100000000d003a00ed00a600e600f100b100df01b105a300 -df00f700a300a800b100aa00a3020700b108b0008800a300b10051007900f200a800f100 -0700b1048a00f801b100a300b100a800aa03b100aa00f801b100a300aa00f800b104f701 -a800f8008800df00b100a100f300b101a300500000016d0033005100300050016d000006 -100000010b0064004f0037024f002d006400100000030d0000030b00720065015f006500 -570072000b0000096d005e0068025d00750066005200130000010d00100000030a006a00 -4f0037036a00000910006d006804f800100000000d0000020d0100011000510066005000 -30005100330051006d0000030d0200010d000b00720065005700650272000b0000001000 -00021000000287009500b603b000eb00b700910052006c006d0052006d0051006d013b00 -4000da00d900dc00da01d900dd00bf00430040008f00820085008b00c600be00bf00bd00 -700042014101bc0070004200bb004300400003008101030040004300bb004300bf00bd00 -43004000bd00bc00be0040000b00000010001100000310000b0072006501630065017200 -0b0000010b0000010d000002100064004c0037024f002900640010000001390081020d00 -00003a00bc007b007004d900bd00380000001900810239000d00000010006d0030005100 -3300500030006600510000010d00530081020d000001130072004f0037036a0010000002 -0d0000030d000b00e700f700e600f100b100df01b1058a00f700f8018800f700f8006d02 -8a00b108df00f800a300b2004f007500ef00a800f1000700b1058a00f70088018a00f804 -b100aa00f8008a01f8016d00b104a300f700a800f8008800df00b100a100f300b101a300 -500000016d002a004e0030026d0000091000640037002e0237002d006400130000030d00 -00030b0072005f015d0065005f0076003301500030005000300050010d0000001300f800 -680073005a0073005d0084006d0066005100000130012a0051002f00500051006a003700 -290037002e016a00100000096d005e005d015e005a00f800100000095100660033002f00 -4e002a004e006d00000a720065005c00650057005f007200100000088700e900b601b000 -b601df00ec008d0034006d0066015001f8006d003b00bd00da00dc00a600de009300da00 -dd00c10040018f008b0081008b00c000be01bd0070004100bc0041004200bc0070004200 -bb003d00400003008101030040004300bb00bc00bf00bb004300bc0040004300be004000 -0b010001100000010d001000130072005c005f015d005f00740013000002100100031000 -640049002e012c0037002d006b0051003301520030005000300050013a003e007b00d900 -bf01d902be003800000033000d0030005001300052001b006d0030004e002a0033003000 -5200510000071002720037002c0037012e006a000b00000310000004ef00f700e600f100 -b100df00b1076d00f8008800f8018a00f803b109f800a300af004d007500ef00a800f100 -0700b1048a01a800f800f7008800f804b100a8008a00f8028a00f800b104f701a800f800 -8800df00b100a100f300b101a30050001201f800310051004e02f8001000120010061201 -63004b004d0049014b004900640015001200100112011001120010000a00740065015f00 -65007500760051006d006600670069005000f70088001b0013004e00f70075009f005d00 -89009f009e006700660017000a0010006d015e006d005100f800730072004c002d004b01 -4900720012001002120410001300730068005d0068015d00890012001009510067005100 -4e005100310051006d001001120010001200100112001001120072006500610065005f00 -650072001500120010078d00ec00e600b001df02b000940050005e006000310117005e00 -51003b009100de00a1009d009e009d00d900da00bf006f00bf008f008b0081008700c000 -6f00be00bd0070006e0070006f003e007001bc0143004000030081018f0040004300bc01 -bf00bd016f02bf0040000b001201100212001000120174005c00650376000a0012001001 -1201100012001000120164004b0249004f004900790051016d00660067014e00f7008800 -3a00bc007b00dc00ed00dc00d9000800db00da0038000e006600510060006d0166006d00 -51006d004e005100310051004e005e0051001007120272004f0049004d004b0049007200 -0a00100012001001120110011201ef00f700e600f100b100df00b10788008a00aa008a01 -f8008a00f8008a008800b1080700f800a300ae005a007500ef00a800f1000700b1048a00 -88008a00a3008a00aa008a00f703df00b1008a01aa008800a8008a00b104a300f700a800 -f8008800df00b100a100f300b101a30067005a018900680489005a0158005a0558005a00 -7200710065027100650076005d0058005a045d0058005a005d007c007101740076017d00 -8900f8006d00730067005a00f80075005a00f80067009f0089009f008900a20089009e00 -a1006d005e0075005e007500730067007500730075008900740071006502710074005900 -5a025d0158015d015a008900750173029f005a0258005a005d0058015a02730075006801 -7300680175005a035d0058005a005d005a015d0074007600710176007100760068005a03 -58005a038800a600a700a601f700a600ae00a800f8005a015d005a046b006f00dc009300 -9d029300da006f036c0083006c0087006f027b0070006f006e006f00790078006f038700 -830187006f03da006f04d9006f005a0058005a0659007400710276007400760059005a02 -5d0058005a005d015a0059007200710065016800710065007d0073006700750169007300 -5a00840073006b00da007f00dc01d9007900db01d9006400f8005e0089005a007500f800 -6700750073007500680073006802750073005a0258005a05580074007100650374005900 -5a09ef00a600e600f100b11df800a300e4005a008900ef00a800f100aa00a308a801a302 -a800a303a800a300a800a300a800a3048a00f700a800f8008800df00b100a100f300b101 -a300600055004800890068015d0068018900480055014800550248015800540071006501 -5f00610065017600580068005d005e0068005a0068005d0048015d007d00650171015c00 -ac007300750055015e0048005e0068015e00670075005d0068025d00750067004e004800 -5a005800480055015a00480058005900740065025f006500740054005501610058005500 -5d0061005501480075006801610068018900480155014800550148015501680075006800 -5d006802750068005e0168005d0068005d005e0068004801740071006500710076006500 -7d00890048015a0048005a005d0068005a006800f7000800df00b100a700a000b000df00 -eb0088004d0055005800480155014d006b00bf00da0093009d018400d900da00bd00bc00 -bd00be0087028f00bd0170007b0170027b017000bd028703bd01bc00bf00da00bf04da00 -6f00480058004800550058004801550058004a007400610065005f006501760054005800 -5501610058005500610055014a00710165005f00610071005f0072005900550048005a00 -5501480058005a006400bf007b00d9007902d9007b00bf0064005a005500580048004d00 -5800480275005d0068025d00750068004801550148005501480055015800740065025f00 -650074005400550058006100580055005d0061005502ef00f700e600a80088028a008803 -8a0188018a0088028a0088098a018801a300b1004e007500ef00a80007008a1ea801f800 -8800df00b100a100f300b101a6006800480189005d0068038900480a720065025f006500 -7500760075006700f800750067007500f800750048017500a50075007600f80076009f00 -760068006700480173005e007300f80075007300f80089005e0068005d00680175006800 -46004809740065005f0065027400540048015d005800550058005d004801460075006803 -5d0089004d0048096800750068005e0068005d006800a1006701840067007500f8006700 -a10089005a004d0072007501770075017d0089004d0173005e0073007500f8007300f800 -b600ec00df00a0009d01a000df00eb0088004d004801460048024d006b00bd00da00d900 -9302d900da00bd01bc00bd0087028f00bd01bc007b0070047b007000bd00bc00bd008701 -85008f00bd00bc00bd00bf00da00bd00bf03da006f004d0048004d0048044d0048007400 -5f00650376004a0048026100550048006100550048004d00710065025d0065005f007200 -48024d0048034d006400bc007b00790077009d007700d9007b00bd004f0048014d004805 -75005e0068005d0068017300680048064d0048014a00760065005f0065015f0074004a00 -4800550061005800480058005d0048014600ef00f700e600b100b001b11ca300e4005a00 -8900ef00a8000700eb000700eb040700eb010700eb020700eb040700eb020700eb05df00 -a800f8008800df00b100a100f300b101a6006000480189005a0068005d0060005d008900 -480a71005f0061005f0275007600750173014d006900750073005d00840073007d007501 -9f0076017d00750073005a00f8005a0089004e007500890067007500a1005e0068005a00 -68005d0073005e0048095400760065005c0061005f005700740048025d00580048005800 -61005500480175005e005a005e0068005a0089005a0048034d004804680073005d016800 -5a0068008900730175007300680073004800f80075005a007500760075025d0064007600 -f800480084005a0089005a007500840068007500a800ed00eb00a0009d01a000df00eb00 -f8004d0048044d0048006400bd00da00bf00d902bf00da00bd02be008700850087008f00 -bd027b0070017b0070017b007000bc01bd008f0085018b00bd00bc00bd00bf00da00bf01 -bd00bf01da006f00370048014d0048044d0074005c0065005f027600590048004d004800 -61004700480068005400480171005f005d005f03740048074d00640070007b0079007702 -d9007b00bd004f0048014d00550048025500480075005d0068005a0068005d0073006800 -480755004801760065005c005d005f005c0074004a004801610058004800580061004800 -46004800ef00f700e600f500f11ddf00a300ae005a008900ef00a800f11eeb00a300a800 -f8008800df00b100a100f300b101a30060004801890068015d0068018900480a71006501 -5f0061006501760048005e004e004d0048015a0268004800760065006800650071005f00 -76005d005a0048005e004d005a0046005a005d0048005a0075005d0068025e0075006800 -48095600740065005d0065005f00650074005d005a0173005d005a0068015e004d004800 -750067006800670168008901460048005a004e005a0160004d005e005a00680075006800 -5e00680275005a0348005a0048015d0048006800760065005d0065006100650074005800 -4800680048005a0048005a0148005e008d00ed00df009e009d01a000eb00ec00f8004d00 -460048004d0048024d003b00bf00da00bf01d900bf01da00bd02be008700850087008f00 -bd01bc007b0070047b007000bd028f0085018b00bd03da00bf01bd00bf01da00bf005100 -5a0060004e005a025d0048017400650071006500680065007600890055004d005a006800 -5d01730055006800590071016501610065005f007200480355004800460048004d006400 -bf007b017702d9007b00bf004f004800550048025500480275005d0068025e0075006800 -480a7400650474005d005a0173005a0168015d004801ef00f700e600f100071d8800a300 -b1004e007500ef00a800f1000700b105aa00f701b109aa00b108a300f700a800f8008800 -df00b100a100f300b101a3006000480189005a0068005d0068005d00890048094a007100 -5f045600720048094a0076005f0265005c00740048004d0048014d00460048024d017500 -5a0068005d0068005d007300680048064d00480157007200650059005f02760075007301 -750273009e00890068004d007500890075007302e500890048015e006800730075016700 -84007300680073005e005d0068005d0068007500480a74006500560061005f0063007400 -48098a00ec00b600b200a001df01eb008800460048014d0048014d004a006b00bd00da00 -bf04da00bd02be008700850087008f00bd027b0070037b017000bd028b00850087008f00 -bd02bf00da00bd00bf03da01730075006800730084006700890168004a00740075008900 -73007501ac008900480168007301750089007300f8006700710065005f01590065005600 -72004d0048044d026400bf007b00d9009300890079007b01bd004f0048034d0048024d00 -7500590068005d0068005d0073006800480a740065005c005f0274007500730175027300 -9e00890068004d00ef00a600e600f100b100df00b1068a00a3008a00aa00a300b100aa00 -b101aa00a800b109f800a300b1004e007500ef00a800f1000700b105aa008a00f800a300 -f700a301f700a800f701b101f800f701b106a300f700a800f8008800df00b100a100f300 -b101a3006000480189005a0068038900480a71005f0065015d0065017200480a74006501 -5f00650174004a004809750068015d0068017300680048094a00760071005f0065027400 -7500730075035800890075006000730089007500890075015e00a7008900480075005a00 -75006800670089007300750073006700750068025d0068007500480a7400650061006500 -5f006500740048098800ed00b000a600ae02b000eb00f80048064d006b00bd00da00bf04 -da00bd00bc00bd00be0085018100be00bd01bc007b0070017b0070017b007000bd028701 -81008f00bd02bf00da00bf04da016700730175014d00f80084005e007500740076008900 -760073006500ac00f8004d0075005a0089005e007300890067007501710065025d006500 -610072004d0048054d0046006400bd007b0079027b0079007b00bf004f0048034d004802 -4d00750068015d0068017300680048094a00760065005f0065015d007400750073007503 -58008900750068006700f300f700e600f100b100df010700b104f802f700f80088006d01 -8800f8006d00aa00b108f800a300b1005a007500ef00a800f1000700b106f701a800f806 -f700b100f8006d00f800aa00b105f701a800f8008800df00b100a100f300b101a3005e00 -480189005d0068005d01680089004d004806460048017100650061005d005f0065005f00 -7200550048004d0048064a0074005f026500560074004a00480975005d0068005d006800 -5d007300680048095600760065005f005d005f0174005d005a01750058004d0058006801 -48006800f80068035a0089005a004d00670048005a0048005a0068004d0060005a006700 -730068005d0068005d0068007500480a720065005c0065005c006500720048024d004803 -550048008d00ed00af00ae02a700b000ec00f80048034d0048014d006400bf00da00bf04 -da00bd02be008700850087008f00bd027b007000bf0070017b017000bd028f0085018700 -bd03bf05da0090004f004e0068004800580048005a005e0048006800740065035f007400 -5a00460067004800680048005a00730048006800590065015f0265005c00720048005500 -4d0048044d006400bf007b0079047b00bf004f004d0046004800550048034d0075005a00 -68005d0068005d00730068004d0048024d0148047400650057005f01570074005d005a01 -73005d0048005800680060004d006800f300f700e600f100b100df010700b104f800aa00 -6700f700f8046d00f800aa00df00b107f800a300b1004e007500ef00a800f1000700b104 -df00a300f800f700a300f8038802f700b100f8018800aa00b105a300f700a600f8008800 -df00b100a100f300b101a3006000480189005e0068005d00680189004600480971006501 -5f0065015f007200540048084a0076005f026500560074004a00480975005d0068025d00 -7500680048095600740065005f0065005f006500740048025d00550048005d0148014d00 -750068015e00680189004d0048074d016800750068005d0068005e0068007500480a7200 -6500560065005f006500740048084d008d00ec00df02b001eb01f80048024d0048024d00 -51006b0093006e006d006f006e0193006b013b006c00870085016c013b006b0078006b00 -6e026b0078006e006b028700850181006b026e0079006d006f006e006d006e0093006b00 -4d014803460048014a00740065015f00650174004a004802610055004800610048027100 -65005f026500570072005400480751006b00780072006b006e016b0078006b004f004600 -4d0048014d00550048014d0075005d0068025d00730068004d004809740065005f006500 -5f0065007400480154005d005800480058005d0048014d00ef00a600e600f100b100df01 -0700b104f700b1008a00a80088008a00f7038a00b109f800a300b1004d007500ef00a800 -f1000700b105aa00f701aa00a300aa01a300aa02b101a801aa00b106a300f700a600f800 -8800df00b100a100f300b101a3006000480189005d0068025e008900480a710065025d00 -65005f0072004807550048004a00740065015f0065005f00740048024d00480675005e00 -68005d0068017300680048095400760065005f0065005f017400480155005d0058004800 -5d014802750068005e0068015d008900480a6800750068005d0068005d0068007500480a -720065005f0065005f006500740054004805550048018d00ec00b603df0288004d004807 -4d00f8005e0068015d00680075004d0252008700850166004d014a007200650057006500 -57006500720056004d014e006c0085016c004d025a0075005d0068005e0068005d007500 -4d00550048024d00480474005f0065005f00650174004803610048005400610048027100 -65025f0065005f00740048004d0048004d004801550048004d01480074005f0065005700 -65005f0074004b0048034d01480375005d0068005d0068005d007300680048054d004600 -55004d004a00740065005f00610065005f00740048025d005800480058005d0048005500 -4d00ef00a600e600eb00a80aa300a800a300a806a302a805f800a300ae005a007500ef00 -a800f000f7008a1c8800f700a800f8008800df00b100a100f300b101a300600048018900 -5a0068015e005d008900480a71005f0065005f0057005f01720048085500480074005f00 -6500560065005f0074004a00480975005d0068005a0068005d0073005e00480956007600 -6500570061005f017400480261005800480058006100480275005e005d0068015a008900 -480755004801680073005d0168005a0068007500480a74005f0165005700650072005500 -48074d008800ed00df00b602df01e900f80048035500480475005e015d01680075004d02 -51008700850166004d00480054007400650057005f01650072005f0048004d0046006c00 -85016c004d0148005d0075005a0068005d005e005d007500480446004804740056006500 -5f0276004801550048006800480055006800480271005f00610065005c005f0172004800 -4d0048074a0074005f006500560061005f0074005400480975005d0068005a0068016700 -680048084d004800760065005c00610065005f0074004a00480161005800480058006100 -4802ef00f700e600a3008a1ea300b1005a007500ef00a800b100a81eb100a800f8008800 -df00b100a100f300b101a3005e00480189005e00680389004d004809710065015f006501 -5f007200540048004d0048064a00740065016100710057007400480a75005d0068025e00 -750068004d004808540074006500610065005f0065007400550048016100580048005d00 -610048027500680489004806550048026800750068025e0068007500480a720065005f00 -65005f006500740048084d008a00ec00df00b600df00b601eb00ec00f800480555007300 -480189005e0068015e00680075004d01460052008700850166004d004700540072006500 -6100650057006500740057004d0048004d008100850183004d0048015e00750068015d00 -6801750048024d0048004d0048047400610065005f006501760048015501610048016100 -48026501710276005700720054004808540074005d0065005f0065005f00740048065500 -73006800480075005d0068005e0068005e00750068004d0148044d004802740071027400 -65007400480261005d0048005800610048014d00ef00f700e6000702e601eb040700eb11 -e6000701a300b1004e007500ef00a800eb00f01eb100a800f8008800df00b100a100f300 -b101a3006000480189005d0068005d0068018900480a710065005f015d0065005c007200 -540048084a0074005f02650056007400480a75005a0068005d0068005a00730068004809 -5700720065005f037400480155005d00550048005d014802750068005d03890046004809 -6800730068005a0068005d0068007500480a72006500560065005f01720048085e00a800 -ec02df00ec00df00eb01880046005e005a00600067006801890048004d00890073016700 -73006800890067004800550051006c008701660046005500540072005c005d0065005600 -6500720057004800550048006c0087016c00460048015d0075005d0068005d0068005e00 -750048004d0048024d00480155014a0074005f015c005d00650076004a00480261004801 -6100550048017100650071005f00610076005c007200540048065a007300680076017301 -7600730076004d00480167016800730175005e004d0075006801670175025a004d004804 -4d00480274007100610171005f00740048025d005800480058005d0048014d00ef00a600 -e600f500f11da600a300b1004d007500ef00a800f100eb1daa00f700a600f8008800df00 -b100a100f300b100b000a300600048004d0089005a0068025e0089004d0148086a005f00 -65015d00650172004d004800550048064d0074006500710061007100610074004d004801 -4d0048044d017500680073005d00680175005e0048084d004a0076006500570065015d00 -740048004d00480061005800480058005d0048004d004600750067005e0068015e008900 -4d014807460067006d00680167005a00680075004d004803460048014d00480174006500 -610071005f00650074004d00480775008a00f400ec00ed00f200eb00f100f500ec008800 -5a005e009e005a0075005e00f80089005a01f8009e00f8007300f8007500a10075005a00 -48004d005000510050004d0048004d004800720065005d0065006100710072005c004800 -4d0048005a00520050004e0048004d015d0089005d0068025e00750048004d0048005501 -4d0048047400570065005d01650076004803710048005500610048027100650076006500 -5d0074005f0072004d00480455004800730068018900750089017600a200ad005a004800 -5a00f800a700f8005e00a1007500f8004d007500f8017500a1009e00f800890068004800 -4d00460048044d004900760071005f00650071005f0074004d0055016100580048005800 -610048014600ef00a600e600f100b100df01b104a8008a00a300a800b101df00b102a300 -b1080700b100f800a300b1005a007500ef00a800f1000700b105df01f700f800f700aa00 -a800aa00a800aa00f800aa00a800aa01b107a300f700a800f8008800df00b100a100f300 -b100b000a6005e005a00f800a600f70188008a00f701f800600048076d009300a5008900 -8800a100930089007900f8004d00550048044d006600f8007d0076017700890076007d00 -89005a0048034d0048014d006d00a7007500f80089017500a100f700670048044d004800 -4d00600089007d008900a10089008800a1007d00f8004d00480061005800480058006100 -480046008a00a8008a00f7008a008800f700ae00f80067004d004801460048036d008800 -a600f7008801f701ae00f8004d0048024d0048025a00f8007d0077007500760077017d00 -88005a004802550048027500df00f400f500e401f700b100f400ec00f700750067005e01 -730046005e0075004e0075009f00890075018901a100f80048034d004600480374005f00 -5c0061005700650074005c004804460048035d0075005a0068005d02750048084e008800 -7d00a1008900f8008900a1007900f80067004801610048005500610048016d009300ac00 -77008900a1007d008900a100f8004d0048055a00750073007d00890076028900ac004800 -f8005e00750167004d007502f800eb008800ae00f700ae00b000e600e40075004d004600 -550048034d005e0088007d009f00a5008901a100ac0088004d0048006100580048005800 -61004d0046008800f200f700e600f100b100df00b1058a008800f70088028a01f800a300 -f8018a00b108f800a300af005e00a100ef00a800f1000700b107f800df00aa00f8006d00 -8800f80088006d00f8028a00b107a300f700a800f8008800df00b100a100f200b101a700 -73006700a800ed00a600ae02a800ed00a80073005e0268005e005d0068005e008800ac00 -a500ad01a500a100ad00db0088005e005d0168005e005d0068005e006700ae00e100db01 -ad01db01a60067005a005e0068005e005d00680060005e00f700df00ae01a600ae03f800 -5a0068015e005d0068005e005d007500a600e100db00ad01db00ad00db00ae0048005500 -5d00580055005d00610047004d00b600eb00ab00a700a800b000a600e000a6006d005e01 -5a00680060005e0168006d00df00e400a801b000a600a800eb008a0068005e005a006801 -5e005d0068006700a600ac00a500ad01a100a500ac00a60073005e005d0068005e048a00 -df00ae00a800a701ae00df00eb00f8004e004d0048054600480089005d0068015d006800 -7500480446004804760072017400720074007c005c0048095a00750068015d0068017500 -480755005000b000db00ad01dc00ad00db00e10008006d0051006700680373005a00f800 -dc00ad00e200dc00e200ac00e70189004d015e015a0068005e006801480076005d006500 -610071005c00760048005a004d03460048004d01f700eb00a800b100a600a800ae00b100 -df00a300670073006d0067016d016700f800b000e100e200ad00dc00ad00e200e300de00 -4600480068005d005a00730068005a006700b000f500f700e600f100b100df00b105a300 -8a008800f804a300f80167006d00b108f800a300ae006d00e200e700a800f1000700b107 -f800a8016d01f800a800f8016d00f801b108a300f700a800f8008800df00b100a100f300 -e400b100a600ae00a800b000ef00a600af01a700ab00ef00ae00a600ae01a601ae01a600 -ae01ac00a500ad00a500a200a700e200e100a600ae01a600a800ae01a600ae00a701e102 -ac00e102a600aa00a800a600a800ae00a600a801ae00a600f000b200af00a700af01e400 -b100aa00a800a600ae01a600ae02a600ae00e101ac00e100ac00db01b0004d0048006100 -5800550058005d0054004d00b6000800af00a200af00b300a700e700b000a800a600ae01 -a600ae00a800a601ae00e400b300af02a700ae00e700ae00a800aa00a800a700ae01a700 -a600ae01e100ad00a700a201ad00e100a700a800ae01a600ae01a601ae00aa000700b100 -b200af01a200df0188004d00480355004803f8005d0068015d0068007500480954007400 -7202710074015c0048095a0075005d0068005d0068005d00750048085000b000db01e102 -db00e100f200f80084006800890075006800a2008900f8008800dc010900e3000901e701 -f7004d0175015e00f8006700f8007500590074005f0065005f0065005c00740048034d00 -48024d018a00ed00ae00af00a700af02f400eb02f400ec000700eb00f500f200b001e100 -e300f300e700e200e301ed00480058008900750067008900750073008900b600f500f700 -e600f100b100df00b105f700f8008a008803f801f7008a00f8008a00b108f800a300ae00 -6d00e000e700a800f1000700b105df00b100a3008800a300f7008a00a300b100f7008a00 -f7008a00f700b108a300f700a800f8008800df00b100a100f300b101a300b602ed00df00 -9e009d01ba00ed00b609b000dc0189009d019f00ae00ad00b6029a00b605b000db00ad00 -9d02ae00db00b6089a00b600ec00df00a0009d01a000eb01b000b6009a00b6019a00b603 -b000db00ad009d019f00e200db00b0004e00480061005800480058005d0055004d00b600 -ed00df009d02a000f100b6039a00b606eb00a0009e009d009e00df000800b609b000db00 -ad009d02a700db00b60aed00eb00a0009d01a700df01880048084d00750068005e005d00 -5e006800750048054d0048024a00740065005f0065005f00650074005c0048095d007500 -5a0068005d0068005d0075004d0148064e00b000db00e2009d02ad00db00e000f8006700 -7500890075004800750167008800e700e000af019d00a200e00194007300680067016000 -84007301f800590074005f0065005c0065005f00740048084d008a00ed00b000a2009d00 -9e00a200a700e600b100b000df00e500df00a601e500eb009400e600e100e200af00a200 -9f00e700e000ee005e008900680075005a00750089007300f800ec00f500f700eb00f100 -b108aa00b1048800b10df800a300ae006d00e000e700a800f100a800a31c8a00f700a800 -f8008800df00b100a100f200b101a300b602ed0007009d02b200ed00b6029a00b6059500 -dc00ae009d029e00ae00dc00b6019a00b6029a00b6019a00de00db00ad009d02ae00db00 -b000b6019a00b6009a00b6029a00b600ec00b6009d029e00eb00df00b6009a00b607b000 -db00a5009d019f00ad00db00a8004d00480061005800480058005d0048004d00b600ec00 -eb009d02a400ec009500b6019a01b603b700b600b700f400a0009d00a001eb00ec00b602 -9a00b601b700b600ec00b601ad00e2009d02a700dc00e900b609ed000700a0009d01a000 -df000800f8004d014807890068025e00680075004803550048004d004803740065005f00 -71005d00650074005f004d0048085e0075005e0068005d00680175004d0048054d004800 -4e00b000db00ae009d02a700db00de0067004d005a0068005500480061005a004d00f800 -e000dc009f009d01a200ae00dc008a005a0148025a0048005a014800740065015f006500 -5f00740048054d00480055006600b000ec01a000b301a000f100f000b602ec00b800ec03 -b600e000db00e200a2009d00af00e200e00008004d005d0061005d0048005d0068004800 -4e00b000f500f700eb00a80088028a00881aa300ae006d00e000e700a80007008a1ea801 -f8008800df00b100a100f200b101a300b6009a00b6000800df009d02aa00ed00b6009a01 -b6019a01b6019a00b600dc00ae009e009d02e200dc00b6039a01b602e900b000db00af00 -9d02e000db00b000b6019a009500b6019a01b601ec00df009d029e00eb00b6039500b605 -b000db00a5009d02ae00db00b0004d0048005d0055015d00610048004d00b600ed00e500 -9d02a000ed00b6029a04b600ee00b600ec00f100e500a0009d00b300f100f400b6009a00 -b600f400df00ec03e900b000db00e7009d01a0000700e300ed00b6039a00b6019a01b600 -0800b0009e009d019e00eb00ec00f80031004d00480789005a0068015a005e007500480a -74005f005d00650056006500740057004806460048015a0073005d006800580068005e00 -750048024600480354005a00de00db00ae0077009d01a200e100b00067004d0047006100 -4801710048004d00f800dc00ad009f009d019f00dc018800480974005c005f0165005600 -7400480875009400ee00df00b300a0009d00a000f500e600b001eb00f401eb00f100f400 -ec00eb00b000e100e200a7009d00af00e600f200eb004d00480061005800480058006100 -55004d00a800f200a6000700b10eaa00b10cb000b101a300ae006d00f200f100a8000700 -eb1edf00a800f8008800df00b100a100f300b101a300b602ed00b0009e00a0009e00df00 -ee00b6009a00b6029a00b6019a00b601dc00ae009e009f009e01ae00ad00b6029a00b603 -b7009a00b600db00ad009e009d01ae00db00dd00b6019a00b6029a00b602ec00df00ab00 -9d00a000ab00b600e900b6089a00de00db00ad009d009e009f00ae00db00b0004d004800 -6100580048005800610048004d00b000df00a7009e00a001f700e600b6049a01b601b700 -ec00ee01f000e500a001f400f500b600ee00b600ec00b900ec00b601ec01df00e300e000 -a4009e00a000e001ed00b6029a02b6030800eb00a400a0009e00a700eb00b600f8004d00 -480889006804750048024d0048054a00740065005d0065005f0065007400560048095a00 -75005d0068025e00750048074d005a00b000e100a1009f00a2009f00a500e100b6006700 -46005500680048016100550046008800ad00dc00a2019f00a500dc00db008d0046004808 -740065015d006501740048087300df00ee01e500a700a000b200f400a800b100ec00b000 -0700eb00a300ae00df00ee009400eb00e100ad009f00a200ef00e000e300ed004d004800 -6100580048005800610048004e00b000f500f700e600f500f11db100a300ae006d00e600 -ef00a800f11eeb00a300a800f8008800df00b100a100f300b101a300b001a800ed00eb01 -b600eb01ed00a800b000ae00a800b000ae00a801b000a800a600ad00dc00ad01dc00ad02 -b000a801b001a801b000a802e100ad01e200ad00db00e100ae00a801b001a801b000a801 -b000eb00df01ec00eb00df000800b000a801b000a802b000a801b000ae00db02ad00ac00 -dc00e100b0004e00480061005800480058005d0048004600b000ee00eb00a700e600df00 -eb00ed00a801b000a801b001a801b002ee00eb00df01eb000800e600b000df00ae00a800 -b001a801b100a801dc00ad01dc00e200ad00dc00b000a802b000a801b001a801ed00eb00 -b600eb01b100eb01f8004d00480889007304750048054600480374007100650071017200 -74005f004802550048055d008900680073026800750048074d005a00b000db00dc00ad01 -dc00db01b0006700480161005400480068004801f800dc00db01ad00dc00ad01db008a00 -480854007600710165007101740048074d019400ec00df00eb02df00ec00eb00b602b000 -b605de00e100db00dc00db00dc01db00b0004d00480061005a004d005800610048003100 -b000f500f700eb00f100071bdf0007008800a300ae006d00e200e700a800f1000700b10a -f700aa00b10fa300f700a800f8008800df00b100a100f300e400b100a30073006700f700 -eb000800eb00df00ec00eb00df00a60073006807f800ad00dc04ad00ae00890068077300 -ad00e100db04e100ad0073006807f700b000df000800eb01df000800a800890068077500 -ad007f00e100db03e100a80031005500610058004d005d0148004d00b001ec00df00eb00 -0802f700750068078900a8000800eb00df000801df00b000f70068077300a600ad00dc00 -ad00dc02ad00ae00730068078900b000eb00df00ec00eb00df00ec00b000f8004d004800 -55014805730168007302680048034d004700480474057c005c0048095a00730067007301 -6701680048085a00b000e100db04e100de006700480161005500480061004801f800dc00 -db0688004d0048045500480154006500720071006500710072005f0048084d009400b600 -df00ec00eb01df00ec00b6008d00660067016d00660067006d006600f800de007f00e100 -db03e100b00046004800610058004d005800610047004d00b000f500f700eb00f100b107 -df00aa00f801f700a801b100aa00b001a800b101df00b106f800a300ae007300e200e700 -a800f1000700b108df008a01f700a8008a0088008a01a800b109a300f700a800f8008800 -df00b100a100f300e400b100a30068005a008a00f8008d02f8008d008a00880067004806 -4d00f80188008a008d00f8008d008a00f80075004d004803550048004d0060008800ac00 -a10089009302ac0089005a0048064d006d008a01f80088008a01f8008a006d0048064d00 -67009300ac009300a101930179008a004d00550061005800480058005d0048004d008a01 -f8008d008a00f8018d008a005e004d0048054d006d008a00f8008d008a00f80088008d00 -8a006d004d004804550048005a0088018a01f80088008a008d00f8005e00480155004803 -4600f80088008d008a00f80088008a008801f800460048084d0148004d0248004d004802 -4d00480574005f0165005c00650074005700481854004d004e0093007d009300a1008900 -93017d00880067004800540061004800470061004d01f8008900a10189009300a1009300 -ac00f8004d0048094a0048024a0048094d006d008d008a00f8008d02f80088006d004d00 -4802550048014d0067008a00ac00890093037d008a00480055005d0058004d0058005d00 -48004d008a00f200a600e600f100b108f800aa00b0008a01f8008800f8008a00f8006d00 -b109f800a300e6008900ad00ef00a800f1000700b109f800a300f8048800f800b109a300 -f700a800f8008800df00b100a100f300b101a6006800540055005a005501580148015801 -550058015501580155005801550158015500580155015801550158015500580057007400 -65015f006501740056005800550058004800550058005501580155015801550058005a00 -4800580255005801550158015600760071005f0065027600580155006101580161005800 -5500480058005a0048005802550058015501580148005500580055015801550058015500 -48005801550058025500580155015a005800550158005500580254005500580155005801 -540055005801480058015501580155015801480058015400550058005501580154005500 -5800550158015500480058014800550058005400740065005f0065006100710074005700 -580154005500580154005801540055005801550058015501580055025800550158015500 -4d0074005f00650376005900580055005800680048005500680055015800710065025f00 -650174004800580254005500580155005801540058015502580055015801550058015501 -58014800550058005501580148005500580055015801550058024800760071005f006502 -76004a0058005500610158005c0061005c0058004800ef00a600f000f100b101df00b105 -8800a300a8008801f700f80088016d00f800aa00b108f800a300e4007501ef00a800f100 -0700b10988008a006d00f8018800f802b100df00b107a300f700a800f8008800df00b100 -a100f300e400b100a3006800581255005a0158015a0058015a0058025a01580459007400 -65015d0065005f007400570058045a0558005a0058025a0158015a0058055a0057007600 -65005f0065005d005f00760058065a00590058025a0158015a0148005a0258005a015801 -5a0358015a0158025a005802590055005a0058015a0258005a0058025a0158085a015801 -5a0058025a00550058135a0058005a0158015900740065005f0065005f00650072005d00 -5814550058054d0074005f0065005d01650074005a0158045d0058014800720065025f00 -65005f007400590058095a0058015a00580c5a0158015a0058015a01580348005a015801 -5a005900740065005f0065015f007400570059005a0058065a00ef00f700f000f100b101 -df00b1068a01a300a8008800a300f7028a00b108df00f800a300e6007501ef00a800f100 -0700b10af700a800aa00a300aa00a800a300aa00b109a300f700a800f8008800df00b100 -a100f300b101a300500010020012100100081001000372002d0037002d00370029007200 -0b000003100200071000000b0a006a0049002d0037002c0037006a001000000310000003 -1000000a1001000f10000022100300101001000010026b002d002e0037002c004b006a00 -2c00100000081005000a100000006a003701290037016a000a0000011000000310001200 -000064004c002d012e003700290064001001001a1000000d1001110010006a004b003700 -2d002e0037006a00130010000002100000031000f000a600eb01a319a800a300a800a300 -f800a300e6006d01ef00a800f000f7008a1c8800f700a800f8008800df00b100a100f300 -e400b100a30050000026720049004f002e004f00490072001300001b0a006b004f002e00 -4f003701720010000003100000031000000010000001100200530b006b004f002e004f00 -2e004f006a002900001b100072002d004f00370272001300000110000005100051004b00 -4f0137004f00370065001300001b1000000110000007100000031100000072004f002e00 -4f0037016a001200000011000007f000f700e600a3008a1ef700e6006d01e700a8000700 -a81eb000a800f8008800df00b100a100f300e400b100a3005000001a1000000a6a003701 -290037002d006a000a00001b0a006b00370029002e012d006a0010000000100000011000 -00031000005a10006b003700290037002c0049006a0029000b00001a10006a002c003700 -2e012d0072001300000110000001100000021000640049002e002d012e002d0065001000 -001b1000000f10000b007200370029002e012d006a0000000b000008ef00a61ca800f700 -a603e6006d01ef00a800eb00f100f01ceb00df00a800f8008800df00b100a100f300e400 -b100a30050000002100000227200490037014f00290072000b0000000d0000190a006a00 -4f0037036a0000071000005c10006b00490037004f002d004f006b002900100000191000 -00006a0037004f002e0037004f0072001000000110000005100064004c0037024f002d00 -6a000b00002d0b0072004f0037036a00000af700880489018815ae00f700e4046d01f200 -a800f100eb1db100f700a800f8008800df00b100a100f300b101a3005000002510007200 -37002e002c0037002c006a000b0000000d0000190a006a004900290037002e016a000065 -10006b0037002d003700290037006a002d00001c6a002c0037002d002e00370072001300 -0008100064004b0037002e0137002d0064000b00002d0b00720049002c002e026a001300 -00091d00131a0a0013005001520051036a006d00ef00a800f1000700b10a8a01b10fa300 -f700a800f8008800df00b100a100f300b101a300500000251000720037012d004f003700 -6a000b00001b0a0072004f002900370272001000006413006b0037002d004b002e004f00 -6a002d00001c72002d004f003702720010000008100064004b0037012e004f002e006b00 -0b00002d100072004f002e0037012d0072000a00002e6a006d00ef00a800f1000700b109 -a8006d00f800a800f800f700f8008800b10aa300f700a800f8008800df00b100a100f300 -b101a30050000026720037002e002d0037002c007200001c0a006b004f00290037002e01 -6a00006510006b0037002d003700290037006a002900001c6a002d0037002e0037017200 -000a64004c0037002e0137002c006400002e0b006b0049002e036a001300002d10006500 -6d00ef00a800f1000700b109a8006d008a00a300f803b10aa300f700a800f8008800df00 -b100a100f300b101a30050000025100072002d0037002e0037002c0072000b00001b0a00 -6a004b002e0037002d0037006a00006510006b0037002e003700290049006a002d001000 -0018100000000b006a002d0037002900370049006a000b000008100064004c002d002e01 -3700290064000b001000002a1000000013006b00490037002d0137006a001300002e6a00 -6d00f200a800f1000700b109a8008a00b100a300f80088008a01b10aa300f700a600f800 -8800df00b100a100f300b101a3005000120110231300720049004f002d004f002d007200 -1300101b0a0072004f0037004f00370049006a000a00104f130010130a006a004f002e00 -4f002d004f006a002d00101b130072002d004f0037014b00720013001005130010026400 -4c004f0037014f002d006a0010221300100413001001000010010a0072004f0037004f01 -370072000a000000102d6a006d00e700a800f1000700b10daa00b1020700b109a300f700 -a800f8008800df00b100a100f300b101a30067005a004d004e005a0148005a0148005a02 -48005a0548005a0548005a0248005a0148005a0248005900740056005d005f0156007400 -590048005a0248005a0548005a0248005a0548005a045900720065005f0057015f007400 -48005a0548005a0248005a0548005a0248005a0148005a0548005a0248005a0148005a02 -48005a0548005a0548005a0255005a0548005a0548005a0548005a0248005a0148005a02 -48005a01580048005a0148005a005900740057005f015700630074005f004d005a014800 -5a0248005a0148005a0248005a0548005a05480074005f0157005f0174005a0248005a01 -58015a0157007200650057015f015700720059005a0348005a0248005a0548005a015500 -5a0248005a0548005a0548005a0248005a0258005a00590074005f0157015f0074004800 -5a0548005a0248005a0148005a0248005a0548005a0548005a0258005a08550059007200 -7500ef00a800eb008a00881df700a800f8008800df00b100a100f300b101a60060005801 -480058025500580155005802550058015501580155005802550058015500580255005801 -550058025400740065027100610076005802550058015500580355005800550058025500 -580155015801550058035c00740071006500710065017400580055015801550058015500 -580255005801550158015400580255005801550058025500580155005802550058015500 -580255005801550158015500580255005801550058025500580155005802550058015500 -580254005802550058015500580555005802550158005501580148005800760065017100 -5f00650074005f0058005500580155005802550058015500580255005801550158015500 -580255005801740065007100650171007400540058025500580155005802710165027100 -5f0074005805550158015500580155005802540058015500580255005801550058025501 -580155005801550058025500580255005800760071006500710065017400580055005802 -550058015500580255005801550058025500580255005801550058025500580155005802 -550058015500580255005801540074007500ef00a800b100aa00b108aa00b101aa00b100 -aa00b100aa00b100aa00b10ba600f8008800df00b100a100f300b101a600680055005400 -5500481f5500480274005f026500560074004816460048045700720065005f015c005f00 -74004a0048104600484f550048014a0074005f005d0065005600650074005700481a5500 -4a0074005f015c005d0065007400480a710065005f005c005f00650056007200480f4700 -481d5700740065005f015c005f0074004817550048135500480174007500ef00a800f11f -b100a800f8008800df00b100a100f300b101a300670058005d0258005d0158005d025800 -5d015a005d0258005d015a015d0158005d0258005d0158005d015a0058005d0059007600 -710165007101740059005a005d005a0058005d015a015d0158005d0258005d0158005d02 -58005d015a005d0259007600720065007101650076005d0258005d0158005d0258005d01 -58005d0258005d0158005d0258005d015a015d0158005d015a0058005d0158005d015a00 -58005d0158005d0258005d015a015d0158005d015a015d0158005d0258005d015a005d02 -58005d0158005d0258005d015a015d0158005d0258005d0158005d015a0058005d005a00 -5700740071006500710274005f005d0158005d015a015d0158005d0258005d015a005d02 -58005d015a005d0258005d007400650071037c005d005a0058005d0158005d015a005800 -5d00720071026500710176005a0058005d0158005d0258005d0158005d0258005d015800 -5d0258005d015a015d0158005d015a0058005d0158005d0258005d0158005d015a005800 -7c00710065007101650076005d005a025d0158005d015a0058005d0158005d015a005800 -5d0158005d0258005d0158005d0258005d015a015d0158005d0258005d015a005d017600 -8900ef00a800f100eb00070ba801aa00b101070ba800f700a800f8008800df00b100a100 -f300b101a300510018252c00720057014a0057004a0074004500181b4600720057004a00 -570156007200460018644600720057004b0057004800570072004a00181c74004a005702 -5600740046001808450065005c0057014a0057004a007100182f74005700540057015600 -72004500182d460071007500ef00a800f1000700df00b10af8008a00a3008a006d00b10b -f701a800f8008800df00b100a100f300b101a3005000100100230b00720037012e004f00 -290072000b00001b0a006a004c002e0049002e0037006a000b0000630b016b0049002e00 -37002d004f006a002d001000001a0b006a0037012d00370172000b0000060d0000001000 -64004c0037012e004f002d006a00002b100000010b007200490037012d0037006a001300 -0d0000281001000110006a006d00f000a800f1000700b10b6d00f800b100f801b10ba300 -f700a800f8008800df00b100a100f300b101a300500000250b007200490037002e004f00 -2d0072000b00001b0a0072004f002e00490037016a000b0000621000000010006b004900 -2e004f002d004f006a002900001b10006a002d00370372000b000008100064004c003701 -2e004f002d006400002b100000010b0072004f002e0037012e006a0010000d00002d6a00 -7300ef00a800f1000700b10bf800b101f8006d00b10ba300f700a800f8008800df00b100 -a100f300b101a3005000002410000b006a0049003700290037002d006a000a00001b0a00 -6b0037002900370129006a0000631000000010006a004900290037002e0049006a002d00 -1000001a10007200290037012d0037007200100000081000640049003701290037002d00 -64001000002d0b00720037002c0037012d007200130000001000002b0b006a007300ef00 -a800f1000700b10a0700a800b100df00a801b10ba300f700a600f8008800df00b100a100 -f300b101a300500000250b007200490037002e004f002d0072000b00001b0a006a004f00 -2e0037026a0000631000000010006b00490037004f002d004f006a002900001b10007200 -2e0037024f0072000b000008100064004f0037012e004f002d006400002e0b0072004f00 -37036a000b00002d0b006a007300ef00a800f000f7008a1c8800f700a800f8008800df00 -b100a100f300e400b100a3005000002672002d002e002d003700290072000b00001b0a00 -6a0049002e002d012e006a000063100000000b006b0037002d003700290049006a002900 -1000001a10006a002d002e002c0037016a000b00000964004c002d012e00370029006400 -002e0b006a0049002d036a001300002b100000000b006a007300ef00a8000700a80ba300 -a811b000a800f8008800df00b100a100f300b101a300500000240d00000072004b004e00 -2d004f0037006a000b00001b0a0072004f002e004f003701720000650b006b004f002d00 -4f0037004f006a002d00001b1000720029003702490072000009100064004c0037012d00 -4f002e006b001000002d100072004f002e0037012d0072001300002e6a006d00ef00a800 -eb00f000eb00f00beb00f00fb100a800f8008a00df00b100a100f200b101a30050000026 -6a003701290037002c006a000b00001b0a006b00490029002e012d006a0000650b006a00 -370029003700290037006a002d00001a10000b006a00290037002e013700720010000007 -0d00100064004b002e012d0037002900640010000d00002c1300720037002d002e012d00 -6a000b00002e6a006d00ef00a800f100eb1db100f700a800f8008a00b101a100f500b101 -a30050000001100000220b007200490037002e004f00290072000b00001b0a006b004f00 -37036a0000650b006b0037002e004f0029004f006a002d00001b370072004c014b004c01 -72002d000a00100000000d00000429006a0063004c025700490072002d001000002c1300 -72004f0037036a000b00002d0b006a007300ef00a800f1000700b108a8008a00a301b103 -df00b10aa300f700a600f8008a00b101a100f300b101a300500000267200490037002900 -37002d006a000b00001b0a006b004b002e0037002e0037006a0000650b006b0037002e00 -3700290037006a002d00001a2900720006006a0063016a0106006300640010000b000004 -13006a0072006a0063016501630072006a001300002c1300720037002e0037012e006a00 -1300002d0b006a006d00ef00a800f1000700b108f800a301f8008a00f800a800f800a800 -f8008a00b108a300f700a8008a00f700b1000700a100f300e400b100a300500000241000 -0b006a0049003700290037002d006a000b00001b0a006b004900290037012d006a000063 -1000000013006b0037002d0037002e0049006a002d000018100000002900720074006501 -5f00650174004c00640010000005100063006a0071006503570072006a000b00002b1000 -1300720037002c0037012d0072001000002d0b006a006d00f000a800f1000700b108f800 -b101f8018800f700f800f7006d00f800b108a300f700a601f700df00b100a100f300b101 -a30051001202150712011500120215001200150112021500120015001205150012021500 -120072004a0048004a0057004a0072001500120015001201150012061503120015031200 -15001200150212001600720057004a024b00720016001206150412001501120015011201 -150312061500120e15051200150012021500120c15081200150012021501120015031202 -150012011500120172004b01570049005700710045001201150012021500120015011201 -150412011500120415012b00720074006100710065007100650076004c00640000061300 -6a0165017100650071005f0072006a001500120815031200150012001502120015031202 -1500120a150012011500120015001600720057004a004b02720015001200150012031500 -12091500120715001201150112001501120915026a007300ef00a800f1000700b1088a00 -f8008a0088008a00f800a300f800a300f8008a00b108a300f700a800e400f700b101a100 -f300b101a6006700600068005d0168005d0268005d0168015d0168005d0168015d016800 -5d0268005d0168005d0268005d0168005d0176007102720071007c005d0068005d026800 -5d0168005d0268005d0168005d0268005d0168005d0268005d0165007600710474006500 -5d0168005d0268005d0168005d0268005d0268005d0168005d0268005d0168005d026800 -5d0168005d0168015d0168015d0168005d0268005d0168005d0268005d0168005d026800 -5d0168005d0268005d0168015d0168005d0268005d0168005d0268005d0168005d026800 -5d0168015a005d007600710265007100760071005d0268005d0168005d0268005d016800 -5d0268005d0168015d0168005d01710074007c0071007c02720074004c00640000061000 -6a01650074007c027100740168005d0268005d0168005d0268005d0168005d0268005d02 -68005d0168005d0268005d0168005d0268005d0168015d0168005d0168007c0071047400 -65005a005d0068005d0268005d0168005d0268005d0168015d0168005d0268005d016800 -5d0268005d0168005d0268005d0168005d0268005d0074008900ef00a800f1000700b109 -aa00b105df00aa00b109a300f700a600e400f700b101a100f300b101a300600048095500 -48055500480955004805550048014a00740065015d0065005f0074004806550048055800 -4600480c5400740071005f0065027400481a550048055500481755004700480455004817 -550048084d004800740065005d0065005f00650074005600480b55004805550048025500 -48014d005c0074007c0065007c027401570064000001100000031000630065017c036500 -740072004a0048045800470048045500481055004805580048064a00740065005f006502 -74004821550048055500480574007500ef00a800eb008a00881df700a600e400f700b101 -a100f500b101a300670058005d0158015d0058015d0158015d0158005d0158015d015800 -5d0158015d0158005d0258005d0158015d005c00740071015f006500710074005c005d01 -58015d0158005d0258005d0158005d0258005d0158015d0058015d0158005c0076007100 -5f007101650076005d0158005d0258005d0158015d0058015d0158015d0058025d005801 -5d0158015d0058015d0158005d0258005d0158015d0158005d0158015d0158005d015801 -5d0158005d0158015d0158005d0258005d0158015d0158005d0158015d0158015d005801 -5d0158015d0058015d0158015d005a005900740071006500710065007100740065005d00 -58015d0158005d0158015d0158015d0058015d0158015d0158005d015800610076007c00 -5f007c02710074004b006400000610006300650063007c0371007c0074005c005d015800 -5d0158005d0258005d0158015d0058015d0158015d0158005d0158015d0158005d025800 -5d0158015d0058015d0158017600710061007101650076005d0158005d0158015d015800 -5d0158015d0158015d0158005d0158015d0158005d0158015d0158005d0158015d015801 -5d0158005d0174008900ef00a300a800a301a600a31ba600ae00e400f700df00b100a100 -f300b101a300600046004802460048054600480046024801460148014600480546004801 -4600480246014a0074005f026500560074004a0046004801460048024600480546004805 -46004802460048014a00720065005f0374004a0048014600480546004805460048054601 -480046014801460048024600480246004801460048054600480546014800460148014600 -480046004800460048004602480146004802460048014600480546014800460148014600 -48014d004600480046004a0076005f016500560065007400560046004800460048024600 -48014601480146004800460248014601480046024800560072007c007100740265007400 -4c0064000b00000510006a006500710174027100740072004a0048054600480546004801 -460248004601480046014801460148004601480546004801460148014a00740065005f03 -74004a004600480046004801460148004601480146004802460048054600480546004802 -4600480146004800460048004600480246004a0072007500e400a700a600ae00a700a600 -a800a600ae00a814ae00e605f700b100e400a100f300b101a30050000004100000001001 -000010000007101000001001720037012e0037002c007200100300001000000010150a00 -6a004b002e0037002e0037006a001300101600071016000f101000081000000111000000 -0b006b0037002e004d002d00490065002d00000110000000100100001000001110002c00 -6a007400650071007200710176004c0064000b001000000410006a006500710072017102 -6a011200100700041003000e1008000210000b00720049002e0037026a0013000d001000 -000710070003100900001000000a100013006a00640051024f0064004e1750006d068a00 -b100e400a100f300b101a300500000010d0000220b00720037012d00490037006a000b00 -0000100000070d0000100a006b004b002c0037012d007200100000040d00000d0d00001e -0d00002f0b006b0037002d0049002d0049006a002d0000180d0000002c00720063005600 -63056400000010000d00000310006a004c0063054c006a00100000210d0000090b007200 -37002d0037012d00720010000000100000180d00001110006a004b002e00370029003700 -6b00001f8a00b100e400a100f300b101a300500010020023720037012d004f002e007200 -0b00001b0a006b004b002e0037026a0000650b006b0037002e004f002a004f006a002d00 -001a0a0064006300640463006400370000010d0000044f00640163006402630064004c00 -0b00002c0b0072004f002e0037026a000b00002b0d0100006a004f002e004f002e003700 -6a00001f8a00b100e400a100f300b101a30050000025100072002d002e002d0037002900 -72000b00001b0a006a004b002d01290037006a000063100000016b002d002e0049002900 -49006a002d0000221000000010000d0000091000000211000d00002d10000b006a004900 -2e002d0137006a000b0000001000002b0b006a0037000a0037002e002d006a00001f8a00 -b100e400a100f300b101a300500000251000720049004f002e004f00370072000b00001b -0a006b004f002e004f00370172001000005f100000011000000010006b004f002e004f00 -2e004f006a002d0000340d00002a10000002100172004f0037014f00370072000b000d00 -10000027100000020b006a004f002e004f002e004f006a001000001e8a00b100e400a100 -f300e400b100a3005000002510006a003701290037002d006a000b00001b0a006b004900 -290037002e002d006a0000650b006a003700290037002d00370063002d00001b0d000049 -7200370029002e00370029006a000b00002d10006a00370029003700290037006a001000 -00000d00001c8a00b100e400a100f300b101a30050000026720037012e004f002d007200 -0b00001b0a006a004f0037036a00100000640b006b0037002e004f0029004f006a002d00 -001f0d0000440b0072004f0037036a000b00002d10006a004f0029004f0037016a000001 -0d00001c8a00b101a100f300b101a3005000002310010a00720049012d0049002d007200 -0a000b0000180d000a0029006a004c004900370049016a000a0000000b0000000d000061 -6b0037002e003700290049006a002d001000006313000a0072004c004900370049016a00 -0a0000001000002b10006a004900290037002e002d006a0000001000001d8a00b101a100 -f300b101a3005000002310004f006a00780065006a026400780072002900001964006a00 -72006a0265006a0078007200130000000d0000626b0037002d0037002e004f006a002d00 -1000006364006a0074006a02650072000600720000001000002c6a004f002e0037002c00 -4f006b0000001000001d8a00b100e400a100f300b101a300500000231300570063007400 -57005d0057005d00570006006a002e000000100000160b006b004c00720065005f005d00 -57006300720113000d001100100000600b006b003700290037002e0037006a0029001300 -00636b004c0072005f0057015900570072010b001000002b0b006a004f002e0037002d00 -37006b00001f8a00b100e400a100f300b101a30050001201102112005700630074006501 -71015c0006006a00370000160d00000013006a004c007400650071015f00650074007200 -120010001201105e120010000a00720049014b002b004b006a002d001200105812001006 -12001000120065005600740071025f00650006007200130012001028120010010a006a00 -4b002c004b004901720012021019120110008a00b101a100f300b101a30067005a035d00 -5a015d015a015d005a0058005d0158005a005d0158005a005d005a015d0158005d015a01 -5d005a00580059005a00710072007c0074007c0074007c005f0006006a00370000160d01 -10006a00570074027c00760071007c00760057005a005d0158005d0158005a005d005a00 -58005a005d0058005a005d0158005d0158005a005d0158005d015a0058005d0158005a00 -5d005a0058005d0158005a005d005a0058005d015a015d0158005d015a0058005d015800 -5d015a015d0158005a005d005a0058005d0158005a005d0158005a005d005a015d015800 -5d015a015d0158005d015a0058005d0158005d025a005d00760071006500710276006500 -5a015d0158005a005d005a015d015a015d005a0058005d0158005a005d0158005d015a01 -5d0158005a005d005a0058005d0158005a0258005d0158005a005d0158005d015a015d01 -58005a005d005a015d0158005d015a055d005a015d015a025d0058005d0158005a005d01 -58005d015a015d015a015d005a025d005800740072007c0074017c0074017c0076005900 -5a005d005a0058005d0158005d015a0058005d015a015d005a0058005a005d005a025d00 -58005d015a0058005d0158005d015a0058005d0158005a005d005a0058005a0159007400 -720065007102760059005d005a0055005d015a015d0158005d0258005d0158005d005a01 -58005d015a0058005d005a04f700b100e400a100f300b101a60068005500540058004800 -550058005502580055025800480055005800550258004800550058014800550058004801 -580148005500580048017101740071007c025f0074006300370000170d0010006b004b00 -74017c026100740076005800480158005500480055005800550158015400550058005500 -480055005800480055005800550048005500580048005500580148005500580048005500 -580055004800550058005501580148005500580055004800550058005400550058005500 -480055005800480055015800480055005800480055005801480055005800550048005801 -480055005800550048005500580048005500580148005500580048005501580048005500 -58005501580055004a00740065005c005f01650072005c00580148005500580048005500 -580055004800550058004800550158004800550058005502580048005500580148005500 -580048015801550158005400550058014801580055004800550058004800550058005502 -580054004800580055004800550058004800550058005500480055005800480055015800 -480055005800550258004800550058005500480055005800480055005800550048005500 -58004800550058014801580074006500760074007c025f00740076005800480055005801 -480055005800480055005800550048005500580055015801480055005800550048005500 -580048005500580055004800550058004800550058014800550058005502580048005500 -5800740065005f0065005c00650074004801550058004800550058014800550058004800 -550158004800550058005501580148005500580055004800550058005400550048008a00 -b100e400a100f300b101a3005e00540055004809550048055500480e5500480071017400 -71007c025f0074006a003700001810006b004c0074017c0265007c0076004a0048015500 -4801550048095800480c55004810550048295500480555004801740065005d0065005f00 -6500740057005500480c550048055500481e55004817550048055500480d4a0072006500 -760074007c0265007c00760047004804550048095500480555004811470048014a007400 -65005d0065005f00650074004a004800550048195400550048008a00b100e400f700f300 -b101a30073005d005a005d015a015d0158005d0258005d015a005d0258005d015a005d02 -58005d015a015d015a005d02720074007c0071007c025c0006006a003700001810006a00 -4c00720074007c0271007c00740061005d0458005d0258005d0158005d0258005d015a00 -5d0258005d0558005d0258005d015a005d0258005d0158005d0258005d0558005d025a00 -5d0158005d0258005d015a005d0258005d015a005d0258005d0558005d0258005d015a00 -5d0258005d01760065025f007100740065005a005d0158005d025a005d0158005d025800 -5d015a005d0258005d015a005d0258005d025a005d0158005d0258005d015a005d025800 -5d015a005d0258005d015a005d0258005d015a015d015a005d0258005d015a005d025800 -5d015a005d0258005d025a005d0158005d0258005d0158005d007600650074017c027100 -7c00740061005d015a005d0158005d0258005d0158005d0258005d015a005d0258005d01 -5a005d0258005d025a005d0158005d0258005d015a005d00740065005f00710065017400 -5d0158005d0558005d0258005d0158005d0258005d015a005d0258005d015a018a00b101 -f700f300b101a300510016221700180063005f0074007200740071007200710074006a00 -3700001813006a0056007400720065007200740071007400760018001601170016011700 -165818001601180016002c00720057004b0057004b00570071004b001663180071005c00 -780074006500720074007100060072001800162d710057004b004f0049004f0072001600 -170016191801160017008a00b100e4008a00f300b101a30050001002001f100012005700 -560063073700001813006b004c006a00630572000a000b0000000d00005e100000000b00 -6b003700290037002e0037006a002d000062100013006b004c006a006305720012001000 -002c6a0037002e003700290037006a00001b100200008a000700b100f700f300b101a300 -50000023130037006a0064006a0164006a0329000018100064016a0165006a0164006a00 -72000a0000010d0000600b006b0037014f0029004f006a002d00006310004f0064006a01 -64006a0163006a0072001000002d6a004f002900370149006a001000001e8a00b100e400 -f700f300b101a300500000260b00130000000b0010010a00130000000d0000180a000b01 -10020b010000130011000061100000000b006b0037002e004f0029004f006a0029000065 -0b0010010b0000000b011001002d0b006a004f0029004f002e0037006a001000001e8a00 -b101a100f300b101a300500000530d0000630b006a003700290037002d00370063002d00 -00690d0000011001002d0b006a0037002d003700290037006a00001f8800b101a100f300 -b101a300500000b80b006b004f0037004f002d004f006a002d00009d6a004f002e004f00 -37004f006a001000001e8a00b101a100f300b101a300500000440d0000030d00006b1000 -000010006b002d0137000a0037006a002d00009c0b006a0037000a0037002e002d006a00 -001f8a00b100e400a100f300b101a300500000b50d0100000a006a0037014f0037004f00 -6a002d00100000690d01002f0b006a004f0037004f002d004f006a00001f8a00b101a100 -f300b101a300500000b8630072006301650064006a0072006a004f00009c6a0037002e00 -37002d0037006a0000001000001d8a00b101a100f300b101a300500000b50b0272015600 -4c0056004b006300720063006b000098100000010b006a004f0029004f0037016a000000 -1000001d8a00b100e400a100f300b101a300500000b71000720171006500710276006300 -6b00009b0b006a004b00290037026a00001f8a00b100e400f700f300b101a300500000b7 -100072007400650071007403710074004d044e004d044e004d024e004d054e004d024e00 -4d014e004d024e004d014e004d074e004d014e004d044e004d024e004d014e004d034e00 -4d004e004d024e014d044e004d094e004d0c4e004d024e004d084e014d014e004d054e00 -4d034e004d004e004d034e004d074e004d004e004d004e014d00720065005d0065005900 -650072004d004e014d014e004d044e014d084e014d014e004d0148004e018a00b100e400 -a100f300b101a300500000b710007200740065007c027403580055005d00580055005800 -5d0055015d005800550058015501580155015d005501580155015d0058025d0055015d00 -5800550058005d005500580255015d00580055005801540055005d005500580255005400 -5d0058005500580155015801550058005d005501580155015d005501580155015d005800 -550058015501580155005801540055005801550058005d005500580354005d0058035501 -5801550058005d005501580254005d005400550058015501580055005802540055005d00 -58025d0055015801550058005d00550158005c0074007102650071007400580055005d00 -58005500580155015d005800550058015501580255005d0055015801550054005d005500 -58015a00a100b100e400a100f300b101a300500000b70a0072015f007c02740171007400 -480055004802550048015500480258004805580048025500480158004802550048015500 -480258004801550148015800480155004802550048025500480155004802550048055800 -4802550048015800480255004801550048025500480155004802580048055a0048025500 -480155004802550048015500480258004805580048055500480255004801550048025500 -48015500480258004802550048007200650056005f027400480055004802550048015500 -4802550048055500480255004801580048004d00480146008a00b101a100f300b101a300 -500000b710007200740065007c0374007200740061005d0358005d0258005d0558005d05 -58005d0558005d0558005d0258005d0558005d0558005d0258005d0858005d0258005d01 -58005d0258005d0258005d0158005d0258005d0c58005d0558005d0258005d0158005d02 -58005d1058005d0158005d0258005d0158005d0061005d0058005d007400710065007100 -6500710074005d0158005d0158005d0258005d0158005d0258005d0558005d078a00b100 -0700a100f300b101a300500000b710007201650171007401720065007200450118024500 -180145031800450218004500180045001801450018024500180045021800450118014500 -1805450018002b0018002b0018024500180045001801450018012b001800450118024500 -180045011800450118002b0018004500180445011801450018032b0018022b0045011801 -4501180045002b001804450018034500180145012b001802450018012b00450018024502 -18014500180045012b001800450018014501180145001801450018014500720056004a00 -56004a00560072002b00180045001801450018022b001800450018014501180145012b00 -18004500180145001801450218008a00b101a100f300b101a300500000b7100072006500 -7200710072034c006b00009b0b006a004f0029004f00370049006a001000001e8a00b101 -a100f300b101a300500000b71300720063004c00570063004c0063026b00009b0b006a00 -3700290037002e0037006a00001f8a00b101a100f300b101a300500000b713004c026301 -4c00630157004900009c6a0049002e003700290037006a00001f8a00b101a100f300b101 -a300500000b70d000b0000a40b006a004f002e004f002e0037006a00001f8a00b101a100 -f300b101a300500000ff005f6a0037000a0037002e002d006a00001f8a00b101a100f300 -b101a300500000c10d00009c6a004f002e004f0037004f006a00001f8a00b101a100f300 -b101a300500000ff005e0b006a0037002d01290037006a00001f8a00b101a100f300b101 -a300500000ff005d0a004f0072006a004c006400630172004c002900001d8a00b101a100 -f300b101a300500000ff005d37006500720063004b0063014c00720063005700001b1000 -00008a00b100e400a100f300b101a300500000ff005d3700650072006503710072004c00 -570000190d000000100000008a00b100e400a100f300b101a300500000ff005d37006300 -72007100740171007401560065002b00181816002b0116008a00b101f700f300b101a300 -500000ff005d370063006a0071007c02740076007100720061005d1761005d03f700e400 -b100a100f300b101a300500000ff005d37006300720071007c0271007400710148015500 -4817550048004d008a00b101a100f300b101a300500000ff005d37006300720065007c02 -710074006501540058005401550154015800540055025401580054015500580054015501 -5401580054004700480089000700b100a100f300b101a300500000ff005d370065007200 -71007404650072005a1d8a00b101a100f300b101a300500000ff005a0d0000000b003700 -6300720171007200710172004c006400001a100100008a00b101a100f300b101a3005000 -00ff005c100049006a004c0063004c0263004c0164001001001b8a00b101a100f300b101 -a300500000ff005d29006b0264006b016a016b0037000b00001c8a00b101a100f300b101 -a300500000ff005e10030001110000208a00b101a100f300b101a300500000ff00680d01 -001b8a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300500000ff -00650d00001f8a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b101a300 -500000ff00868a00b101a100f300b101a300500000ff00868a00b101a100f300b1000700 -f700520030003300301e3301301b330030253300301d330030b33300304b8a00df00b100 -a100f300e400b1000786df0007ff0700eb00b101a100f500b1000700b1ffb18ae400a100 -f300b101df00b100df00b11edf00b11e0700b143df00b128df00b1000700b185df00b14a -0700b102df00b100a100f500b1000700a300a81fa301a81fa301a81ea300f700a820f700 -a829a301a884f700a84fb100e400a100f300b101a300eb00df00b100df01b10adf00b101 -df00b101df00b101df00b105a300aa00b102df00b101df00b10adf00b100df03b100df00 -b105a300b1010700b103df00b10e0700b107aa00f700eb00df00b1010700b1020700b106 -df00b102df00b101df00b1088a00eb00b107df00b1000700df00b1010700b102df00b102 -df00b111a300a8000700b135df00b100df00b100df00b100df00b1080700b102df00b102 -df00b134f700b116df00b102df00b105df00b101df00b100df00b101df00b100df00b106 -df00b102df00b100df00b113a800df00b100a100f300b101a3000700df00b1008a00a301 -b10b8a00f800b100f800aa00f8008800b106a300aa00b1018a00b100f700a800b101df00 -b1098a00f800a300f800f7000700b106a300aa00b100f801f700b103df00b107df00b100 -f8008800f801a800b106aa00f700eb00b1006d00f800aa00b10f8800f800b100f800b107 -8a00eb00b1096d00f800a800b103f700a800b1008800f800b1018a01a800b1020700b109 -a300a800eb00b133f801b1028a00b1048a00b103a300b102df008a00b139f700b117f801 -a300b100df008a00b104a800f800aa00b1028a00b1050700df00b1020700b118a800b100 -e400a100f300b101a3000700b100df008a00f800b101a300b10a6d00a3006d00a801f800 -b106a300b101df00b100f801b101a300b10a6d00f800f700f801b100df00b104df00a300 -b101f800b100f802a800b100a300df00b1086d008800f801a800b106aa00f700eb00b100 -f800b100f802b101a300b1050700b100df00b100df00f8006d00f7006d00b1078a00eb00 -b1096d00f8008a006d00f8008a006d008800a300aa006d00f8008a006d02f80188006d01 -0700b108a300a8000700b133f8008a00f700f8008800f8016d008a00f8008a006d00b100 -f801f7006700f8018a00f8006d008a00f8006d00a300f801b133f700b1176d008800a300 -6700f8006d00f8018a006d00b100f8006d00f8028a006700df00f700f800f700f8028a00 -6d00f8028a006d00b1130700b101a800b101a100f300b1000700a3000700b100df00f801 -b10a0700b1008a00f8016d00f7008a00f800b1000700b104a300aa000700b101f800aa00 -b1020700b109f8008800f700a800f8000700b106a300b1000700f800b100f8008800f800 -aa00b1000700b1000700b107f8018a00a3008a00b106aa00f700eb000700f800aa008800 -f801b1010700b10607008a00f800b100a300f8016700a300b1068a00eb00b109f8008a01 -6d00f8016d008800f700b100f8026d00f8026d00f802b109a300a8000700b1338a00f802 -8800f8006d01f800b100a800f800b1008800f8006d00f801aa00f8016d00f800aa00f800 -6d00f8008800b133f700b117f800aa00b100f8048a00f800b1008800f801f7008801f800 -b1008800a801f802b100f8016d00f8008a010700b115a800b101ae00f300e400b100a300 -0700b101f700b100f700b100a300b109f7008a00df00a300aa008a01df00b105a300b103 -f700b102a300b10af7008800b100f800a800b107a300b1018800f800a800f700a801b100 -a3000700b1088a01a800f800b107b000f700eb00b100f8008800b1008a00f700b101a300 -b108df00b1008a01b100f700b1078a00eb00b107df00b100f700aa00a3008800f7018800 -8a00aa00b100f70288008a01f700f800a300f701b109a300a800eb00b1338801b100f800 -a800f7018a00aa00f800aa008800b100aa00a800f702b100f7008a01a800f800b100f700 -a300aa00b133f700b100df00b115f801a300f7018a00f700f800aa00a300b100a300f701 -a800f700a3008800b101f800a8008a01f700b100f701a300f800a801b116a800df00b100 -ef00f300b101a3000700b100df00b101df01b109df01b100df01b100df00b102df00b103 -a300aa00df00b100df02b102df00b108df00b102df00b100df00b105df00a300aa00b101 -df00b102df02b101df00b104df00b100df01b100df01b103df00b101aa00f700eb00df03 -f700b102df00b108df01b100df01b100df01b103df00b1008a00eb00b107df03b100df00 -b100df01b101df00b100df00b102df00b100df00b100df00b10aa300a8000700b132df00 -b100df00b102df00b100df00b104df01b100df01b100df01b100df03b135f700b100df00 -b116df01b101df00b100df01b101df00b100df00b101df05b100df00b102df00b100df00 -b102df00b114a800b1000700f000f500b1000700a318f700a306f700a321f700a31ef701 -a800a307f700a315f701a800a316f700a310f700a800a384f700a800f700a314f700a300 -f700a302f700a330a8000700b100f000f300e400b100e6ffe689b100e400f000f300b103 -e400b1ffb186e400b100ef00f8006dff6d878a00f700ae04 -%%EndData -end -%%PageTrailer -%%Trailer -%%BoundingBox: 0 0 400 294 -%%EOF - -%%EndDocument - - endTexFig - 1035 1352 a Fg(Figur)o(e)20 b(4:)25 b(Editing)c(some)g(custom)h -(layout)f(using)h Fd(graal)p Fg(.)305 1624 y Fe(\017)41 -b Fd(druc)27 b Fg(is)i(a)f(design)h(r)o(ule)g(checker)-6 -b(.)48 b(The)28 b(input)h(\002le)g(is)f(a)g(-)h(possibly)g(hierar)o -(chical)e(-)h(symbolic)i(layout.)388 1723 y(It)h(checks)h(that)g(a)f -(layout)h(is)g(corr)o(ect)f(r)o(egar)o(ding)f(the)h(set)h(of)g -(symbolic)h(design)f(r)o(ules.)58 b(This)32 b(corr)o(ect-)388 -1823 y(ness)22 b(must)g(be)f(ensur)o(ed)g(in)h(or)o(der)e(for)i -Fd(s2r)f Fg(to)g(pr)o(oduce)g(a)g(layout)h(compatible)f(with)i(the)e -(tar)o(get)g(silicon)388 1923 y(foundry)-9 b(.)305 2088 -y Fe(\017)41 b Fd(Lynx)24 b Fg(is)h(a)f(layout)h(extractor)-6 -b(.)36 b(The)25 b(input)g(is)g(a)f(-)h(possibly)h(hierar)o(chical)d(-)h -(layout.)38 b(The)25 b(layout)g(can)f(be)388 2188 y(either)k(symbolic)h -(or)g(r)o(eal.)47 b(The)29 b(output)g(is)g(an)f(extracted)f(netlist)i -(with)g(parasitic)f(capacitances.)47 b(The)388 2288 y(r)o(esulting)21 -b(netlist)g(can)f(either)h(be)f(hierar)o(chical)g(or)h(\003attened)f -(\(transistor)h(netlist\).)305 2453 y Fe(\017)41 b Fd(Lvx)27 -b Fg(is)i(a)e(logical)i(versus)f(extracted)e(net-compar)o(e)h(tool.)49 -b(The)28 b(r)o(esult)g(of)g(a)g(r)o(un)g(indicates)g(if)g(the)g(two)388 -2553 y(netlist)d(match)g(together)-6 b(,)25 b(or)g(if)f(ther)o(e)g(ar)o -(e)g(dif)o(fer)o(ent.)35 b(Note)24 b(that)h Fd(lvx)f -Fg(doesn't)h(work)h(at)e(the)h(transistor)388 2652 y(level.)305 -2818 y Fe(\017)41 b Fd(yagle)19 b Fg(is)h(a)f(functional)i -(asbtractor/disassembler)e(for)g Ff(CMOS)h Fg(cir)o(cuits.)25 -b(It)20 b(pr)o(ovides)f(a)g Ff(VHDL)h Fg(Data-)388 2918 -y(Flow)c(behavioral)g(description)g(fr)o(om)g(the)g(transistor)g -(netlist)h(of)f(a)g(cir)o(cuit,)g(by)g(\002rst)g(extracting)g(a)f -(pseudo-)388 3017 y(gate)29 b(netlist,)k(and)c(second)h(translating)h -(each)e(pseudo-gate)g(in)h(boolean)h(equations.)54 b(The)29 -b(input)i(\002le)388 3117 y(is)e(a)g(-)g(possibly)i(extracted)c(-)i -(\003attened)g(transistor)h(netlist.)52 b(The)30 b(output)f(is)h(a)f -(simulable)h(behavioral)388 3217 y Ff(VHDL)f Fg(model)i(\(data-\003ow)e -(without)i(timing)h(informations\).)54 b Fd(Yagle)30 -b Fg(can)f(be)h(distinguished)h(fr)o(om)388 3316 y(commer)o(cial)18 -b(CAD)g(abstractors)h(by)f(the)h(fact)f(that)h(it)g(does)g(not)h(need)e -(a)g(pr)o(ede\002ned)g(cell)g(library)h(or)g(tran-)388 -3416 y(sistor)i(patterns.)k(Furthermor)o(e,)19 b(the)i(use)f(of)g(a)g -(pur)o(ely)g(algorithmic)h(appr)o(oach)e(compar)o(ed)g(to)i(a)f -(pattern)388 3516 y(matching)h(one)g(implies)h(a)e(huge)i(gain)f(in)g -(performance.)k(Y)-8 b(agle)21 b(is)g(not)h(anymor)o(e)f(part)f(of)h -(Alliance,)f(but)388 3615 y(is)h(fr)o(eely)e(available)h(at)g -Fd(http://www.avertec.com)p Fg(.)305 3781 y Fe(\017)41 -b Fd(tas)24 b Fg(is)i(a)f(static)g(timing)i(analyzer)-6 -b(.)38 b(It)25 b(takes)g(as)g(input)h(a)f(transistor)h(netlist)g(and)f -(pr)o(oduces)f(a)h(\002le)h(con-)388 3880 y(taining)h(all)f(the)g -(combinatorial)h(paths)f(of)g(the)h(cir)o(cuit,)g(the)f(critical)g -(path)g(being)h(outlined.)42 b(T)-8 b(as)27 b(is)f(not)388 -3980 y(anymor)o(e)20 b(part)g(of)h(Alliance,)f(but)h(is)g(fr)o(eely)e -(available)h(at)g Fd(http://www.avertec.com)p Fg(.)305 -4146 y Fe(\017)41 b Fd(proof)21 b Fg(performs)h(a)g(formal)g -(comparison)h(between)f(two)h(data)e(\003ow)i Ff(VHDL)f -Fg(descriptions)h(that)f(shar)o(e)388 4245 y(the)d(same)g(r)o(egister)f -(set.)25 b Fd(Proof)18 b Fg(supports)i(the)f(same)g(subset)g(of)g -Ff(VHDL)g Fg(as)g Fd(asimut)p Fg(,)f Fd(bop)p Fg(,)g -Fd(scmap)g Fg(and)388 4345 y Fd(yagle)p Fg(.)305 4511 -y Fe(\017)41 b Fd(graal)24 b Fg(is)h(an)g(hierar)o(chical)f(symbolic)i -(layout)f(editor)-6 b(.)38 b(It)25 b(r)o(equir)o(es)f(a)h(X-W)-5 -b(indow)26 b(graphical)e(envir)o(on-)388 4610 y(ment)g(and)f(the)h -(Motif)f(libraries.)34 b Fd(Graal)23 b Fg(is)h(used)f(for)h(cell)f -(layout)h(design)g(or)g(hierar)o(chical)f(block)h(con-)388 -4710 y(str)o(uction.)31 b(It)22 b(pr)o(ovides)g(an)g(on-line)h -Ff(DRC)g Fg(and)e(automatic)i(display)f(of)g(equipotential)h(nets.)31 -b(Editing)22 b(a)388 4810 y(cell)e(under)h Fd(graal)f -Fg(is)h(shown)h(\002gur)o(e)e(4.)305 4975 y Fe(\017)41 -b Fd(L2p)20 b Fg(cr)o(eates)f(a)h(Postscript)i(\002le)f(fr)o(om)f(a)g -(layout,)h(symbolic)h(or)f(r)o(eal.)180 5284 y Fc(3.2)99 -b(Cell)25 b(libraries)180 5508 y Fg(The)d Ff(Alliance)c -Fg(package)j(pr)o(ovide)g(a)g(wide)h(range)f(of)g(libraries,)h(either)f -(static,)h(ie.)28 b(\002xed)21 b(cells,)h(or)g(dynamic,)f(as)180 -5608 y(the)k(block)g(is)g(pr)o(oduced)f(by)g(r)o(unning)j(a)d -(parameterized)e(generator)-6 b(.)37 b(These)25 b(libraries)f(ar)o(e)f -(compatible)i(with)180 5707 y(any)c(two)g(metals/one)h(polysilicon)g -(technology)-9 b(.)1959 5956 y(8)p eop -%%Page: 9 9 -9 8 bop 180 390 a Fg(Each)20 b(object)h(in)h(the)e(library)h(has,)f -(for)h(static)f(ones,)h(or)g(pr)o(oduces,)f(for)h(dynamics)g(ones,)g -(thr)o(ee)f(views)h(at)f(least)g(:)305 623 y Fe(\017)41 -b Fg(the)20 b(symbolic)i(layout,)f(that)g(describes)f(the)h(cell)g -(topology)-9 b(.)305 789 y Fe(\017)41 b Fg(the)20 b(netlist,)i(in)f -(terms)g(of)g(transistor)g(inter)o(connections.)305 955 -y Fe(\017)41 b Fg(the)20 b(behavior)-6 b(,)21 b(speci\002ed)f(in)h -Ff(VHDL)g Fg(data)e(\003ow)j(form.)180 1187 y(Ar)o(ea)e(loss)i(due)f -(to)h(the)g(symbolic)g(layout)g(compar)o(ed)e(to)i(micr)o(on)g(design)g -(has)f(been)g(estimated)h(ranging)f(fr)o(om)180 1287 -y(10\045)f(to)h(20\045.)j(In)d(any)g(case,)f(loosing)i(ar)o(ea)d(is)i -(af)o(for)o(dable,)c(wher)o(e)k(loosing)h(years)e(is)h(not.)180 -1579 y Ff(3.2.1)81 b(Standard)19 b(cell)g(library)180 -1804 y Fg(The)e Fd(sclib)g Fg(library)f(contains)i(boolean)g -(functions,)g(buf)o(fers,)f(mux,)h(latches,)f(\003ip-\003ops,)i -Fb(:)14 b(:)g(:)j Fg(\(ar)o(ound)f(70)g(cells\).)180 -1904 y(All)27 b(the)f(cells)h(have)f(the)h(same)g(height,)h(shar)o(e)e -(the)h(power)g(and)f(gr)o(ound)h(lines)g(on)g(east)f(and)h(west)g -(side,)g(and)180 2003 y(have)c(pitched)h(I/Os)g(in)g(metal2)f(on)h -(north)h(and)e(south)i(side.)34 b(They)24 b(ar)o(e)e(supposed)i(to)g -(be)f(used)g(with)i(a)e(usual)180 2103 y(standar)o(d)31 -b(cells)h(place)g(and)g(r)o(oute)g(tool,)k(such)d(as)f -Ff(Alliance)p Fg('s)e Fd(scr)p Fg(,)35 b Ff(Compass)c -Fg(or)i Ff(Cadence)p Fg(.)58 b(These)33 b(cells)180 2202 -y(ar)o(e)24 b(to)h(be)g(used)g(primary)g(for)g(glue)g(logic,)i(since)f -(optimized)f(operators)g(can)g(be)g(obtained)g(using)h(dedicated)180 -2302 y(generators,)20 b(as)g(stated)f(paragraph)g(3.2.2.)k(The)e -Fd(logic)e Fg(tool)i(can)f(map)g(a)g(behaviral)f(VHDL)i(onto)g(this)g -(library)-9 b(.)180 2468 y(The)26 b(\002gur)o(e)f(3.2.1)f(below)i -(shows)h(the)f(dif)o(fer)o(ence)e(between)h Fd(sclib)g -Fg(and)h Fd(dplib)f Fg(r)o(egar)o(ding)f(the)i(shape)f(and)180 -2568 y(contents)d(of)e(a)h(cell.)743 3235 y - 7458719 15290373 11314462 10788208 27759902 44600033 startTexFig - 743 3235 -a -%%BeginDocument: na3y.ps -%!PS-Adobe-2.0 -%%Title: na3_y -%%Creator: mbk2ps V2.0 -%%For: fred -%%CreationDate: Fri May 28 13:42:41 1993 -%%DocumentSuppliedProcSet: MBKtoPostScript -%%DocumentSuppliedFonts: PatternFont -%%BoundingBox: 172 164 422 678 -%%EndComments - -%%BeginFont: PatternFont 1 -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def -% /cross [ -% {2 1} {18 1} {2 2} {18 2} {0 3} {1 3} {2 3} {3 3} {4 3} {16 3} {17 3} {18 3} {19 3} {20 3} -% {2 4} {2 5} {18 4} {18 5} {10 17} {26 17} {10 18} {26 18} {8 19} {9 19} {10 19} {11 19} -% {12 19} {24 19} {25 19} {26 19} {27 19} {28 19} {10 20} {26 20} {10 21} {26 21} -% ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop -%%EndFont - -%%BeginProcSet: MBKtoPostScript 1 -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def -%%EndProcSet -%%EndProlog - -%%BeginSetup -0.10 setlinewidth -2 setlinecap -0 setlinejoin -%%EndSetup - -1.000000 dup scale -127.500000 158.500000 translate - -50 30 290 450 strokeAB -/PatternFontScale 15 def - gsave -1 [ -{ 50 260 290 520 } -] draw_rectangles -2 [ -{ 125 435 155 465 } { 185 435 215 465 } { 245 435 275 465 } { 65 435 95 465 } { 75 440 265 460 } -] draw_rectangles -3 [ -{ 125 5 155 35 } { 185 5 215 35 } { 245 5 275 35 } { 65 5 95 35 } { 75 10 265 30 } -] draw_rectangles -2 [ -{ 65 125 95 155 } { 65 65 95 95 } { 245 125 275 155 } { 65 65 95 185 } { 125 65 155 185 } { 245 65 275 185 } { 185 65 215 185 } { 205 65 255 185 } { 145 65 195 185 } { 85 65 135 185 } -] draw_rectangles -3 [ -{ 65 375 95 405 } { 65 315 95 345 } { 125 265 155 295 } { 125 325 155 355 } { 185 375 215 405 } { 185 315 215 345 } { 245 325 275 355 } { 245 265 275 295 } { 65 265 95 395 } { 185 265 215 395 } -] draw_rectangles -3 [ -{ 125 265 155 385 } { 245 265 275 385 } { 205 265 255 385 } { 145 265 195 385 } { 85 265 135 385 } -] draw_rectangles -12 [ -{ 135 445 145 455 } { 195 445 205 455 } { 135 15 145 25 } { 195 15 205 25 } { 75 135 85 145 } { 75 75 85 85 } { 255 135 265 145 } { 75 385 85 395 } { 75 325 85 335 } { 135 275 145 285 } -] draw_rectangles -12 [ -{ 135 335 145 345 } { 195 385 205 395 } { 195 325 205 335 } { 255 335 265 345 } { 75 215 85 225 } { 145 215 155 225 } { 205 215 215 225 } { 135 165 145 175 } { 195 165 205 175 } { 255 215 265 225 } -] draw_rectangles -12 [ -{ 75 275 85 285 } { 255 445 265 455 } { 75 445 85 455 } { 255 15 265 25 } { 75 15 85 25 } { 255 275 265 285 } -] draw_rectangles -4 [ -{ 65 205 95 235 } { 135 205 165 235 } { 195 205 225 235 } { 205 210 235 230 } { 225 195 235 255 } { 145 210 175 230 } { 165 195 175 255 } { 75 205 115 235 } { 105 195 115 255 } { 225 50 235 200 } -] draw_rectangles -4 [ -{ 165 50 175 200 } { 105 50 115 200 } { 225 250 235 400 } { 165 250 175 400 } { 105 250 115 400 } -] draw_rectangles -5 [ -{ 285 10 295 90 } { 45 10 55 90 } { 285 390 295 470 } { 45 390 55 470 } { 130 440 150 460 } { 190 440 210 460 } { 130 10 150 30 } { 190 10 210 30 } { 70 130 90 150 } { 70 70 90 90 } -] draw_rectangles -5 [ -{ 250 130 270 150 } { 70 380 90 400 } { 70 320 90 340 } { 130 270 150 290 } { 130 330 150 350 } { 190 380 210 400 } { 190 320 210 340 } { 250 330 270 350 } { 70 210 90 230 } { 140 210 160 230 } -] draw_rectangles -5 [ -{ 200 210 220 230 } { 130 160 150 180 } { 190 160 210 180 } { 250 210 270 230 } { 70 270 90 290 } { 250 440 270 460 } { 70 440 90 460 } { 250 10 270 30 } { 70 10 90 30 } { 250 270 270 290 } -] draw_rectangles -5 [ -{ 45 10 295 90 } { 250 425 270 455 } { 190 325 210 455 } { 130 425 150 455 } { 45 390 295 470 } { 70 325 90 455 } { 195 210 215 230 } { 190 165 210 225 } { 135 210 155 230 } { 130 165 150 225 } -] draw_rectangles -5 [ -{ 250 135 270 345 } { 75 215 85 285 } { 130 275 150 345 } { 135 270 265 290 } { 70 15 90 145 } { 75 10 265 30 } -] draw_rectangles -6 [ -{ 250 20 270 40 } { 190 20 210 40 } { 130 20 150 40 } { 70 20 90 40 } { 250 440 270 460 } { 190 440 210 460 } { 130 440 150 460 } { 70 440 90 460 } { 125 155 155 185 } { 185 155 215 185 } -] draw_rectangles -6 [ -{ 245 205 275 235 } { 65 265 95 295 } { 250 20 270 460 } { 70 20 90 460 } { 190 20 210 460 } { 130 20 150 460 } -] draw_rectangles - grestore -/Courier-Bold findfont 12 scalefont setfont -260 30 moveto (f.0) 0 showstring -200 30 moveto (i0.0) 0 showstring -140 30 moveto (i1.0) 0 showstring -80 30 moveto (i2.0) 0 showstring -290 50 moveto (vss.1) 0 showstring -50 50 moveto (vss.0) 0 showstring -260 450 moveto (f.1) 0 showstring -200 450 moveto (i0.1) 0 showstring -140 450 moveto (i1.1) 0 showstring -80 450 moveto (i2.1) 0 showstring -290 430 moveto (vdd.1) 0 showstring -50 430 moveto (vdd.0) 0 showstring -showpage -%%Trailer -%%EndComments - - -%%EndDocument - - endTexFig - 743 5355 a Fg(Figur)o(e)c(5:)23 b Fj(Sclib)18 b Fg(version)g(of)g(a) -743 5454 y(thr)o(ee)i(inputs)i Fd(and)e Fg(gate)2251 -2744 y - 7458719 19168902 11051335 5657231 28154593 49731010 startTexFig - 2251 2744 a -%%BeginDocument: na3dp.ps -%!PS-Adobe-2.0 -%%Title: na3_dp -%%Creator: mbk2ps V2.0 -%%For: fred -%%CreationDate: Fri May 28 13:42:51 1993 -%%DocumentSuppliedProcSet: MBKtoPostScript -%%DocumentSuppliedFonts: PatternFont -%%BoundingBox: 168 86 428 756 -%%EndComments - -%%BeginFont: PatternFont 1 -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def -% /cross [ -% {2 1} {18 1} {2 2} {18 2} {0 3} {1 3} {2 3} {3 3} {4 3} {16 3} {17 3} {18 3} {19 3} {20 3} -% {2 4} {2 5} {18 4} {18 5} {10 17} {26 17} {10 18} {26 18} {8 19} {9 19} {10 19} {11 19} -% {12 19} {24 19} {25 19} {26 19} {27 19} {28 19} {10 20} {26 20} {10 21} {26 21} -% ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop -%%EndFont - -%%BeginProcSet: MBKtoPostScript 1 -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def -%%EndProcSet -%%EndProlog - -%%BeginSetup -0.10 setlinewidth -2 setlinecap -0 setlinejoin -%%EndSetup - -1.000000 dup scale -127.500000 76.000000 translate - -50 50 290 650 strokeAB -/PatternFontScale 15 def - gsave -1 [ -{ 50 390 290 670 } -] draw_rectangles -2 [ -{ 215 635 245 665 } { 155 635 185 665 } { 95 635 125 665 } -] draw_rectangles -3 [ -{ 215 35 245 65 } { 155 35 185 65 } { 95 35 125 65 } -] draw_rectangles -2 [ -{ 65 115 95 145 } { 245 115 275 145 } { 85 95 135 215 } { 145 95 195 215 } { 205 95 255 215 } { 245 95 275 215 } { 190 95 210 215 } { 130 95 150 215 } { 65 95 95 215 } -] draw_rectangles -3 [ -{ 245 515 275 545 } { 125 565 155 595 } { 185 565 215 595 } { 125 515 155 545 } { 65 565 95 595 } { 205 485 255 605 } { 85 485 135 605 } { 145 485 195 605 } { 245 485 275 605 } { 65 485 95 605 } -] draw_rectangles -3 [ -{ 190 485 210 605 } { 130 485 150 605 } -] draw_rectangles -12 [ -{ 225 45 235 55 } { 165 45 175 55 } { 105 45 115 55 } { 255 525 265 535 } { 145 375 155 385 } { 255 45 265 55 } { 195 45 205 55 } { 255 645 265 655 } { 135 575 145 585 } { 195 575 205 585 } -] draw_rectangles -12 [ -{ 75 125 85 135 } { 135 525 145 535 } { 135 45 145 55 } { 195 645 205 655 } { 85 425 95 435 } { 205 325 215 335 } { 255 125 265 135 } { 75 45 85 55 } { 75 575 85 585 } { 225 645 235 655 } -] draw_rectangles -12 [ -{ 165 645 175 655 } { 75 645 85 655 } { 135 645 145 655 } { 105 645 115 655 } -] draw_rectangles -11 [ -{ 165 525 175 535 } { 195 475 205 485 } { 135 475 145 485 } { 195 525 205 535 } { 75 525 85 535 } { 195 225 205 235 } { 135 225 145 235 } { 75 225 85 235 } { 255 175 265 185 } { 255 475 265 485 } -] draw_rectangles -11 [ -{ 75 475 85 485 } { 255 575 265 585 } { 75 175 85 185 } { 255 275 265 285 } { 135 175 145 185 } { 135 125 145 135 } { 195 175 205 185 } { 195 125 205 135 } { 75 375 85 385 } { 255 375 265 385 } -] draw_rectangles -11 [ -{ 195 275 205 285 } { 195 375 205 385 } { 195 425 205 435 } { 135 425 145 435 } { 135 325 145 335 } { 135 275 145 285 } { 75 275 85 285 } { 75 325 85 335 } { 255 425 265 435 } { 255 325 265 335 } -] draw_rectangles -11 [ -{ 255 225 265 235 } -] draw_rectangles -4 [ -{ 135 365 165 395 } { 75 415 105 445 } { 195 315 225 345 } { 225 470 235 620 } { 105 80 115 230 } { 165 80 175 230 } { 105 470 115 620 } { 165 470 175 620 } { 225 80 235 230 } { 225 325 235 475 } -] draw_rectangles -4 [ -{ 225 225 235 335 } { 205 320 235 340 } { 165 375 175 475 } { 165 225 175 385 } { 145 370 175 390 } { 105 425 115 475 } { 105 225 115 435 } { 85 420 115 440 } -] draw_rectangles -5 [ -{ 220 40 240 60 } { 160 40 180 60 } { 100 40 120 60 } { 250 520 270 540 } { 140 370 160 390 } { 250 40 270 60 } { 190 40 210 60 } { 250 640 270 660 } { 130 570 150 590 } { 190 570 210 590 } -] draw_rectangles -5 [ -{ 70 120 90 140 } { 130 520 150 540 } { 130 40 150 60 } { 190 640 210 660 } { 80 420 100 440 } { 200 320 220 340 } { 250 120 270 140 } { 70 40 90 60 } { 70 570 90 590 } { 220 640 240 660 } -] draw_rectangles -5 [ -{ 160 640 180 660 } { 70 640 90 660 } { 130 640 150 660 } { 100 640 120 660 } { 75 40 265 60 } { 190 575 210 655 } { 75 640 205 660 } { 70 575 90 655 } { 195 640 265 660 } { 70 45 90 135 } -] draw_rectangles -5 [ -{ 255 125 265 495 } { 75 425 85 535 } { 75 175 85 435 } { 75 425 95 435 } { 195 325 205 485 } { 195 125 205 335 } { 195 325 215 335 } { 135 375 145 485 } { 135 375 155 385 } { 135 125 145 385 } -] draw_rectangles -5 [ -{ 255 515 265 585 } { 255 485 265 525 } { 135 515 265 525 } { 135 515 145 585 } -] draw_rectangles -6 [ -{ 40 10 60 90 } { 280 10 300 90 } { 40 620 60 680 } { 280 620 300 680 } { 245 35 275 65 } { 185 35 215 65 } { 245 635 275 665 } { 125 35 155 65 } { 185 635 215 665 } { 65 35 95 65 } -] draw_rectangles -6 [ -{ 65 635 95 665 } { 125 635 155 665 } { 40 10 300 90 } { 40 620 300 680 } -] draw_rectangles -10 [ -{ 40 120 300 140 } { 40 220 300 240 } { 40 270 300 290 } { 40 320 300 340 } { 40 370 300 390 } { 40 420 300 440 } { 40 470 300 490 } { 40 520 300 540 } { 40 570 300 590 } { 40 170 300 190 } -] draw_rectangles - grestore -/Courier-Bold findfont 12 scalefont setfont -50 50 moveto (vss.0) 0 showstring -290 50 moveto (vss.1) 0 showstring -50 650 moveto (vdd.0) 0 showstring -290 650 moveto (vdd.1) 0 showstring -170 530 moveto (nwell_28) 0 showstring -200 480 moveto (i2_2) 0 showstring -140 480 moveto (i1_2) 0 showstring -200 530 moveto (o_1) 0 showstring -80 530 moveto (i0_1) 0 showstring -200 230 moveto (i2_7) 0 showstring -140 230 moveto (i1_7) 0 showstring -80 230 moveto (i0_7) 0 showstring -260 180 moveto (o_8) 0 showstring -260 480 moveto (o_2) 0 showstring -80 480 moveto (i0_2) 0 showstring -260 580 moveto (o_0) 0 showstring -80 180 moveto (i0_8) 0 showstring -260 280 moveto (o_6) 0 showstring -140 180 moveto (i1_8) 0 showstring -140 130 moveto (i1_9) 0 showstring -200 180 moveto (i2_8) 0 showstring -200 130 moveto (i2_9) 0 showstring -80 380 moveto (i0_4) 0 showstring -260 380 moveto (o_4) 0 showstring -200 280 moveto (i2_6) 0 showstring -200 380 moveto (i2_4) 0 showstring -200 430 moveto (i2_3) 0 showstring -140 430 moveto (i1_3) 0 showstring -140 330 moveto (i1_5) 0 showstring -140 280 moveto (i1_6) 0 showstring -80 280 moveto (i0_6) 0 showstring -80 330 moveto (i0_5) 0 showstring -260 430 moveto (o_3) 0 showstring -260 330 moveto (o_5) 0 showstring -260 230 moveto (o_7) 0 showstring -showpage -%%Trailer -%%EndComments - - -%%EndDocument - - endTexFig - 2251 5355 a Fg(Figur)o(e)25 b(6:)33 b Fj(Dplib)25 b -Fg(version)g(of)2251 5454 y(a)20 b(thr)o(ee)g(inputs)i -Fd(and)e Fg(gate)1959 5956 y(9)p eop -%%Page: 10 10 -10 9 bop 180 390 a Ff(3.2.2)81 b(Datapath)18 b(libraries)180 -615 y Fg(Ther)o(e)i(ar)o(e)f(two)j(kinds)f(of)g(datapath)e(libraries:) -305 847 y Fe(\017)41 b Fd(dplib)23 b Fg(is)i(a)f(cell)h(library)f -(dedicated)f(to)i(high)h(density)f(data-paths.)35 b(It)25 -b(must)g(be)f(used)h(in)g(conjunction)388 947 y(with)f(the)g(data-path) -e(tools)i Fd(fpgen)f Fg(and)g Fd(dpr)p Fg(.)34 b(The)24 -b(cells)g(in)g Fd(dplib)e Fg(have)i(the)f(same)h(functionnalities)388 -1046 y(as)f(the)g(ones)h(in)g Fd(sclib)p Fg(,)f(but)g(have)g(a)g -(topology)i(that)e(is)h(usable)f(only)h(within)h(a)e(datapath.)32 -b Fd(Scmap)22 b Fg(can)388 1146 y(also)f(map)f(a)g(behavior)h(onto)g -(the)g Fd(dplib)f Fg(library)-9 b(.)305 1312 y Fe(\017)41 -b Fd(fplib)19 b Fg(is)h(a)f(set)h(of)g(above)f(30)g(r)o(egular)g -(functions)i(that)f(ar)o(e)e(useful)i(in)h(the)f(design)g(of)g(a)f -(datapath.)24 b(These)388 1412 y(functions)d(range)g(fr)o(om)f(a)g -Fj(n)h Fg(inputs)h Fd(nand)e Fg(gate)g(to)h(a)f Fj(n)h -Fb(times)f Fj(m)g Fg(r)o(egister)g(\002le.)180 1644 y(Her)o(e)29 -b(the)h(cells)g(shar)o(e)f(the)h(power)g(and)g(gr)o(ound)f(lines)i(in)f -(metal2.)53 b(A)29 b(powerful)h(dedicated)e(over)i(the)g(cell)180 -1744 y(r)o(outer)23 b(can)h(r)o(oute)f(custom)i(blocks)f(and)g(logic)g -(glue)g(in)h(the)f(same)g(str)o(uctur)o(e.)34 b(Among)25 -b(the)f Fd(fplib)f Fg(function-)180 1843 y(nalities,)j(four)g -(optimized)f(blocks)h(generators)e(should)j(be)d(pr)o(esented)h(in)g -(mor)o(e)g(details,)h(as)f(they)g(r)o(e\003ect)g(the)180 -1943 y(quality)i(of)g(this)g(library)-9 b(.)42 b(All)26 -b(the)h(generators)f(ar)o(e)f(build)i(with)g(a)f(tiler)h(using)g(a)f -(dedicated)f(leaf)h(cell)g(library)-9 b(.)180 2043 y(Their)23 -b(output)g(is)g(a)g(symbolic)h(layout,)f(a)g Ff(VHDL)f -Fg(behavior)-6 b(,)23 b(a)f(set)h(of)g(pattern)f(for)h(test)g(purpose,) -g(a)f(netlist,)i(an)180 2142 y(icon,)h(and)e(a)g(datasheet)g -(indicating)h(size)f(and)g(timing)i(estimation)g(for)e(a)g(given)h -(technology)-9 b(.)35 b(The)24 b(str)o(uctural)180 2242 -y(parameters)19 b(varies)h(accor)o(ding)g(to)i(their)e -(functionalities.)305 2474 y Fe(\017)41 b Fg(optimized)20 -b(generators)h(for)f(datapath)g(operators:)388 2640 y -Fd(rsa)p Fg(,)40 b(a)23 b(fast)g(adder)e(generator)-6 -b(,)23 b(with)h(pr)o(opagation)f(time)g(in)h(log)g Fj(nb)g -Fg(and)e(size)h(in)h Fj(nb)g Fg(log)g Fj(nb)p Fg(,)g(wher)o(e)e -Fj(nb)570 2740 y Fg(is)i(the)h(number)f(of)f(bits.)36 -b(Its)24 b(has)g(2)f(or)h(3)g(input)g(buses,)h(and)e(if)h(needed)f(a)g -(carry)g(input.)36 b(It)23 b(may)h(be)570 2840 y(used)d(as)f(a)g -(substractor)h(or)g(adder/substractor)-6 b(.)p 570 2861 -2908 4 v 568 2961 4 100 v 620 2931 a(Params)p 941 2961 -V 97 w(Meaning)p 2793 2961 V 1525 w(Range)p 3476 2961 -V 570 2964 2908 4 v 568 3064 4 100 v 620 3034 a(nb)p -941 3064 V 278 w(number)21 b(of)g(bits)p 2793 3064 V -1315 w(3)f(to)h(128)p 3476 3064 V 568 3163 V 620 3134 -a(cin)p 941 3163 V 263 w(carry)f(in)p 2793 3163 V 1569 -w(tr)o(ue)h(or)g(false)p 3476 3163 V 568 3263 V 620 3233 -a(csa)p 941 3263 V 258 w(thr)o(ee)f(inputs)i(adder)p -2793 3263 V 1172 w(tr)o(ue)f(or)g(false)p 3476 3263 V -568 3363 V 620 3333 a(ovr)p 941 3363 V 247 w(over\003ow)h(\003ag)p -2793 3363 V 1363 w(tr)o(ue)f(or)g(false)p 3476 3363 V -570 3366 2908 4 v 388 3468 a Fd(rfg)p Fg(,)40 b(a)20 -b(static)h(r)o(egister)f(\002le)g(generator)-6 b(.)25 -b(It)c(has)f(one)h(write)g(addr)o(ess)e(,)h(and)g(one)h(or)g(two)g(r)o -(ead)e(addr)o(ess.)24 b(It)570 3567 y(may)d(be)f(operated)g(as)g(a)h -(set)g(of)f(level-sensitive)h(latches)g(or)f(edge)h(trigger)o(ed)e -(\003ip-\003ops.)p 570 3602 V 568 3702 4 100 v 620 3672 -a(Params)p 941 3702 V 97 w(Meaning)p 2793 3702 V 1525 -w(Range)p 3476 3702 V 570 3705 2908 4 v 568 3805 4 100 -v 620 3775 a(nb)p 941 3805 V 278 w(number)i(of)g(bits)p -2793 3805 V 1315 w(2)f(to)h(64)p 3476 3805 V 568 3904 -V 620 3875 a(nw)p 941 3904 V 255 w(number)g(of)g(wor)o(ds)p -2793 3904 V 1215 w(2)f(to)h(256)p 3476 3904 V 568 4004 -V 620 3974 a(bus)p 941 4004 V 241 w(number)g(of)g(r)o(ead)e(bus)p -2793 4004 V 1132 w(1)h(or)h(2)p 3476 4004 V 568 4203 -4 200 v 620 4074 a(op)p 941 4203 V 277 w(mode)g(of)g(operation)p -2793 4203 V 1174 w(latch)88 b(or)g(\003ip-)2844 4173 -y(\003op)p 3476 4203 V 568 4403 V 620 4273 a(low)620 -4373 y(power)p 941 4403 V 992 4273 a(r)o(educe)19 b(power)i -(consumption)p 2793 4403 V 843 w(tr)o(ue)g(or)g(false)p -3476 4403 V 570 4406 2908 4 v 388 4508 a Fd(bsg)p Fg(,)40 -b(a)21 b(barr)o(el)e(shifter)h(generator)-6 b(.)25 b(Possible)d -(operations)f(ar)o(e)e(:)642 4640 y Ff(\226)41 b Fg(logical)22 -b(right)f(shift)642 4757 y Ff(\226)41 b Fg(arithmetical)21 -b(right)g(shift)642 4873 y Ff(\226)41 b Fg(logical)22 -b(left)e(shift)642 4989 y Ff(\226)41 b Fg(arithmetical)21 -b(left)f(shift)642 5105 y Ff(\226)41 b Fg(right)22 b(r)o(otation)642 -5221 y Ff(\226)41 b Fg(left)21 b(r)o(otation)p 570 5268 -V 568 5368 4 100 v 620 5338 a(Params)p 941 5368 V 97 -w(Meaning)p 2793 5368 V 1525 w(Range)p 3476 5368 V 570 -5371 2908 4 v 568 5471 4 100 v 620 5441 a(nb)p 941 5471 -V 278 w(number)g(of)g(bits)p 2793 5471 V 1315 w(3)f(to)h(64)p -3476 5471 V 570 5474 2908 4 v 1938 5956 a(10)p eop -%%Page: 11 11 -11 10 bop 388 390 a Fd(amg)p Fg(,)40 b(an)25 b(integer)f(modi\002ed)h -(booth)g(algorithm)g(array)f(multiplier)-6 b(.)37 b(the)24 -b Fj(x)g Fg(and)g Fj(y)g Fg(inputs)h(ar)o(e)e(indepen-)570 -490 y(dent,)e(and)f(pipeline)h(stages)f(can)h(be)f(inserted)h(in)g(the) -g(cir)o(cuit.)p 570 525 2908 4 v 568 624 4 100 v 620 -595 a(Params)p 941 624 V 97 w(Meaning)p 2793 624 V 1525 -w(Range)p 3476 624 V 570 628 2908 4 v 568 727 4 100 v -620 698 a(nx)p 941 727 V 281 w(number)g(of)g(bits)g(of)g(the)g -Fj(x)f Fg(operand)p 2793 727 V 693 w(8)g(to)h(64)p 3476 -727 V 568 827 V 620 797 a(ny)p 941 827 V 278 w(number)g(of)g(bits)g(of) -g(the)g Fj(y)f Fg(operand)p 2793 827 V 693 w(8)g(to)h(64)p -3476 827 V 568 1026 4 200 v 620 897 a(ps)p 941 1026 V -287 w(number)28 b(of)f(pipeline)h(stages)g(to)g(be)f(inserted)g(in)h -(the)992 996 y(cir)o(cuit)p 2793 1026 V 2844 897 a(0)92 -b(to)g(min\()3325 864 y Fa(nx)p 3326 878 72 4 v 3345 -925 a(2)3407 897 y Fg(,)2854 959 y Fa(n)n(y)p 2854 977 -71 4 v 2873 1025 a(2)2935 996 y Fg(\)-1)p 3476 1026 4 -200 v 570 1030 2908 4 v 180 1291 a Ff(3.2.3)81 b(Custom)20 -b(libraries)180 1515 y Fg(T)-7 b(wo)29 b(full-custom)h(parameterized)d -(generators)i(ar)o(e)f(also)h(available.)50 b(They)30 -b(pr)o(oduce)e(stand-alone)h(blocks,)180 1615 y(that)f(ar)o(e)f(to)h -(be)g(r)o(outed)g(only)h(at)f(the)g(\003oorplan)h(level)f(with)h(other) -f(blocks,)j(using)e(either)f Fd(bbr)g Fg(or)g(better)f -Fd(x-)180 1715 y(cheops)p Fg(.)305 1947 y Fe(\017)41 -b Fj(ROM)21 b Fg(and)f Fj(RAM)h Fg(generators:)388 2113 -y Fd(grog)p Fg(,)40 b(a)17 b(generic)f Fj(ROM)i Fg(generator)-6 -b(.)23 b(The)17 b(interface)f(is)h(an)g(addr)o(ess)e(bus,)j(a)f(clock)g -(and)f(an)h(output)h(enable)570 2213 y(signal,)25 b(and)f(a)f(data)g -(out)i(bus.)35 b(The)24 b(coding)h(format)e(to)i(specify)e(the)i -Fj(ROM)f Fg(contents)h(is)f(a)g(limited)570 2312 y(subset)d(of)g(VHDL.) -p 570 2326 V 568 2425 4 100 v 620 2395 a(Params)p 941 -2425 V 97 w(Meaning)p 2793 2425 V 1525 w(Range)p 3476 -2425 V 570 2429 2908 4 v 568 2528 4 100 v 620 2498 a(nb)p -941 2528 V 278 w(number)g(of)g(bits)p 2793 2528 V 1315 -w(1)f(to)h(64)p 3476 2528 V 568 2728 4 200 v 620 2598 -a(nw)p 941 2728 V 255 w(number)g(of)g(wor)o(ds)p 2793 -2728 V 1215 w(64,)94 b(128,)f(256,)2844 2698 y Fj(n)21 -b Fg(512,)e(1)h Fe(\024)h Fj(n)f Fe(\024)h Fg(8)p 3476 -2728 V 568 2827 4 100 v 620 2797 a(hz)p 941 2827 V 282 -w(tri-state)f(output)p 2793 2827 V 1300 w(tr)o(ue)h(or)g(false)p -3476 2827 V 570 2831 2908 4 v 388 2932 a Fd(rage)p Fg(,)40 -b(a)23 b Fj(RAM)h Fg(generator)-6 b(.)33 b(The)23 b(interface)g(has)g -(a)g(r)o(ead/write)f(addr)o(ess,)g(a)h(write)g(signal)h(indicating)g -(if)570 3032 y(a)c(r)o(ead)g(or)g(a)h(write)f(is)i(to)f(be)f -(performed,)g(and)g(a)g(clock.)p 570 3067 V 568 3166 -4 100 v 620 3137 a(Params)p 941 3166 V 97 w(Meaning)p -2793 3166 V 1525 w(Range)p 3476 3166 V 570 3170 2908 -4 v 568 3269 4 100 v 620 3239 a(nb)p 941 3269 V 278 w(number)h(of)g -(bits)p 2793 3269 V 1315 w(2)f(to)h(128)p 3476 3269 V -568 3369 V 620 3339 a(nw)p 941 3369 V 255 w(number)g(of)g(wor)o(ds)p -2793 3369 V 1215 w(128)e(to)i(4096)p 3476 3369 V 568 -3568 4 200 v 620 3439 a(aspect)p 941 3568 V 141 w(aspect)f(ratio)p -2793 3568 V 1430 w(narr)o(ow)-8 b(,)86 b(medi-)2844 3538 -y(um)21 b(or)g(lar)o(ge)p 3476 3568 V 568 3767 V 620 -3638 a(ud)p 941 3767 V 271 w(unidir)o(ectional,)i(ie)f(shar)o(e)g(the)g -(same)h(bus)f(for)h(data)e(in)992 3738 y(and)g(out)p -2793 3767 V 2844 3638 a(tr)o(ue)g(or)g(false)p 3476 3767 -V 570 3771 2908 4 v 180 3972 a(All)g(these)h(generators)f(have)g(been)g -(designed)g(using)i(the)e Ff(Alliance)e Fg(CAD)i(tools,)h(for)g(both)g -(design)g(and)f(veri\002-)180 4072 y(cation)g(phases.)180 -4364 y Ff(3.2.4)81 b(Pad)20 b(library)180 4589 y(Alliance)f -Fg(pr)o(ovides)i(also)g(a)g(pad)g(library)-9 b(.)27 b(This)c(library)e -(also)g(uses)h(a)f(symbolic)i(layout)f(appr)o(oach,)e(and)h(ther)o(e-) -180 4688 y(for)o(e)j(a)h(whole)h(chip)g(can)f(be)g(tar)o(geted)f(on)i -(several)e(technology)j(without)f(even)g(the)f(cor)o(e)g(to)g(pad)g(r)o -(outing.)39 b(A)180 4788 y(very)20 b(r)o(obust)h(appr)o(oach)e(has)i -(been)f(enfor)o(ced,)f(as)i(the)f(pads)g(ar)o(e)g(subject)g(to)h -(electr)o(ostatic)f(dischar)o(ge,)g(and)g(also)180 4888 -y(mor)o(e)g(sensible)h(to)f(latch-up)g(than)g(the)h(other)f(parts)g(of) -g(the)h(cir)o(cuit)e(due)h(to)h(the)f(amount)h(of)f(curr)o(ent)g(that)g -(\003ows)180 4987 y(thr)o(ough)h(them.)180 5153 y(Chips)i(using)g -(these)f(pads)f(have)h(been)g(fabricated)e(on)j(ES2)e(1.0)p -Fb(\026)p Fg(m,)g(AMS)g(1.2)p Fb(\026)p Fg(m)g(and)h(SGS-Thomson)h(0.5) -p Fb(\026)p Fg(m)180 5253 y(technology)f(and)f(work)g(as)f(expected.) -1941 5956 y(1)-5 b(1)p eop -%%Page: 12 12 -12 11 bop 180 394 a Fn(4)119 b(Supported)30 b(exchange)g(formats)180 -649 y Fg(The)e Ff(Alliance)c Fg(CAD)k(system)g(handles)g(many)g(\002le) -g(formats.)46 b(They)27 b(ar)o(e)g(summarized)g(her)o(e.)45 -b(A)27 b(\002le)h(can)f(be)180 749 y(either)21 b(r)o(ead,)d(using)k(a)e -Fj(parser)p Fg(,)h(or)g(written,)g(using)h(a)e Fj(driver)p -Fg(.)305 981 y Fe(\017)41 b Fg(Behavioral)19 b(view:)487 -1147 y Ff(\226)41 b Fg(data\003ow)21 b Ff(VHDL)f Fg(parser)g(and)g -(driver)-6 b(.)305 1313 y Fe(\017)41 b Fg(Str)o(uctural)20 -b(view:)487 1479 y Ff(\226)41 b(VHDL)21 b Fg(parser)e(and)i(driver)-6 -b(.)487 1612 y Ff(\226)41 b(EDIF)21 b Fg(parser)f(and)g(driver)-6 -b(.)487 1745 y Ff(\226)41 b(Spice)19 b Fg(parser)h(and)g(driver)-6 -b(.)487 1878 y Ff(\226)41 b(Compass)20 b Fg(parser)g(and)g(driver)-6 -b(.)487 2011 y Ff(\226)41 b(Alliance)18 b Fg(parser)i(and)g(driver)-6 -b(.)487 2144 y Ff(\226)41 b(Hilo)21 b Fg(driver)305 2310 -y Fe(\017)41 b Fg(Physical)21 b(view:)487 2476 y Ff(\226)41 -b(Alliance)18 b Fg(parser)i(and)g(driver)-6 b(,)20 b(for)g(symbolic)i -(layout.)487 2608 y Ff(\226)41 b(Compass)20 b Fg(parser)g(and)g(driver) --6 b(,)19 b(for)i(symbolic)h(layout.)487 2741 y Ff(\226)41 -b(Modgen)20 b Fg(parser)g(and)g(driver)-6 b(,)20 b(for)g(symbolic)i -(layout.)487 2874 y Ff(\226)41 b(CIF)21 b Fg(parser)f(and)g(driver)-6 -b(,)20 b(for)g(r)o(eal)g(layout.)487 3007 y Ff(\226)41 -b(GDSII)22 b Fg(parser)d(and)i(driver)-6 b(,)19 b(for)i(r)o(eal)e -(layout.)180 3239 y(Being)24 b(able)g(to)g(understand)g(and)g(write)g -(many)g(\002le)g(formats)g(is)h(a)f(must.)36 b(First,)25 -b(in)f(a)g(development)g(envir)o(on-)180 3339 y(ment,)d(as)g(it)g -(allows)g(to)h(check)e(the)i(validity)e(of)h(tools)h(on)g(other)f(CAD)f -(systems.)27 b(Second,)20 b(because)g(some)i(tools)180 -3439 y(ar)o(e)e(not)j(available)d(or)i(desirable)e(within)j -Ff(Alliance)p Fg(,)c(but)j(may)g(be)f(useful)h(however:)27 -b(it)22 b(is)g(possible)g(to)h(feed)d(an)180 3538 y(other)h(softwar)o -(e)f(with)h(a)g(design)g(in)g(that)g(situation.)180 3704 -y(The)i(experience)e(showa)j(that)e(many)h(of)g(these)g(formats)f(ar)o -(e)g(used)g(daily)-9 b(.)31 b(For)23 b(example,)f(the)h(design)g(that)g -(we)180 3804 y(fabricate)k(thr)o(ough)j(the)f(CMP)f(services)h(ar)o(e)e -(transmitted)i(using)h(the)f Ff(GDSII)h Fg(format.)49 -b(The)29 b(\002nal)g Ff(DRC)g Fg(on)180 3904 y(these)21 -b(\002les)g(ar)o(e)e(performed)h(using)i Ff(Cadence)c -Fd(pdverify)p Fg(.)180 4070 y(An)k(other)g(example:)28 -b Ff(Alliance)19 b Fg(does)j(not)h(have)e(a)h(fault)g(simulator)g(yet.) -30 b(However)22 b(this)g(kind)h(of)f(tool)h(is)f(very)180 -4169 y(useful)28 b(to)g(evaluate)e(the)i(fault)f(coverage)g(of)h(a)f -(set)h(of)g(vectors)f(and)h(must)g(be)g(intr)o(oduced)f(in)h(a)f -Ff(VLSI)g Fg(class.)180 4269 y(This)21 b(is)g(hopefully)h(easilly)f -(done)f(using)i(the)f Ff(Hilo)f Fg(output)i(of)e Ff(Alliance)e -Fg(that)j(feed)f(the)h Fd(hifault)e Fg(simulator)-6 b(.)180 -4621 y Fn(5)119 b(Alliance)29 b(internal)g(organization)180 -4877 y Fg(The)21 b(complete)g Ff(Alliance)d Fg(CAD)j(system)g(contains) -h(about)f(600)e(000)h(lines)h(of)g(C)g(code,)f(and)h(over)g(600)e(leaf) -h(cells.)180 4976 y(It)d(compiles)h(and)e(r)o(uns)i(on)g(most)g -Ff(Unix)d Fg(system,)j(and)f(r)o(equir)o(es)f(the)h(basic)g(X-W)-5 -b(indow)18 b(library)e(X1)-5 b(1)17 b(plus)h(Motif.)180 -5076 y(The)j(distribution)g(tape)f(shows)i(that)f(ther)o(e)f(ar)o(e)f -(thr)o(ee)h(kinds)i(of)f(\002les:)305 5308 y Fe(\017)41 -b Fg(common)22 b(data)d(str)o(uctur)o(es)i(and)f(manipulation)i -(primitives.)305 5474 y Fe(\017)41 b Fg(parsers/drivers)19 -b(to)i(r)o(ead)e(and)i(write)f(external)g(\002le)h(formats.)305 -5640 y Fe(\017)41 b Fg(actual)19 b(tools.)1938 5956 y(12)p -eop -%%Page: 13 13 -13 12 bop 721 311 2519 4 v 719 410 4 100 v 825 380 a -Fg(Pr)o(oject)p 1178 410 V 155 w(transistors)p 1663 410 -V 100 w(Functionality)p 3238 410 V 721 413 2519 4 v 719 -513 4 100 v 854 483 a Ff(Smal)p 1178 513 V 259 w Fg(17)20 -b(000)p 1663 513 V 176 w(one)h(bit)g(pr)o(ocessor)g(for)f(SIMD)g(ar)o -(chitectur)o(es)p 3238 513 V 721 516 2519 4 v 719 616 -4 100 v 771 586 a Ff(Data-safe)p 1178 616 V 175 w Fg(35)g(000)p -1663 616 V 176 w(dynamic)h(data)e(encryption)j(chips)p -3238 616 V 721 619 2519 4 v 719 719 4 100 v 860 689 a -Ff(TNT)p 1178 719 V 269 w Fg(60)e(000)p 1663 719 V 176 -w(switch-r)o(outer)h(for)f(T800)f(transputerss)p 3238 -719 V 721 722 2519 4 v 719 822 4 100 v 826 792 a Ff(FRISC)p -1178 822 V 212 w Fg(200)h(000)p 1663 822 V 155 w(\003oating-point)i -Ff(RISC)f Fg(micr)o(opr)o(ocessor)p 3238 822 V 721 825 -2519 4 v 719 925 4 100 v 835 895 a Ff(StaCS)p 1178 925 -V 220 w Fg(875)f(000)p 1663 925 V 155 w(V)-9 b(ery)20 -b(Long)i(Instr)o(uction)g(W)-8 b(or)o(d)20 b(pr)o(ocessor)p -3238 925 V 721 928 2519 4 v 719 1028 4 100 v 814 998 -a Ff(Rapid2)p 1178 1028 V 199 w Fg(650)g(000)p 1663 1028 -V 155 w(SIMD)g(systolic)i(and)e(associative)h(pr)o(ocessor)p -3238 1028 V 721 1031 2519 4 v 719 1131 4 100 v 830 1101 -a Ff(Rcube)p 1178 1131 V 216 w Fg(350)f(000)p 1663 1131 -V 155 w(Message)g(r)o(outer)g(for)h(parallel)e(machines)p -3238 1131 V 721 1134 2519 4 v 1106 1285 a(Figur)o(e)i(7:)k(V)-8 -b(arious)21 b(chips)g(designed)f(with)i Ff(Alliance)p -Fg(.)180 1558 y Ff(Alliance)15 b Fg(as)i(been)g(developed)g(in)g(or)o -(der)g(to)h(simplify)g(cooperative)f(work)h(between)f(the)h(CAD)f(tool) -h(designers.)180 1658 y(The)31 b(existence)g(of)g(a)g(common)h(data)e -(str)o(uctur)o(e)h(framework)f(r)o(eleaves)g(the)h(developer)f(of)i -(many)f(bur)o(dens:)180 1757 y(r)o(eading)18 b(and)h(writing)h(many)f -(\002le)g(format,)g(conceptualizing)g(the)g(VLSI)g(objects,)h(writing)g -(classical)e(high)i(level)180 1857 y(and)i(nevertheless)g(complex)g -(functions,)h(...)29 b(All)22 b(the)g Ff(Alliance)d Fg(tools)k(shar)o -(e)f(these)g(data)f(str)o(uctur)o(es)g(and)h(their)180 -1956 y(r)o(elated)d(functions.)27 b(So)20 b(each)g(tool)i(communicates) -g(with)f(the)g(other)g(ones)g(smoothly)-9 b(,)23 b(by)d(constr)o -(uction.)180 2309 y Fn(6)119 b(Use)30 b(of)g(Alliance)f(inside)g(our)h -(laboratory)180 2564 y Ff(Alliance)18 b Fg(is)j(used)g(for)f(both)h -(educational)g(and)f(r)o(esear)o(ch)f(purposes.)25 b(W)-8 -b(e)21 b(r)o(elate)f(our)h(experience)e(below)-8 b(.)180 -2873 y Fc(Educational)25 b(aspects)180 3098 y Fg(The)30 -b Ff(Alliance)d Fg(System)j(has)f(been)h(extensively)g(used)f(during)h -(the)g(past)g(eight)g(academic)e(years)i(\(89-97\))c(as)180 -3197 y(a)g(practical)f(support)h(of)g(two)h(under)o(graduate)d -(courses:)36 b(one)27 b(on)g Ff(CMOS)f(VLSI)f Fg(design,)j(the)e(other) -h(one)f(on)180 3297 y Ff(advanced)16 b(computer)h(architecture)p -Fg(.)k(These)d(initiation)i(courses)e(lasts)g(13)f(weeks)i(with)f(a)g -(2)g(hours)g(lectur)o(e)f(and)180 3397 y(4)j(hours)i(spent)f(using)g -(the)g Ff(Alliance)d Fg(system)k(per)e(week,)g(and)h(involves)g(60)f -(students)h(and)f(3)h(teachers.)180 3563 y(The)29 b(`)p -Ff(VLSI)f Fg(design')h(course)g(is)g(for)f(students)h(that)g(have)f(no) -h(pr)o(evious)g(knowledge)g(on)g Ff(VLSI)f Fg(design)h(and)180 -3662 y(mainly)c(come)g(fr)o(om)g(two)g(distinct)h(channels:)34 -b("computer)24 b(science")h(and)f("electrical)g(engineering")h(masters) -180 3762 y(of)c(sciences.)26 b(During)21 b(this)h(course,)e(students)i -(ar)o(e)d(r)o(equir)o(ed)g(to)j(design)f(and)f(implement)i(an)e -Ff(AMD2901)f Fg(com-)180 3862 y(patible)f(pr)o(ocessor)-6 -b(,)18 b(starting)h(fr)o(om)f(a)g(commer)o(cial)g(data-sheet.)23 -b(The)c(chip,)g(with)g(a)f(complexity)h(of)g(about)f(2000)180 -3961 y(transistors,)j(is)g(designed)f(by)h(gr)o(oups)f(of)h(2)f(or)h(3) -f(students.)26 b(The)20 b(main)h(inter)o(est)f(in)h(this)g(course)g(is) -g(to)g(teach)f(the)180 4061 y(design)h(methodology)-9 -b(.)27 b(Most)21 b(of)g(the)g Ff(Alliance)c Fg(tools)22 -b(ar)o(e)e(used)g(during)h(this)h(class.)180 4227 y(The)f(`ar)o -(chitectur)o(e')f(course)i(focuses)f(on)h(the)g(way)g(pr)o(ocessor)f -(ar)o(chitectur)o(e,)e(fr)o(om)i(the)h(system)g(point)g(of)g(view)180 -4327 y(and)h(not)g(fr)o(om)g(an)g(implementation)h(one.)33 -b(T)-7 b(ypical)22 b Ff(CISC)h Fg(and)g Ff(RISC)f Fg(pr)o(ocessors)h -(ar)o(e)f(studied,)h(and)g(part)f(of)180 4426 y(them)f(modelized)f -(using)i(our)f Ff(VHDL)f Fg(subset.)26 b(In)21 b(that)g(class,)f(only)i -(the)f Fd(asimut)f Fg(simulator)h(is)g(used.)180 4592 -y Ff(Alliance)g Fg(is)j(also)g(used)g(in)g(an)g(intensive)h(graduate)d -(course,)i(for)g(the)g(design)g(of)g(the)g(32)f(bits)h(micr)o(opr)o -(ocessor)180 4692 y Fd(dlx)31 b Ff(RISC)h Fg(pr)o(ocessor)f(\226)g -(30000)e(transistors)k(\226.)57 b(This)33 b(course)e(lasts)h(two)g -(months,)k(and)31 b(aims)h(only)h(at)e(the)180 4791 y(implementation)22 -b(:)j(the)c(high)h(level)e(behavioral)g(model)h(of)g(the)g(pr)o -(ocessor)f(is)h(given)g(to)h(the)e(students.)26 b(During)180 -4891 y(that)21 b(period)f(of)h(time,)g(all)f(the)h Ff(Alliance)d -Fg(tools)k(ar)o(e)d(used.)180 5200 y Fc(Research)24 b(projects)180 -5425 y Fg(These)k(pr)o(ojects)f(range)g(fr)o(om)g(medium)h(complexity)h -(ASICs)e(developed)f(in)i(6)f(months)j(by)d(a)h(couple)f(of)h(de-)180 -5524 y(signers)g Ff(Data-safe)p Fg(,)e Ff(TNT)p Fg(,)i -Ff(Smal)p Fg(,)g Ff(Rf264)p Fg(,etc...\))42 b(to)28 b(high)g -(complexity)g(cir)o(cuits)f(\()p Ff(FRISC)p Fg(,)g Ff(Multick)p -Fg(,)g Ff(StaCS)p Fg(,)180 5624 y Ff(Rapid2)p Fg(,)19 -b Ff(Rcube)p Fg(\))g(developed)h(by)g(a)h(team)f(of)h(PhD)g(students.) -1938 5956 y(13)p eop -%%Page: 14 14 -14 13 bop 1389 307 a - 9323399 9323399 0 0 26312704 26575831 startTexFig - 1389 307 a -%%BeginDocument: stacs.eps -%!PS-Adobe-3.0 EPSF-3.0 -%%Creator: (ImageMagick) -%%Title: (stacs.eps) -%%CreationDate: (Mon Apr 17 14:00:25 2000) -%%BoundingBox: 0 0 400 404 -%%DocumentData: Clean7Bit -%%LanguageLevel: 1 -%%Pages: 0 -%%EndComments - -%%BeginDefaults -%%PageOrientation: Portrait -%%EndDefaults - -%%BeginProlog -% -% Display a color image. The image is displayed in color on -% Postscript viewers or printers that support color, otherwise -% it is displayed as grayscale. -% -/buffer 512 string def -/byte 1 string def -/color_packet 3 string def -/pixels 768 string def - -/DirectClassPacket -{ - % - % Get a DirectClass packet. - % - % Parameters: - % red. - % green. - % blue. - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/DirectClassImage -{ - % - % Display a DirectClass image. - % - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { DirectClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayDirectClassPacket } image - } ifelse -} bind def - -/GrayDirectClassPacket -{ - % - % Get a DirectClass packet; convert to grayscale. - % - % Parameters: - % red - % green - % blue - % length: number of pixels minus one of this color (optional). - % - currentfile color_packet readhexstring pop pop - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/GrayPseudoClassPacket -{ - % - % Get a PseudoClass packet; convert to grayscale. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - color_packet 0 get 0.299 mul - color_packet 1 get 0.587 mul add - color_packet 2 get 0.114 mul add - cvi - /gray_packet exch def - compression 0 gt - { - /number_pixels 1 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add def - } ifelse - 0 1 number_pixels 1 sub - { - pixels exch gray_packet put - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassPacket -{ - % - % Get a PseudoClass packet. - % - % Parameters: - % index: index into the colormap. - % length: number of pixels minus one of this color (optional). - % - currentfile byte readhexstring pop 0 get - /offset exch 3 mul def - /color_packet colormap offset 3 getinterval def - compression 0 gt - { - /number_pixels 3 def - } - { - currentfile byte readhexstring pop 0 get - /number_pixels exch 1 add 3 mul def - } ifelse - 0 3 number_pixels 1 sub - { - pixels exch color_packet putinterval - } for - pixels 0 number_pixels getinterval -} bind def - -/PseudoClassImage -{ - % - % Display a PseudoClass image. - % - % Parameters: - % class: 0-PseudoClass or 1-Grayscale. - % - currentfile buffer readline pop - token pop /class exch def pop - class 0 gt - { - currentfile buffer readline pop - token pop /depth exch def pop - /grays columns 8 add depth sub depth mul 8 idiv string def - columns rows depth - [ - columns 0 0 - rows neg 0 rows - ] - { currentfile grays readhexstring pop } image - } - { - % - % Parameters: - % colors: number of colors in the colormap. - % colormap: red, green, blue color packets. - % - currentfile buffer readline pop - token pop /colors exch def pop - /colors colors 3 mul def - /colormap colors string def - currentfile colormap readhexstring pop pop - systemdict /colorimage known - { - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { PseudoClassPacket } false 3 colorimage - } - { - % - % No colorimage operator; convert to grayscale. - % - columns rows 8 - [ - columns 0 0 - rows neg 0 rows - ] - { GrayPseudoClassPacket } image - } ifelse - } ifelse -} bind def - -/DisplayImage -{ - % - % Display a DirectClass or PseudoClass image. - % - % Parameters: - % x & y translation. - % x & y scale. - % label pointsize. - % image label. - % image columns & rows. - % class: 0-DirectClass or 1-PseudoClass. - % compression: 0-RunlengthEncodedCompression or 1-NoCompression. - % hex color packets. - % - gsave - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - x y translate - currentfile buffer readline pop - token pop /x exch def - token pop /y exch def pop - currentfile buffer readline pop - token pop /pointsize exch def pop - /Helvetica findfont pointsize scalefont setfont - x y scale - currentfile buffer readline pop - token pop /columns exch def - token pop /rows exch def pop - currentfile buffer readline pop - token pop /class exch def pop - currentfile buffer readline pop - token pop /compression exch def pop - class 0 gt { PseudoClassImage } { DirectClassImage } ifelse - grestore -} bind def -%%EndProlog -%%Page: 1 1 -%%PageBoundingBox: 0 0 400 404 -userdict begin -%%BeginData: -DisplayImage -0 0 -400.000000 404.000000 -12 -400 404 -1 -0 -0 -256 -000000 -800000 -008000 -808000 -000080 -800080 -008080 -c0c0c0 -c0dcc0 -a6caf0 -081856 -001042 -040446 -001847 -040053 -000a54 -001a53 -0c0e38 -0b0f4c -0e0456 -081856 -1c103a -3f1735 -140e55 -321056 -00006b -00007b -000867 -00116b -00047f -000488 -00107b -000c88 -08046b -06126d -060c7f -0e0e63 -0d0d75 -150f6f -2b146d -22303f -223253 -14355a -2b395a -4b2f33 -4b483f -4d2c55 -494f56 -052365 -1c2266 -152c66 -124368 -452e61 -404461 -495b61 -082479 -04357b -1b2779 -17387b -302d77 -413273 -523574 -1a467b -1c5a7c -414677 -3b6079 -524c78 -525d75 -53717a -030792 -041296 -021e8e -041b9d -013590 -0128a9 -003daa -0c269c -084694 -083eb3 -152d9a -1240a3 -20379b -3a3f95 -065096 -075d96 -084ea9 -085ca8 -0856b1 -094ebf -085cc1 -1d5298 -1c5f98 -1c58ac -1b56bc -305894 -4e5a90 -2f54b0 -4859aa -0e719f -1c769e -1277b4 -2f6e95 -2d6daa -2a839d -2a83af -3f7393 -3d6fa9 -52738f -5270a3 -3d809e -527f9c -408da5 -5290a3 -076bc8 -186cc9 -2b73b5 -296ec6 -0d7fcb -1e88cc -2b88b9 -2b86cd -4772b5 -4871c8 -4487b5 -4984c9 -4298bb -438ed0 -46a1d4 -6a3340 -685847 -695960 -7c473b -7a515c -984e3a -a06745 -6a4176 -6b5379 -686370 -685f82 -7b5172 -776777 -865870 -9b606d -877c55 -83816f -767f7b -918475 -6d6d86 -6b8388 -927481 -8c9182 -af8145 -ae8b63 -c88850 -cca15c -ae7e7b -ab9d7b -cf9f78 -6d6197 -6f7798 -688c97 -788c95 -6e74a5 -6c79ba -6a8dbe -6c9fa4 -619abc -729eb6 -619bc6 -749dc0 -689ccc -6a9bdb -8a6d94 -8a8396 -8b8e94 -86a197 -8b84ab -89a0ab -8a92b9 -869ad0 -9e9293 -af9393 -c6a091 -9998a8 -979cc3 -b89ca3 -af9ebe -6cafbb -82b3b4 -6fb5cd -86b6cb -99b6a8 -99b9bb -99b1c4 -99bfc5 -6ab5dd -7fbade -90b1db -8ac7dd -9fb4d7 -9cc3d8 -98cedc -d1ba7d -d1be9b -b4b8b0 -d6c2aa -aebcc5 -bac1c2 -dcccbe -b5b8d6 -aad2da -b8d2d7 -c5c0d5 -d6c8d3 -c7dcda -e7e3d7 -90c3ef -accfee -bac6ec -b8ddf1 -c9cbec -cad9f1 -c5e1f3 -c6ecf7 -ddd8ed -dae7eb -e7e7eb -d9ebf3 -d9f5f9 -e7ebf3 -e7f7f7 -f5e8e9 -f3e8f6 -f6f3f1 -eff7fb -f7f7f7 -fff7f3 -f7f7ff -f4fff4 -ffffe7 -ffffef -fffff7 -efffff -f7ffff -fff7ff -ffffff -fffbf0 -a0a0a4 -808080 -ff0000 -00ff00 -ffff00 -0000ff -ff00ff -00ffff -ffffff -f518f301f501f301f508f300f501f300f501f300f501f100f505f100f500f400f501f400 -f502f100f301f502f102f301f501f103f500f100f500f100f501f100f300f502f301f102 -f301f100f500f100f500f100f502f100f501f101f300f400f100f500f400f500f300f500 -f300f100f501f100f300f500f100f505f100f500f100f300f500f100f502f300f100f500 -f300f500f400f501f100f506f100f502f100f501f100f500f100f500f300f101f507f100 -f502f100f501f301f501f100f500f301f500f100f301f502f300f501f300f500f100f300 -f500f101f504f300f500f100f300f501f100f500f300f500f100f501f100f502f100f400 -f501f400f500f100f501f101f508f300f500f100f501f100f400f100f500f301f501f100 -f300f400f101f500f100f300f500f100f301f502f400f502f100f502f301f502f101f501 -f101f501f100f501f300f503f101f400f300f100f504f300f501f300f506f100f501f300 -f100f301f100f300f501f100f300f505f101f501f101f500f100f500f300f101f301f100 -f500f300f500f400f502f101f503f100f52af101f500f400f101f400f100f501f101f500 -f101f503f106f300f501f300f101f300f101f300f500f100f300f502f300f50cf100f501 -f300f100f500f300f507f100f500f301f501f100f500f100f501f101f500f300f101f300 -f400f100f502f300f504f100f502f300f502f301f501f100f501f100f503f100f501f100 -f401f500f100f503f100f501f100f505f100f509f100f500f100f500f100f509f300f100 -f301f100f502f100f500f300f510f100f501f100f500f300ee00f101f302f500f100f300 -f103f504f301f500f100f502f101f500f100f504f100f502f301f509f400f501f100f300 -f101f501f100f501f300f500f400f50cf100f500f301f500f100f501f100f502f100f507 -f300f50ef300f503f300f50cf400f505f103f509f300f500f104f52af300f500f301f100 -f500f300f506f100f50bf100f300f400f100f300f501f100f501f100f503f300f101f500 -f300f504f300f101f300f500f101f500f101f500f100f500f400f506f300f501f300f501 -f301f500f400f300f506f301f503f301f501f301f501f100f501f100f501f101f500f101 -f500f101f300f500f100f501f100f502f100f300f500f100f504f300f500f300f500f300 -f501f100f500f100f300f100f501f101f501f301f501f100f504f100f501f100f501f300 -f510f100f503f300f100f400f300f502f300f100f500f100f302f515f300f503f400f508 -f100f500f100f500f300f501f301f501f100f502f100f502f100f501f100f502f101f501 -f101f501f100f500f101f502f300f500f102f502f300f50af400f500f100f500f300f101 -f400f504f100f506f301f501f300f501f300f501f101f300f502f300f501f100f503f103 -f52af300f504f100f505f100f501f100f504f100f502f300f500f400f501f100f500f301 -f502f300f100f503f103f50cf300f503f300f500f100f507f100f509f100f507f100f500 -f105f501f101f501f101f503f100f503f300f501f100f300f500f100f300f506f100f000 -f501f000f100f501f100f507f100f500f300f503f100f500f300f506f400f506f400f500 -f100f50bf100f501f100f500f301f500f400f101f400f500f100f501f100f301f101f501 -ee00f501f100f501f100f501f100f501f101f500f300f100f500ee00f500f101f300f101 -f300f400f300f500f101f501f400f504f400f502f400f501f100f504f300f502f300f500 -f300f100f501f100f300f500f102f502f300f509f100f500f300f100f500f300f501f300 -f500f400f301f500f300f100f500f100f301f500f100f500f100f501f101f501f100f500 -f100f501f300f100f500f300f500f400f500f300f533f300f101f300f400f100ee00f300 -f501f100f500f300f100f501f301f101f500f302f500f300f504f301f401f500f100f400 -f500f300f100f300f501f100f301f500f300f500f100f500f300f100f501f104f500f300 -f501f300f501f300f400f501f300f103f500f300f502f103f500f400f500f304f500f100 -f500f300f504f100f502f301f501f301f100f600f301f102f502f400f502f400f500f100 -f400f500f300f500f400f300f500f102f501f100f500f100f300f501f300f400f500f300 -f500ee00f300f500f300f500f100f302f500f100f500f400f302f400f500f101ed00f400 -f300f100f400f300f100f500f300f100f300f200f500f100ee00f300f500f301f500f300 -f500f100f301f100f300f500f300ec00f500f300f500f300f101ee00f500f400f501f300 -f100f500f401f500f300f401f302f100f501f100f301f500f301f101f301f100f301f400 -f100f401f100f400f300f100ee00f300f100f300f502f100f301f100f500ed00f304f100 -f400f100f300f500f400f500f301f401f300f400f300f101f300f101f400f500f301f500 -f400f300ee00f500f304f500f300f501f100f401f100f500f100f500f300ee00f100f400 -f500f101f500f300f500f100f400ed00f300f400f501f300f500f400f301f500f300f100 -f505f400f300f100f200f301f100f500f100f500f304f503f400f524f300f400f500f300 -f500f400f500f101f500f303f101f500f100f501f100f501f300f501f101f500ed00f300 -f500f100f301f501f300f400f100f501f400f500f101f500f301f100f501f301f501f304 -f502f100f301f501ea00f300ed00f300eb01ec00eb00ed00f500ed01f100f300ed00ea02 -ed00eb00ea00ed00eb00ea00ed01f300ea01f600eb00ed00f400f200ea00ed04ea01ed00 -ea00ed00f400f300f200f300ed00ea00f300ed00ea00f200f300ea00e600eb00ea00e500 -ed01ea00e500ed00e600ea00ed00ea01ed00ea00e501ed00e300e400f300e400e500ea00 -e600e300e500ea00e300e000ea00e301ea00e500e000e500e302ea00dd00e300ed00e300 -dd00e600e300de00e300e500de00e300f300de00e300e600e301e501e301ea00e301e800 -e300dd00e500e300dd00e300e600dd01ed00e000df00e600e100de00e300e600df00dd00 -ea00de00e300ed00e300de00e600e301dd00e600e300de00ea00e300dd00e500df00de00 -e300e600de00e300e200dd01e600df00de00e100e500de00dd00ea00dd00e000e800e100 -dc00e500e400de01e300de01e600de00dd00e600de00db00de00e600db00da00e800d300 -da00e500e300d300e301d300dd00e300d300dd00e900d600da00e900d600da00dd00e300 -dd00da00ed00d301e500dd00d300dd00dc00d301e300d300d100e300d100d300e300dd00 -d300dd00e100d301e500d300d100e600dd00d200e100e200d400d300ea00d100d300e500 -d300d100e100de00c800da00e100c800d100dd00d200c800e100d600d301e100d100d200 -e600d201e500f500f102f502f104f521f301f201f300ed00ea00ed00eb00f201ed00e600 -e400f300ea00e600eb00e500e600ea01e601f300e301ed00e300e100e600e300df00e400 -ea00df00de00e600de00db00e500e300d300dd00e300db00dd00e200da00db00e300d101 -dc00dd00d900da00ea00d100d200e3000900c900dd00e000c700da00e300c500c100dd00 -a400a900dc00c500a900c500dc00a900a400de00a4007c00d900a9007c00a9017b006e00 -da007900a400da00a6007900c800b300a601d60070006e00de00a4007b00dc00a9006c00 -b300c7006c007000de007901de00aa007a00c500a4007900a40009006a007b0009007b01 -c100a4007900a300c5007c00a300dd006a007900dd00aa006600a900bd0066007900db00 -5c007900c9006a005a00c4007d0066007000c6005c004f00d8005b005c00be0079005000 -a300a4005c007b00c8004d005a00da0060005500c8007c004d007b00b30053005400db00 -5b01c4007b006600b300a90056005a00d80062005a0009005c0055007c0073005c006a00 -b30050005a00db005e005c00d80069005600a800c80064006600db005a005b00db007300 -6200c600a4005a007300c4005b005600c6005c01bd00640063007300be0062006300be00 -68005b00be007b005b00b300c1005b007c00c8005b006600dd007b006600d200c3006300 -6d00be0064006700d80073005b00c6007f0077006800a70073005c00c7005b006600c500 -66005b00c400a6005b007c00c4005b006500db006a006600da00a6007300a800c6006800 -7b00de006f006800c8006d006700aa016a01aa006a007300c9006601c800a6006300a900 -bc006d006e00d9006f006500c800bd007700a900ce006a00a600db007b006a00da007d00 -6a00c800be007300a800c8007b006e00b3007c006800be00a0007b007d00b30079007000 -d2006f01de00f301eb00f308f521f300cf0079006d00090061006600c900a4007b00aa00 -c50060006a00d2006a007300db005e006000ab00be006a007b00db0066006500df006500 -5b00c50079005c00a400d9007300660009006601c8007b005b007900bb0066007300c800 -5e006200bd0066005b007b00aa0062006600db0066005b00c40073006800bd00b2006a00 -a400db0066007900de007b0066000900a6006700a900c80068006600db0073006a00c800 -7b007300aa0173007b00c8007b01d20065007b00aa00c3007d007b00d200a6007c00d900 -7b01d900aa007b00b300c5007b00a600c8007c006c00c800a8007900a900a4007b00a800 -c4007b007300c4007d01a400a8007b007c007d017900c40073007b00c100a8007900a400 -7d007b01c3007b01aa007d007b00a8007d006f007d00a60070007b00aa0068007d00aa00 -a6007000a400a9006f00a600a40073007b00ab0077007e00aa007e01a800bd007f00a800 -bd007d007b00a6007b01a400a6007d01a8007d007b00aa007c007e007b007e017b007c00 -77007b00a8007d01a8007d007e007c00730078007b00b3007d007000a600bd00c3017c00 -7e0077007e0078007d017e017d00780077017e0077007d00a60077007d007b0073007d00 -6a0070007d007b017d0068006f0068007b02a6007b00bd00a800bd00a6007b00a6007d00 -77007f0073007d017b00790073007e006a0073007f007b0073007e00770066007c007a00 -6a007b007e007b017301780073016a0078007300a600c302730174006000740166007400 -77006600730068007c006a00a60079017b007e005e0066007f005c006a00a60066005b00 -7c007e005e0073007e00660073007e0066017b007300660073007c0066005c005d007400 -650068007300a600b800b100be00c800d200ce00d200db00c800c200d200a400a700b200 -dd00f300f500f101f50cf301f500f100f400f500f300ed00ea00f200f300ed00f300f200 -ed00f300f201ce007d01c400a8007d00bd007d007b007000bd00a800a700ce00a700a800 -aa00a700aa00a900aa00a600a900c5007d00a600be00a600a800a400a800a400a800aa00 -a8007d00c4007c00a600a900a800ab00a801a700a400aa007d007e00a8007d00a7007b00 -bd00a500a700be007c007e007c017b00a4007c007e007c00aa007c007b02a8006a007900 -a4006e0068007b0068007b0073007b006a007b007e00730066007b007c00730076007300 -6b00b100a600aa0064007e00660074005d00580073017800500073006c005b005a007b00 -65005c007800770066005d0078005c005d00590057006400730068006300570072006401 -7e005600bd00c4017d0055006c005b0064005600640059007b006600500073007b005500 -5c0074005601a50066005a007300640053005700640053005a006a005c00c401c9006100 -5c007400550059005700660056007b005b00be00c800c9007b0066006e003e0055007e00 -540055007600740053005c0072004d0050007300530055007400550177007b0050007300 -7e00550053007e00570264005c0066017b000900c600c30050007e006400590058005900 -57005000740056007100570053005c007c005e0049007300660050004900770050005300 -730074004900740077005b005c004d006400550073005400db00c600d900660050006600 -53005600780053005600730054004d005c014900550073005500530073004d0049006600 -5c0053005c007e004d00560057004d00560055005800780058005500a800c600c900d800 -500055014e00570059005500580056004d005700550057005a007b005a0064005c007400 -55005a007e005001770056005c015d004d00570074004d00550073005500560066005700 -53004d00730057004e015800500073005c007b00c400be01c601c100c601be01c6006d00 -73006a006e00e000f400f302f500f101f502f100f507f300f100f200d30044006d007b00 -d900c800d300c800db00d201c900c200c90179004d007e0063005c006401530064005c00 -530054007200530056007e00560050007a0074004d005c0078004d005c0079005b005500 -7e005c004b00730074005500560078005600570059005700560073005e004d0071005500 -640053007b005400bd00c400c200a90050004e005c0155005c0059004b00570076004b00 -5500730050007300530049007300550056006400570055005c0078005000550073005601 -5c004d0056005d004f0079000900c900c60063006600530064004e015c00550073005001 -7400490050007c0056025700640057005d00530072005800590056005c004d0077005900 -5800590057005c01c800c9017e005c0050004d006400710059004b005c0050004c005c00 -55005c004b004d005600550063004900550056005700500057005c005500500055005000 -c401bb005e005700550057015000740049005c004d00c501d8006600550056005b005e00 -730059004d005d004a005600550058004d00500056004d00590050005700560050015501 -5d00490055005c0055004e0058005900720073005c006a00c500a800c3004d0066005600 -710057015900550156015c00550057004d00640057004c0057004b0055004d0055004d00 -50005c004d0050005c00560055007101530056005400c900a400a9006a00550064005600 -4b005700560057005500560055004c004b01500073005c0050004d005c00380055014d00 -500064005c0072005d004e006400570175004e005000a800c6007300d8005d0057005900 -4b00570150004900640049005701640149005300660055005c0049015c004d0049015600 -4d005400620056004d005d004d01660049005a004d005d00530049005c004b014e005800 -4d015c007d0068007700c401c600c401c600b800c500c600770076006a006b006e00d500 -f101f400f501f302f509f400f300d3006e006d006b007b00d900c600d900c901d200c600 -be01c400bb00a6004d0056005b006500640059014d015c00560057005600550056004d00 -50005c0059005700530056005c0050005c004d015c004d01550056014b0055005c005d00 -570149005000490055005900550066004d0050004900d800a900b100bd00570055006600 -5d0057005902570074005900570056004900560053005400620057005600500058004d00 -5c014d0050005c01490050005c014a005c006e00c500a800d9005b0064015c0059005700 -710073005a0053005c0073005c0264005600550078007300550074007300590058015c00 -56007800640059005800710073015c00c5006a00bd00a8005a0073005c00710057005c00 -550060005c007300600079004d005a0073015a015c005b005d0165005a0073005c005a00 -600074007c006400660079004d007300560055015d0053005a006500bb0068007300a800 -5b00740055006600780064005c015d0079005a005e0065005b0073005b00500066006a00 -5c0173005c005a0066005c00730066005a00740059005700720055006000a300b8006600 -bd005b0060005c00710056004b0074004d005c006400590057015b004d00730056005a00 -5c00730053015d005a0050005c003f005b00790073005c00570064005c005a006600d900 -7900a8006d004d007300740050005c0073005d0050005c014d00730056015c0056006600 -5a0064005c0066005c015a00660074006400590166004d005c00630057005500a800aa00 -7300c4005d005900570071005900570059005b0063015901550053005a005b0066005300 -660060015b005c005a00660073005b0168007b005a007b0063005a006600620066005b00 -660073003e005b00720055015d005c004d006800c30077007800c300c500bd00c400bd00 -a700bc00be01a0006c006a016d00a200dd00eb00f100f301f500f400f502f100f506f300 -d6006e006d0077006d006e00c800c600c801c901bd00b100c40070006d00a60066007701 -650057005900560066007d0066005400680073006600650066005a006800780053006602 -6a00770068006a00a6006a0066006800a80063005a007300770057005900580066005a00 -77006400550059005d0064005c007300c4007300a800aa005300570073005c004d006600 -5500590178005700550073005b0079005b0054006a005b00680066015b00650066005a00 -6a017a00530066007300770050006a00a8007f00730009006500630066005e0056005500 -720066015c0055005a00550073005c01640066005a007c00660173005700710057007c00 -5c004d00640057004e005c00730060005300c4006800c400a6005c004d00770056005700 -6601600073015c005a004d015100660153005c02550064004d005c00640055015b007900 -72007400ab0050004d007300640056005c0055005b006600a700730076007c0073005a00 -7303540063005c00730053005b0063005b005c005e00540073005b0073005c0066015c01 -66005a00650056006400660073006800560066007900a10066007f005600600066005900 -5c0059007200500077007300590171005b0077006400560066006a00770053007c006600 -54007b0066005b0068006a006d007b0076006f005a0078006300b10069007d0068006300 -7d00730055007e006a005500730066005b00640078005c017800750059007f0064005500 -73007b006400730068007700640059005c007c017d0067007100590079007f005b00b100 -5c005900710156006200550073007f005c00590157005c00a6006a00640073007b006500 -6600a80065005b00bd006d0056007b007f005a005e00a800770055007e0073005b00a800 -7e0056007300a8007f00aa007f00a8005c00a8006800a80073006600bd02a800bb00be00 -bd006a0068006a0069005e00750073006b006c00db00f302f504f100f503f100f300f200 -db0069006e006a0078007700a000bc00a901c100a900bd00a100b300aa007d006d00a800 -5b0073006a005e005c016600680073007f006300770168006500630064007b0073005c00 -73006a00680066006a0063005b007c00630073017c007300600079006f00590071016600 -680164007100570072004d0066005e00a90064007e015900570073007c01a40066007100 -59006a0057005900780073007c005c005a00aa0073005a0079007c005b005c0073015a00 -74005c0054007700640059005c00730077007f005b00c90065007f006600a400a900a700 -7d005c00aa006a005000a8006a005c007c007a0056007c00790073005c007c0077007200 -5901550073007b00740057007100640056007c006d00c4005700aa00a6005c00ab007b00 -c4025e007c0078006400730074005d005c0079007b00530073007b00500066006a005c00 -5b0079006a0055007e00660073004b005d007c0074007a007c00d800c300c40053007c00 -7900a8005600640070005c00730066005a007c0067003e007b00730053005c0079006a00 -4f0060006a004d0066006d005400600077005b005c006a0066005a006a006d00d801c400 -770060007b00a400a7005b00c3004d005a006300780059004e005700500079006a005800 -59007100530073005a015c00650066004d0079003f00530079005a004d005d0066006e00 -c400c300bd004d0066004d00d3005e007c006a005b0066005c005a005b00660049005c00 -5a004d005c0065004d00490073005c0055005a00630050015e005a005000660068005c00 -5d005c00d800aa00c4007d005501aa00c4003e00c10056005800710058004e0057005001 -66005b00560059014d005e00650053015a003f004d005a005b0053005a0053004d005100 -5a00510037005a014c0053003800490051005b005a003a005a00a900c600a800c6004d01 -3f00aa0066007b00c400c600c403c3006a0177005d007201730074006b006e00de00f300 -f500f101f501f300f100f502f100f500f200de00770065006d0069006800770073006800 -6e00be00c201c800c900c500c600a6007700a8005b00ab00a300d200c400090065007900 -7b00640073007f0068005a007c007b005c007c007b0066007900a90070006800c4007c00 -6600a400730179006e00730066007f0077005900710057005c0074005600770058005700 -64004d0073006900a9005a00a400aa0050005d0074000900c600d9006500550057007300 -5500570150005c005a0037005c006a005a00660060006600500060006600490055005601 -4f006a0066005001a800c3005000d8005a0050005a00c500c700be007d004d0166004901 -510038004d005a00660049004f0050004c00470066005a004e00570050004f004d007400 -4e00570073004d0037005a00c6005c00aa0070004d0047005e00c5006e0009005c004700 -5a005c0049005300490047004d005a00470049003e003a0049005a004d00490037005e00 -500047004d00790073024f0049006c00c3007700be005a0047005a007e0073007f006b00 -4d0038003e004d0049005b0038004c0038004d004f0020004d0050015a0147003f005a00 -50004d0073004c004d005b0047004f006900c8006a00aa00680047003700a600a8005600 -c3004d004900560064005800590056004b0047005b006400570055005d0049003e003800 -4d0038005a0049015e00490139003a0055004d006f00a8006800a8004d013e00da005a00 -a8006a0049004d01490038005a00500049003e005c0049003f005e005000490054005300 -4c004d0049015a003e0049004d006d00640057005a00c6006a00a8007b0055005600a800 -c100510009005c0058015501580050004d0038004d00560055005700500038004d015000 -4f0037004d0049021f005a00500049004d024901370038003e0049004d005b004d004900 -4d007000bd007300c800380049005100aa0066007300bd00c5000900c400c700c800ab00 -680073007800740066006a0066006a005f006b007000e600f400f101f506f100f300dd00 -6e006b0079007b006d006b01730069006d00c800c200c600c800d200c900c600a6006600 -bb00380050006e00d9007700c400660047004d006300470049005b0049016c0050003700 -4d005300490038006e003800490073004d0049005001490038005a004700490056004b00 -570058004901380056004b0055005700490037003e00be005c00a800bd0055004e007300 -be007300d9005c0058005500780055005700550047004d01380047004900380049013800 -470037003800490055005c004d0038005b0149004d007b00bd006000db005a014d00ab00 -7700a800bd0049005b01370053004d0149004d0050004d015c004d015e00550059014900 -4f006200640059015c005a005b005e00c5005c00ab00a4003e005c006a00c3006300d800 -5b015c005000490063005a004d015b0038005b006b0038005a0249005a006a003a005c00 -5b007c006600ab0066003a005a006c00a8006400c4005e0051005c00c4007a0079006c00 -38005a00530051005a005b003a005a00660049005e005c005300500066005c004d005a00 -63005a005b00660053005e005a0059003e006a006600c4005600a8007b005b0056007b00 -a4005000ab004d005e0073005600590058004d0053005c00570071005700710049004000 -69004d0038006a00630038005b005c003e004d005d0049005a0063006d00a8006400c400 -38005b01d2005e00a80065003e005e0056003e005a006a004d01560049005a0073005c00 -5e005c0056003a00650064004d005e0065005300540166005c0055005c00c8005a00a800 -7e0055005900ab00a4005100c5005c00590057005900580155003e0063005c0057015800 -3e005a00640055005a005c005000490066005c0038005c0065004d005b00530255014d00 -5b00660049005a005d0057005a005e0070007e005c00c5005b005a006a00a8005c006600 -a900c000bc01b100c100b800ae006d0066006a007301720173006900a100f300f500f100 -f301f500f100f503f100ea00a000690068006a007b00680044006e007d006a006600c801 -0900c800c000c800d8007c005b00be0049004d006a00db006400c4005a01530054004d00 -5b0138004d006e005a004d005400490038005c005a004d00640053004d015c004d005a00 -53005a015e005c005d00590155004d005b0072005700590057004d0056006400c3005a00 -a800bd004b017800c3005600d800730055005800640056004e005b004d00660062003e00 -5e00640054004d005a004d0053004d00530049005c0073005300660156005a0066007b00 -a6005b0009003f006d006800ab0067007d00a8004d00790056003a0054005c004d006500 -66004d003e005b005a003f0065006a0074005700720038006900640159015a003f005a00 -5e00ab005600a400a9006e006a0063007e005c00c5005e0065006a004d005b0073005a00 -3f005e005b016e006b003e006a005c004d00410065006a006500660065007e004d007b00 -6a006b01790078006400a800690065005b00b30051006a0067006d007300560065015b00 -5a006a0069005a006a00640055007900660077006a00690064005c007301560066015600 -79006e0070007b005500730077005c006c007b006e005c007c0066007800730074005700 -58005c0061007300640157017900a30166007c007e0073007a00770066005a006d007900 -65007b0163005c004e007b006a0077007300a700560073006f007b00a60073007f007800 -77017d00780072007d015c00a6007b0066007b006a00640077007d007b005a00a8007e00 -7b006600500066007b005c0066007e00590055007e0064005c0073005c00570259005800 -5c00a40077005c00590057005600a600b1006e0073007b00730055007b0070006d007c01 -7b0068007e007f005c00bd007f005c00a800aa0068007c00a6007d007400ab006a007b00 -4d005c006900a8007c01a6004d016e00d100d200d100cf00d300d200c1006a0278005f00 -6a006d006a009300f800e900f300f501f300f500f100f503f300e40070006d016a006900 -68006b016e006900a700c100c600be00c100cc00f700b20073005c00a6003f0066007b00 -c50064007b006d00a60073005b0163006a006501730065006e007d005a007b0068005b00 -7b0064005c006300650066004900770066005b007d0165005a00750059005000a8007700 -7300590057017c007701780055007800a800570174007700550079007800590058007700 -5700580053007b007e005c007900aa0064005a00a6007b005400a8007d007300bb00a801 -7b00aa007b006a00bd007d016d006300a800a900a600a8015b006a005c00c3007c005000 -a9006e006a007900b300bd007300a900a8006a00be00a700a40066004e004b007900c500 -bd0066004b004a006000c8007b017c0055005a00bc00a900b800650066004700a400c100 -b100a7006100be015e00b300c800a400b300a400b100a300c500ab006a00be00a2006100 -bd00a8007b00aa005a00a400be00c101a4006a0060005f00c700be00a600b8005a005e00 -6d00b300a9007900a400a5007000a801a4007b00a9007b006600aa00a4007b00ab00a802 -7b00a40066007c00a3005a00c300a9006e006a005e005c007300a900a6007b0068006400 -6a00a6016e006600500056007300a7006c007b0072005d005c00aa007b00a9006e007d00 -bb007900b300a6007b01a4007c006d006e00a4005b0062006a005b00a900a6007b007900 -5a005b007000b1016f00c4007f007700a8017f007700bb00a7006600a700a00066007d00 -79007b017d00a0004100a401660056005c0064005b00a60066007e005901730053005a00 -5c005b005700560064015b006600a6007d0073005500570056007d01a8005c007b00a400 -5300a800a6007b00a900b100ae006e00a600bd005f00b800aa007300a801a601aa017d00 -a600a70066005b00aa003f00a8017c005a00500038006b000700c8000700d301d100a700 -70006a0066006a006b006f00c500c600c200ce00e900f301f508e600a0006d0077006b00 -690073006d00680069006e00c200e100dd00de00e101e0006c005c007400a900be00a700 -aa00a8005b005a00a500bd00a8007b00c600a6005e00be00bb00a401a600aa006600aa00 -bd005e00be0070006d00aa00a4016d00a600a7006e00a600be006c005e005c017b00c600 -c5006a004f004e005c00c4007b007d005b004f005c007c004f00500074005a0061005a00 -5c004e005000a80050015600a700c5005e00a100bb006e005e00a900a4007300aa00a900 -7b00bd00a701a900b100a8007b00c500bd007b004d005c01b200a400a90066007b006d00 -5e00a9007c005c00a600a400a600a400a900aa006800a000a8006800c600a7007b006600 -5d0057007b00a800bc0073005c017b00a9007b00a8005400560051006e00b200f7006500 -6f00c4006800a800bb00bd007b00be00c4006800bd00c800a600c800be00aa00a600bd00 -c6007d00c600a900a800c101a6006f005000a400a500d200c8007b00a700de005e00c500 -c100a700b3003a0066007d00c100c700a600c500c200a700a900c400c900bb00d200c200 -a800c800da00b100d200be00bd00a900be016600be00c7006a00c800d200c8006a00d300 -bd006600be00c8006b003e005c005e00ce00c700c8007c0079007c007700c200c8007b00 -55005001c400c600d900a900c700d2007000da00bc00be00a900be00c5007000c8016d00 -a900d2005e00ce00c100c9003f005a003e00a700d200dd00a900d900d300c500c801be00 -a900dd01a900dd00d300be01a900be00c500c800d300a700d201bd00aa00a8007d006e00 -d600a60079005a017b0065006a01a900c301a600c400be00a000d301be005a0060005a00 -be00c900c8007000d200d3006d00c500d900c800be00d300d200a600c800d600a700d300 -da00a600b800da00d300b100d600e300be00d300d100a600a800da006c00be00c900d200 -6e006a01b100eb00f300eb00e900ea00e400bd007000c4006c006b0069006b00be00bc00 -c400bc00eb00f100f508f100e600ce00d201be006d006a006c006a0069007001d301d600 -d300d6016e005b016d00be00b80070004d00db007000a600d900ce00a700dd00c900a000 -d200c700d100a900c200d3007000be00c800a600db00bc00bb00bd00be00d100a600be00 -dc00a600c800dd00a40051004f004900b300e000e300a4007b02c700d200be003f004900 -4d006a0079007d007c007900db003f0053004c0049006c007c00aa007300d200d300bc00 -c100d300c9006c00c100dd007000c700dd00a900c700d301ce00e100db00a500dd00db00 -70005e006a006500c200d300dc00a800c800a4006d00de00d200be00bb00d300d2006e00 -d200db00a900d300de007000da00d300be0066015c007900dd00e300be00d800d200c400 -d100d200c800a700be00a900a600dc00da00a400be00db00a800b300c800c2006900c100 -d9006500c700d600b200c200c800c600a700d300c800a600de00d200be00d200c800a900 -a500a600d900be00db00d900be00c200db00a800b300c500be00c700a900b300a400d301 -a400c801be00a900d100d200a900db00de007000d100d400c0000700d300c800be00c800 -d8007b00c600d200a700c700c200a700b800dc00c7006a00be00c500a900ce00db00a400 -a700c800c200b300c8000900a400c100d400a100c500c400bd00a900c701a400b800ce00 -5f00c800be006b00a400a900be007b00d200c800a400d100d300a400b300d100ce00d200 -c800be007900c500c800a000be00c100a600a900c500bd007900d100c8006800c500be00 -a400a600be00a900a000c101a400c800be007d00c502c800ce00be00a900b100c500c200 -bb00c800be00a900c501a100be00bc007000d200c700bc00a800a900a700b200c800c100 -6a00c000d3007d00bd00c500a900aa00c500c4006d00be00c1006500a700c0006600a900 -c700bd007b00c1016e00d200be00a600a400c500be00a600aa00b300a900be00bd00c700 -d502d700d500d600dd00c900df00c900c600c800c400c901c801ed00f100f503f300f504 -e600c000c200c100c2006f00a00094007000bf00a500c700f300ea00f300eb00ea01c100 -a400a601c800d200be00a600db00a701d300dd00a600e300d200a000c900d900c900bb00 -0900d9007000c800d3006d00d900c600bd00aa00c600c900a600c600d9007000be00d300 -7c00a400a8007900a700da00c800b300c400b300aa00c500d100be00a700c400a900a600 -c500c401be00d200c1007f007d01a800be01a800d200da007000c100d300c8007000c800 -d6006900be00c8007b00a900c100be00a900da00c800a400c100c500a600aa00c500bb00 -a900b100c200a600b300a9007b00b300a9007b01b300a7006a00aa00c4007b00a400c700 -a000de00e000cf007b00a8017900b300c5007b00a800a4007c00a400aa007c007900a300 -79007c0079007c006a007b00a40069006a006c007c007900a6016600b300ce00a900be00 -a900be00a600c100c5006a00a4007c007a00a3007b006d006c007000a40079026c007900 -a40079007c007a007901a400a30060007a00aa00a400be01a900b300be01a400b300c500 -7b00c600b800b100b200c100a900aa00b300a8007b00c100b200a800b300a901b800a900 -b100a600bd00a900c800c700c800be01c500c200a6006e00a900a400c700d100b100a000 -aa00a600c701c800c400c500c100a100d100aa00a600a900da00d200a800dd00d300f700 -d400e100c600da00d100da01d400ce00c500c100d100a900c700c100b100a900c501a900 -b800a9006e00b300a9007a00aa00a900c700c100b3019f00c700a900a500a101b100c100 -d100c700c4006e009f00b300ce01c000a6006e006c00a100930069007000ce00d100c000 -a5009f006e00c101be00a600c100d100be00c100c201bd00c100c800a600be00c800a600 -b300ce00a800a900c800c900aa00c700c800c400c700c800c501c701d900c800dc00d600 -e100e600eb00e600eb00e500eb00e500e100d300d200df00c800c600c100be00c600c400 -c900c200ea00f300f503f300f100f502f300e600c800c901d200c200d200c800c900de00 -d200e600f100eb00e900ea00e500ea00dd01c800be00b101a901c100a500a000a700c700 -7900aa00a8007b006a0079007301a800a3006a00a400a9006600a40079007b0073007c00 -7e007300740061005b006a0079005c0159005d005e006a016000730066005c0060006100 -66005e005c0066015a005d005c007900a7017d006801a800a601d200e100d600c400dd00 -d600d100ce00d300e100c100ce00d100b800dc00d100c700d100c700dc00c400be00c100 -b300be00c700d100c800c100c800a600c100a900aa00a4016d007b00a900a4007b00a901 -a600a900b300aa00be00b200c7007b007e00a800b800c100be007b007300770056007901 -7300790166006a007901a3006a01a4017c00a400b100bd00a900bd00c700ce00da00dc00 -b300c100d100c801a700b200b300a800b800aa00a800b300c500a4007c00a8007b006a00 -79006c00790160007900600079006c0060026100a3017a00a401a3006c00a4007a017900 -a40079007a006c007b0079007a0074007300a30061007c006001a400b300a400a800aa01 -a900aa00b300a400b300aa00b300a9006c007b0077007800ab00b300a900a400a000ab00 -b300c500b300c500c701b100da00ab007f00aa00d800c4007d000900c500a100d101be00 -c700c501d100da00c100d800d100da00a900c701ab00c500dd00e400d100de00dd00b100 -e300de00c9000900d800d301dd00d900be00da00dc00c500a400bc00be00c100dc00db00 -c600aa00bb00c800dc00c8000900bd00be007f00be00a900a600b100da00dc00d200bd00 -bc00a700c800c700d200c5000900da00c801d100de00c500dd01c900db00e400c100da00 -e300c601de01c500e300de00d900e301dd00e300dd00e500e000dc00e800e300e501ea00 -f200f301f501e100d300d200e100ce00be00c200a700be00c900c600c800e600f300f503 -f300f100f502f300e600c800c600c400c800c100c800c600d200dd00ce00e600f400eb00 -ed01eb02e100d600d200dc01e300dc00e000d100c800d100d300a600a4007b0161007900 -6c006a0079016a006c009e0066006c00610079007400a4006a0073017900740060006c00 -5000740173016d006a007b005d006400730079006100660061007900aa00c5007c007e00 -aa00c500bd007d00bd00c400c302c400db00e601d900e300e100d300c100d200d300c700 -da01b800a100a301a200a3017c00a301a900a401a300b300a700b800a400c500aa00a900 -b300aa0070007b00aa00b3007e00b301aa00c500aa007b00b301c100a400a8007d00b800 -c700c100aa00a8007e01b301aa00b300ab00a800a900b300a900b3017e00c400be00aa00 -d8000900d801c4000900dc00da01d800da00d1000900d100b800c500a900aa0050005d00 -4e004f004a0048005d01550151002000460020004800470045001d014500200047004600 -200047004a004c024f0147004e0049004a004e00510050015c004f005800570050005d00 -50004c00450050004700500151004c004700500047004c004f004c0151005c0057004b00 -57004c004600470059005700720023004c0225004f0250005700500160014f006a005a00 -390051004e0051006000470051015c015000610079004f005a0060005e003a0079005a00 -3a005100ab004f0066007c005c005d0066015100730064005c0052005c014d0050005a00 -4f0050006400720074005100520051015c01570056005d005c01490050004d0064017300 -50005a005b004d0050015c004f0151005c004f0050005d005c0051005a0051005e005d00 -5c005100600050004f005a014f0051005c00510060004f005101390051004f0166006f00 -de00f401f300e300d200c800e100d900d800c800bd00c600be00c900c800ea00f301f507 -f300e600c200c900c400c200b100d200c900d400e100d200e600f300ea00f103ed00e300 -db00c900d300db00dd00dc00d900d8000900d100da00c700b800b301c100b800b100bc00 -a900c500be00d300b800a100a700aa00a400ab00a900b300a800a700a400aa00a401b300 -a800aa00a700a900b300a900a800a4007c00aa00b301aa00a900a4007c01740173007a00 -7c006400730078006a0074006600730060007a006100660079016a00aa00790061007300 -60006100a300c50052006100510060005a007400510160005a00500351005d0050005c00 -5a0049005500600050017c0057004a005000780055004a00720049004a00470071024c00 -47004f007a004e0055004e004f004c004f0048004e004b00550047005a00600049005d00 -490050004e005000550050004b004e004c0147004c0055004900500049004c004f005001 -4e004c004b005c00460048004c004b005900550059004e0050014b0058004e014f005000 -5d004f004c004f015700500055004c0060005000470050004a00470049004c0047004f00 -500047004e0055005c004900550149005c0055004b005000590056004e004b0050004900 -51004f00500160007800560055004e004a0048004f0059007100590049004c014a005000 -47004e004c0050005900500161006c003a006c005a0049004c004e004d0050004c014f00 -4c004e0050005e00ab0047004f00790051003700a4004f004c005100ab00470050007c00 -4d00560049005000550164005700500056005900550158004f004d0072005c0064005002 -58005d00570064005600570159004d005800570259004b0057005c005500500055005000 -5d005c004d005900550050015c004f0050014c005000720050005c005d0055004f005501 -4f0050005100550050005100500051024f0065007700de00f500f300f100e100d200dd00 -e300c501c600bb00c500c600c400c800f200e100e600f506f101ea00c800be00c900d900 -be00d900d201e100c200e500f500f300eb00f100f300f200df0068006400500047005000 -3a004900540055004d004f0047001f0049035100b2006b00380049005100dd005a005600 -49005a0047004d0053004d005600550049004d0151003800640156005900490172004b00 -4e004b0049004700500047005c004e0047004b004e0056005501590058004e0057005d00 -57005900570055004700500047004f005000c4005a0047005c00470049006100d2004701 -4c015000490055004a004e004c004b004800570050004c0055004b00500155004b007c00 -50004c007c0072004a004c0078004b005c005d0055004a004f004e015800500049004f00 -7c00550057004e00500160004c00590050005d004c0073007400500072005a0051005900 -5d005c01500057005d0051005c003a00730050007200570050005c0157005c005d005c00 -5d00500051015d0059005c005d005c057300660160006100600179006000790060007a00 -6000610079015200a3007a00610079006a007c007a00740079027c00730079007c006a00 -a400600078007700780079006c007c006a007c007b007900a4006d005e0073006a007a00 -7c00a4007c01a8007a00a8006c007e0074007c007a007c007b007a007c01b3006d00aa00 -a8007c01aa00a8017c007900aa00a3007c007e00a800a2007a00a300b000b800a400aa00 -a8007c01a401ab007f00a8007b00ab00b300a401a60068007f00a8007c0073006a007800 -7e00a400a800ab00c500b300ab007d00ab007c006d00a6006d007b00780068006600ab01 -c302aa007f007c00a4007300a400a8007000a4007c007f0078007e00aa006e00a400ab00 -7b00a800ab0068006a00a800a4007900ab017700a4007c00a800b300a400c500ab01b300 -b800b302ab00d900db00ea00f400e200d300c800e300d200c600c900bd00c900c800c600 -d900ea00d600e100f503f100f501f101e600c602c900be00d200c801e300ce00ea00f500 -eb00f101f300f200db007700780066005e00600052005e007c0073006600730060017300 -66026a00a9007b005c0066007300d80079006400740073007e00730074005c0073007400 -730160005c0066007b0074007c0060005c0073007400570072005c00740060006a006000 -7300720060006600720073005c00720057005d00600079015c015600740079007a007400 -60007900a4006a00790066007c007300a400aa0079017c0079017a0074007a0073007c00 -7a007c0073007a0079006a007a007400730179006c007900a400790073007a00a4007900 -7a0074007a0073007b0079007a0061016e00a80079007201750072007a027c007300a300 -aa00a40079017b006a0061007c0072007900aa00be006c007c007300a3007900b3007e00 -7400790073007900ab00c3007c0074027a01790061007c006a00ab00740073015c007400 -a8007e006001790060027a0060007a006100600a7a0060035d0051005d005c0060045c00 -73005d00600151005a00a400790050005100640172005d005c00c500600051005c005000 -5c00a400790060005c007c005000b3007b0050006000a9007c007300c5005c005d016000 -66016b006a0051015c004e00790066005c005100c700d60041006c0060005c007900d100 -c5005a00720050005c01510060007400730072005d005a005e006400730072005c006000 -50005c006000520050005c005001640072007500570064006600570050025d0051005c00 -550050005c0059005c004d005c005001550059004d015c01490057004901530056005001 -5a004f00470050014d0055005d004c004f001f0047014f001f00470050004d0074006400 -d200f500e500c800b300c800aa01a801c300be00c600be01c500dd00f100f500f102f500 -f301f400e600be00c600c901be00d900c901d600cc00e200f300f501f100e600c900c400 -7e0064007b00aa007a00a4007c02aa007c037a0073007a01730074017a00720074006600 -6400740072005d0072015d0066005c00550059005d007200500072004e0061004f005700 -50005d0071007200640057004c0050004f0050004b0050006a0064005c00500055005001 -47004c005d01640071005000ab004f004c0050007a007c0057004c00aa00090066007a00 -5c0073003a00d900d800600050005d00500059004c01500059007900600057004c005000 -4e0055007c0050007e00aa004d0057007a00ab004b007e00710059005d0079004f004700 -4c005100be0009004900720057005900740050004c0055004c0050007900c50049005000 -470057007200470050005a01c70009005a007300570060005e00db007d00500053005600 -5300b300c4005c004d005c0050005a0049004c004d0050005e006100570055005c004b00 -5500a40072004e00580159004a014c004f0050005d0149004c005c0050004a004e034701 -5000470051005c0050004f005001470048004e004d005600570058005900570050016000 -b300a400550050007300570074004e005700c800500055005d0050017a0150004e007e00 -5000ab007c004e004900ab0060004b00d80050004b004e005000550050006a0050004e00 -4c004b004e0050004e015000c500dd005a005c0155005100da00c500370055004c004900 -47001f00490055005000490056004d0164005700560057005c004c0050005c0147006400 -50005c005e0066006000720063005c00640050005a005e005c0066015e006a005b016600 -5e006600730066017300650166007a005e00650060006a01730060005f009f005e006101 -79006a007301610079006c006a0079016c00790073005d0075006400d200f500e500c400 -5c00500055005d005c00640063007b00d200c40064005600c800f300f401f301f501f100 -d600c100c800ce00bb007d00bb00bd00b300bd00c700b100d300ed00eb01f300db006401 -55005900490023004700370149007b006a004d00500049005500380049004f0037005600 -5a0049004d00550037004d005c004901500049004f0050005700490050004c0049005600 -5100500053006a0037004f0039005000550064005c004c00500051004c005d004c005000 -560072004b004c0058005d004f0047004c00710056006400550049007a004c004f004c00 -600150004f007c00c5005a007400550050005100b300ab004d0055005700550057014900 -4d005500510050005d0050004f005500500079004d005c005e004d0059006000a3005000 -5e005a00560066006a005a00500055005000a400a3005a00730055005c005d005c025500 -50005c007b00550050005c01720050005c007e007c00c700c800a800b300ab00a800b300 -da00c500a900b300aa01da00b301a800ab00aa007c02a4007c007e0178017c0078007400 -7c005d004a014e004a004c0048004c01480050004b004f004c004f004c004f004c004f00 -500060007c00a4007c00a300a4007b00a300a400a3007900a4017c00a800720051004800 -4e004f005a004c006000500072004c005c014f014e0055005c0055004b0058004f005000 -5d005c00490050014e004f004c004e004a004c014e007a00660074005d0074005d007900 -660074005d005c0073005d00600074005c0073007c007b0079007a0074007c007a007900 -7b007c0074027a04a40179005c0050015a01600050005a0060006a0060007700a3036a00 -7b0079006a007b00a900a401a300a400a600a400be00a400c100e300dd00de00db00d600 -e300d900de00db00c800de01be00d200e300d600b800e300d300f700d600de00d200d300 -e500de00e300e100ed00f200ed00f300f200ed00f300c800d800bd00c600d600f300e500 -be005b005a005c0055005600640074007d00d200bd0066005b00c800ee00f501f300f502 -f300bc007000c800c9006d0073005c0055005600640055005600c800f100e900eb00f100 -db007b0077007b019f00ad00b000ad00b200a900c700b200a400b200a401a902b100aa00 -a400b200a700a900b200bc00a400be00b200b300b800c100b300a600c701b300d100bb00 -d900be00c600c200d200c800d100a4007c00a800c500b300a900a800ab00780049004c00 -4f014c014e0050004c00460048004b005c007c0079006c00a3006c00a3006c007c006c00 -a30079017c007b006c0079007c00a3007901a4007c037a0179007c00a300a4007c00a300 -a400a8007c00b200a3006c00aa007c007300a8007b00a4016e00a200a300a8007b00ab00 -7c00a4007b006e00a8007300ab017c01ab007c00aa007c007e007a017c0079007e007600 -7a0073005c006000610073007400600079005e007900600066006000610066015e006601 -7300660051005a0050014f00500055004a004e0050004c0055004e0047004e0020004a01 -480047004c004f0046004c0050005900510560004f00600051026104790061027a005d00 -50004f0045004a0150004b00580047005d00460050005a001d0047004c0150004e004a00 -4e004c004e004a004b00460048004c0048004c0046004c01460048004f004c0047034a00 -4700460048004f0047004b004800470046004800470046004c0047004b004a0047014600 -20004c01460047001a001f00450046004a005100720071004e004c0047004c0050005100 -4f005c0050004f005a006800b300c701c500a700c200a900be00c800d100c500b100c501 -be00c100b801b100c700c100d100c100ce00e300e100dd01d200dd00e100c500e100e800 -de00be00e500dd00ce00e300de00d900d200ea00e301e500f100f500f400f500f401ed00 -d200bb00ae00c000d600eb00e600cc00b100ce00bb00bd00a7007f00a800aa00be00aa00 -bd000900e400f301f000f100f500f300f100f500c2007d00be00c90070007b006a007800 -7700640066007300c700ed00eb01f100dd00c900bb00c900d200f302f500f300e300e100 -ed00e100ed00ea00e501e300d600f200c800c000e100e400dd00ed00e500c800de00e100 -d300e100d200c700d900d201d900c800a900c800be00a600b300a401b8006e0079006a00 -a20079007b006a006c006a015a00510150004f00550150001e0046005800590074005101 -3b0051013b00500051005200510050024f0050014f0050004f0150024f0050004c005000 -5c00470050004c004f014b004e004c0050004c0246004c0048014a004f0055014b004d00 -4f004e004c004f0050015d00200048004e0057004b004e004c0050004a004c0350007200 -47005c005a005e0049005c0072005c005e007902aa00c400c500b801b700a400c3007f00 -be00c700b200a7007b006a00740072005d0066003e0055014e0048004e00460048024600 -20011e00460048005900200045001e004500460045001e011d001e0020001e011d004800 -4600470050004a00470020004e004b0050003e00200049004e0051004c005c0047005d00 -46005d0050001d0020004a024e004c00550047004c004e005500480146004c0046004800 -4f004800460048004a00470146004a0048004a00470045004c0120004c004e0047004c01 -46014b0047004c004e004c0047004601470148011a00200046001e004a00500057007101 -5c00470049005c00500074006e00a600b300a6007700a400c500b300c400bd00c700c400 -aa00c501a900b200b300ab01b300c700ab00a600b302a900c700c500c800c500c800a900 -c800db00c700d600e500de00bd00e300d600c100e500dd00db00da00e500e000e500e100 -f100f502f100f400ea00c000be00af00bc00d300eb00e100c200ae00b20063005a003800 -770065005b00630173005b00d100f501f100f503f300de00d8007000a400a600be00b100 -c400c600c400c800bd00d300d600d500e800f300d600be00a700c800d200ee00eb00ec00 -e900e500ea00e100ed00e100e600ee00e200ea00e500d600f300d201e100e300dd00ea01 -c200dd00de00dd00dc00d200c700d300ce00c800d301ce00dd00d200c100c700da00d300 -dc00d600d400cf00d300c800d100d300d400d100a9007b00660060007200500058005900 -55001f004a00580057004a0046001d00460047001d01480047004c00460048004c014700 -4c00480046004700200046004c004a0047014a0048004c00500046014c0147004c004800 -460048034c00200048024e0150004a00500047004e004c004f004c0048005c0020004800 -4a0058004c004e004900550046004c014800470049005900470057005d00730074007c00 -73016e007e00a800aa00a400a300b300b200c100c500aa00bd00a800b100b201a7007b00 -a6007800640055005d0060005900550149004e004c004a0047004c002300470023004700 -2000490071004c0023004c002000500047004600470220004c0047004600200047015001 -490047004e0150003b00470049004b004f004c005c0047006000470050011d0023005000 -5500490055004900550049004f004c005100480047004c004f00460048004f0046014700 -4f004702200047005000470046004c0147004b004c0049004c00460047004c0050003700 -4f014900470249004c0050004c001f0037001f0037004900500057006400680066005c00 -4b0055004d0055004d00550049005500640050005a003e005b015e0066005b005e005a01 -65004d005e005c0052015a01510060005a005c005e005b005a006a005a005e0068007000 -6e01a200a4006c00b300be01d300d201c800e600e100e300e100f500f300f501f300f100 -ea00be00c400a600a800d100e200dd00b100b800c1005b0050004d007b003f006a007b00 -7d0077004d00c800f100f500f400f502f400f300be00680064005a005c0066006e006200 -68005e00f700be00d300e600eb01f100d600c800a9000900d300eb00f401eb00d600e300 -e200eb00e501f300e500eb00e100d600f300ce00d600e301d100ce00c700a700c100b100 -f700b700b800b200c000b100c101ce00c100ce00c700c100b800c000ce00cf00cc01ce01 -c101c000c100a9007700730079005e005c004d0055025000580059005700490047001f00 -47001f0025002200480047004f0023004c0147014c0047001f0047024f004c0039004f00 -47014c00510020004c00490037014c004f0020004f00470237014702500055014c004d00 -4c004f0049004c0050004f005a0025004c015000490057004c00500049004f0049004f02 -720037005d005c0056004d0050005c0050015c01660079005a0079005a015c0066006a00 -7b00ad01a700bd00a60174005900570064007400780073015a005c015a0052015f006c00 -5f016c0065005b006c005f016c0161015f006c015f006c0061006c0161006c007b006c01 -a3007c006a016c00a3006c005e007c007b016c016a007c007400a3016b006c0079007a00 -7c007b006c017c006c007900a402aa01a800a900a400a800aa00a800aa00a800a400a801 -7000c500aa00a400c500bd00aa00bd00aa00b300c400bd00c500c600be00bc00bd00c300 -bd00c500c600bd00c500bd00c800d300d200d900c600be00a6006f006800660073007500 -7e00bd00a600c300c400c8007c006c00be00d900de00d900c900de000900c900e301d902 -e300d900de00dd00de00c900d900de00db00d901db00d300de00da00dd00d900dd01de00 -dd00e300d300da00de00dd01e300de00dd00e200ea00e100e900f500f300f501f300f500 -ea00c800c600a900bd00d100e200ce00a701b3003a004d00490064005b004d0056005400 -bd00c900e100f501f100f501f300f500f300c2006300760064005c006a007b0053005000 -5e00bf00bc00ce00e200e100e600ea00d200bd00a600c800ce00eb01ed00eb00e100e500 -e100ea00e100e000ea00e501e600d300f300e000d202c800d600d301d200ce00d400d600 -d200c700d302ce00d300c800d300d600c700c800d200ce00d601c700be00d600d200c200 -d300ce00c60077007e00c800be007d00c400aa007d00680073026500a400b300c101b801 -ce00b300b800be00c200c501c100c700a900b300c700c500c700b300a900be00ce00c100 -be00c700c500c801c700be00c700c800c500be00c800c900c700d200be00c200c802d200 -c201c100c800c600d200c500d200c900c500c200ae00e000da00be010900c400da00c200 -c800da00ce00d200d901a700e300a800a600c800de00c900be00c800d800bd00d900de00 -c800c200c800c400d20009007d00d200d900ce00d200d900c800b100d400c800a800c600 -7000c000c800db00c900db00bd00df00db00e300e100f301ed00f400f300db00a700ea00 -f400ea00f300e300e200f400f301f500f300f500eb00f301f100ed00de00e000f301d300 -ce00b100ce00e300d200ce00d200db00c000e300c100dd00c601e600e300c800dc00db00 -da00de00c800de00db00c801de00db00e300da00d300e301e100e301dd00db00e400da00 -de00db00dd00e601db01e400e100e300d600dd00e301d300dd00e301d600e300dd00de00 -e500e100d600e300d600f300f400ed00eb00de00c800be00a500690073007701a700de00 -bd00c900d900e300a7006b00d500e300ea00e100dd00f500db01f400f100e500e300e500 -e201e600e300e600e100ea00e200e300dd00e100e500f300e101e300e101dd00e500e801 -e101e600e100e500e900e500d300e900f300e100e500f100f501f101f500e600be01a700 -c000d400f300e200d200aa006a007b007e00c400ab0055006400570064007b006600d100 -f500f300f100f504dd00c300620166007b0067005e005c005b00a900a500b100ce00cf00 -d101c400a600f800b100bf00d501e200d700bf00e400e300ed00e100e500eb00e100ea00 -e100d600ea00ed00e500e301e100f300e100e601e500e200e600de00d300e101e200e501 -d200ea00e600dd00d600e600e100f500f300e500dd00f500db00e300e900e100d6006900 -a800f200d600bc00d900c200a5006d006a00730069006e00c800dd00e300e500eb00f400 -eb00d300e500dd00e300dd00e300e100e600d600da00e500dd02d200de00e301dd01e302 -dd01e301da00d300e300dd00e300e000d300e100e501dd00de00d300dd00db00dd01e800 -d200e300d301db00af00e300dd00d200d900dd00c800e000cf00d200e100de00d200dd00 -db00c000e6007f00bd00d200d301cc00d600d200bd00d300dd00c800ce000800c000d300 -d600a600d400d300c800d200d600cf00ce00d300c800bb00c800a500cc00cf00dd00ce00 -d600be00df00d200dd01ea02e600ea00d600bc00e900e702d500d700eb00ed00eb00ed02 -eb00ed00ea00eb01e100d500f400ed00c800c100be00c800e400ce01cc00d600b100dd00 -c200dc00c700a000b800d400c100cf00c800d100d300be00d200c700c101da00c700dc00 -c700da01d100dc01da00d100c700da01d202dd01d300c100dc00da00d101da00d401da00 -d100dc00d300da01dc00d100da00dc00c700da00d300e900eb00ed00e300d300ce00c200 -a5006d0069006e01b700d300a8000900d200dd00b7009300cc00cf00e0000700ce00e000 -d200ce00d600d700cf00d601cc010700ce01ba00cf01cc00ba00ce00ba00cf00ba00d100 -ce00ba00ce00ba00f7000700cc00f700ba00ce00ba00f700cc01b7000700d300ce00d300 -ed00f300f101f500f100e600c800c400c300c800e100f300e500d300a700380064006800 -c9007f004b0057005500530073005600c200f300f504f301ce007b00640076005c005b00 -bd00d200a5007b006000a700dc00ed00e900ed00eb00dd00c800b400c200d400ec00f101 -f300d400de00d300e900e100e500ea00e100ea00e600e100eb00ea00e300e100e300e100 -ed00e500e100e600e300e500e600dd00d600e500e300e200ea01da00e600e500dd00da00 -d300e100eb00e600dc00da00ea00d200dd00e300d300d2006a00a700e600db00be00c600 -be00bc006d006b00650066006f00d100dc00dd00e001e900e500d300dc00da02d101da00 -c700c500da00c700d100b800c702b800b301c500b200b300c700b305a300b205a400b200 -a200b200a300a4006c00a4006c00a3009e00a2018a00ac00a300a200b000ba00a200b200 -b700e000d400d500c100d300c800b700e5007d00a800cd00d700d000cb00d000cb00d600 -cb00d700cb00d000cd00cc00d000cd00d600cb00d0009d00cd01d001cd00d500cb00d000 -bf00cb000700d500b5009c007000c700a900a4007b00a401a900a600a400f7009b009d00 -86009b009d0086009b00cf00d301d500d400d300dc01d401dc00d100c700dc00d300a901 -7c00aa00db00b400b5008c009b0082009500420095004300880043009500420088004202 -9300c100b200bc006e003a004f0052004f00390a4f0039003a00390a37003a0037003905 -26003900b800e100e000d500be00c200a900bc00360035022f008200bc007b00a800be00 -d200a1006b0041003e009f0089010700c100ce005f00d300b100e000d4002a0031013200 -30010a011203310017002400310012000f001200170131000a0112001701310017000b00 -6b00c000d6000700eb00f502f300f100ea00c800c400bd00c400db00f300e100d400f700 -a600a400b000d200a8005600590057017f00aa00de00f301f500f000f503b1006a005600 -64015900ab00d9007b0063005a00a400e100ed00f500f101dd00be00a500c200cf00f101 -f301d400d200ce00d300b201a2006c00a2006e006c00a3006c0365006c005f006c005f00 -6a006c0061015e006c035e0252005f00dc00d600a100d600a900c100be00c1004000a300 -c2005f007b006600a400d300be007000a700aa00a70041006e0041002b004300ad00c000 -cc00c000cc000700d500a900390137004f00230037022500370025002301470023004701 -4c0023001f0023092001230020001d00230020004f0023003a006c00a300a2009f006b00 -2b001801340087008b0084018700ac003d00ac008200b5009502d600de00ba00e6007d00 -c1009800cb009d009800cb009900cd009800cd0097009d01b600cb009800d7009a00cd00 -8600ca009900cb00b600ca00cb009800cb009000cb009c00b6019800a100ce00a100c700 -6e00a900a400b201a400b000b400b6008c00ad008d008e00b500ce02d100ce01cf00d400 -ce02b800c100d101a100a9007b00be00dd00b5009b008d00b50089009500350084008900 -82012c0034002e0018003400270042006c01a2005f002500230025001d00470023001d00 -23001a0023011900230019011d002300190023001900250023001c001f001a001d001a00 -23001d011a0023001d0125001900230020001d002200b300e300d600d700d3000900aa00 -a900af00ae012900350042007b007900bb00c500d100a0006e00a400b100dd000700f700 -e100cf00d1006e00d600b100d600d30030000a000f00220024001b0030010f0013000a00 -24000f0024001b00220024000f00260024001300310024000f000c000a0024000a002401 -6b00c100d600d000f600f500f100f500f301e600bc00be00a700be00d300e200d600af00 -a000b1006c016b007b005c004d0056005500aa00be00d600f300f501f000f501f301d300 -bd00640071006401c400d900c301a600c400e100e900f400f100ee00e500c900a800c800 -cf00ee00f500f101d600e100c800c7005e001b001f011b00220224000f000a000f011b00 -22001b0021001f0022002101190022021b000f0022001f0022004000dc00e100a100d100 -6e00dd00a50007009200cc00cf00b8007d0076007c00d300b80070007b00730040002b00 -0a00b700f700f800f700c200d600dc00d100d500d600a70022001900230004001a001900 -1d01230020001a011d001e001a001d011f0020001f00190023031a0120001d0023002001 -23001d0023024f0047003a00b200c100f700ba00b000420084003400870034008d008400 -87002e0087002e008b0084009500840095008e00e100db00b800e500a800b8009d00cd00 -b601d0009d00cd00ca00cd00b600cb00cd00b600d000cb00cd00ca00d000b600cd009d00 -b600cb00b6009d00cb01cc00b600f700b6019800b100dc00d201a900b800ce00ba01b700 -ad008a00b50085008e0085008e00b500f700ce00ba00c700b800ba01c100ba02b800c100 -ba00d100b200a4007b00b200d1009200b50090009b0081009500880083008d002e008800 -2e003c00180027012600400069006c005f003e0039001d0020011f00200046001d002300 -1d001a0037001a0023001a001d0023001f001d00250022001f00190123011a001d004700 -1d01230020001d0022001d0020001d013700b800de00e101d600d200bc00a90029002f00 -820034002e004300a7006b00cc00c800dd00a7006c00a900b200e000cc00ce00d300ce00 -ba00a700dd00c100d3013e00350040005f0040003c0040003a00310034003b0231005200 -3e00400039004000310040003c0140002b0140013b019f00c100d400cc00e900f101f500 -f300f500e400bb00c900bd01bf00e000d600b800a9015a0049004d0077005b0064007300 -680062006400c800f500f100f503f301db00bd006400560062006d007d007c0074007c00 -a401b100d601e101cf00bb007d00a700be00e100d702ce00d600d100c1006b0040003a00 -220039013b0340013b033a005200390052003b013a015e013b003a0052003b004200dc00 -e200af00dd00b100d300a700d600ce00d300e100c700a6007300a600e100c8007000c100 -a600f800820040008c0082008c00ad00c100d100c100c700d500d400b3001f0123001d00 -1a0019001d00230019002300190123001a0025001a002300200119002300040120001d00 -1a0023001a0020001a0020011d0045001a0023001d004f00200037005f0061005f015200 -27001800270018003b0080008c01930095008b008e00840095008e00b5009b00e200dd00 -b900e600a600be00820087003d0082008900820184008800420088018d00930082008c00 -880082008400870042003d0042002e0182002f00440082008a008b000700d300bb00db00 -a8000900be00ce00d101d400b100b700b4008d0095009300b9009501b900d403d501d400 -cf00d500d400ce00d1000700da00be00a902e0009b008c0080009b002e00950088008e01 -8d00880084003b003d0034013c009e00b100b700c100b200390004003900200023001d00 -4c001d0120001f0025001d0123002000230120002200190023001f01230020001f002300 -1d004700230120011f0123001e0023001f00a400d100d400d300da00d300c800c500ae01 -9f0040005f00c100a6007b01aa00be0070006b006c005f00ba009f004400ce00bc00c100 -6b00d500b000dc00d1000a000e0024000f00220124001b000f0024000f000e0024000f00 -1b0022001b0022000f001b000f001b0024000e000f000a001b0122000f005f00c1000701 -eb00f503f100d700ae00be00a100aa00c200e300d300a700bb00a4005a0049004c007700 -560049006600680077007e00d300f300f506c2006600640166006d007e004b005c007c00 -a600a000c700e200e700e800e900d300bd00a600c600c800f300eb00f100f300d4000700 -c000ce00a2003b0039013b0026003b003a00520039003b00390151013900230051002300 -4f002500390022003a0039024700510037003b00d500e200a100da00a200a700c800c100 -4000a300d1005e0073006a007b00be00aa00a400d900bb00cf0093006c006b00a2009f00 -d100d300e300d200c100d400d100a4001b001f012300250019001e011a0045001a002300 -1e001d001a0023001d0023001d0023001a00230004001e0023001a0019001d001a011d00 -200023001a00470020001d004f0023003900b002b200a2003d001801170040002e008d00 -82009500ac0087008e0083009b008e00b4008e00e200de00bf00e600a900a60039003b00 -400034009f008a01340031008c009f0082008700b00088005f003100400093008a004000 -8a00a1003c00400039004100a0009f0061003400d500e300be00dc00aa00c4006e00b000 -b800b201b0009e0088001800ac005f018800f8000700d5000800d601d500d400dc00d401 -d600d100d200d300dc00be00a701bd00dd009b008e008d009b0084008e00880084018000 -2e00830027003400180134008800b200b801b00051002000260023011d00200023021f00 -1b0023011b0023001d001a0023001b0021001d001a00230119001f0023001a0023011a00 -230020001b001a0023001e0023001d00a300da00d300ce00c100bc00a500a70081002c00 -280083002c0170007700c400c500d900a7006b00a400c100e000d400cf00e200ce00d900 -a700d100b000ce00c1000a001b010e000f0022011b0024000a0030001b01240022001b01 -22000e0024001b001c000f0024000c000a0021001b00220024006b00c100d1000700eb00 -f503f100e200a700d800a400a600c000d200be006e0065006a004d013e00630054006200 -55005300c400db00e600f300f100f500f100f501f300f500d20070006400560054005b00 -680049016600aa00a600bd00e100e500dc00e000ce00b1007000bd01e500e800e200ea00 -ce00cf00c1015f001c0037001c00220025001b001c0022002401310024001b0022003700 -1c0025001f0022001b01240037000a00240122023100d100d400a000de00a000d300b300 -07009500c100ce00a2007c0073007e00da00c4007c00a800a600f80082008c002f008200 -9000a100a400c400be00d400d600dc00a9001f011d001a001d0019001e001d0019001e00 -2300190004001e001a001d00230120001f0019001a011d0023001a00210023001d002300 -1d0023011a021d004f0023003900b000b700c101b000340331002e0088002e008c008b00 -80008e00800084008500b5008e00d600db00c000e600a800bd00a400510061005f005200 -5f003a0022003b008c009300420034005f003d0052003b003c00ac005f0042003b005200 -39023a005e003a004f003b00dc00de00bd00c700c801c100d100ce00d400d100ce00b700 -95002f008c0088008d0086009c000700d500d300d407d100c700dc00d100ab00aa00a800 -bd00d3009c009b008e009b008d00b500f800920095008d0180003d00180027002e003b00 -40009e016c005f0023001d0104001d0020012301200123011f014700230020001d003700 -190023001d00230020001d002300200023001d00200047001d0020002300470145001f00 -2000a400dd00e100d600cf00be00a700b200820092002f009b008400800070007b00a900 -c800cf00a7006b00a700a400e100ce00b0000700b100b800a100d300b100ce00c1002a00 -310032003b00310239001700310117003b003100390030003b0031013b00310039003200 -310132003b003200310032009300af00cf000700e900f102f301e400a700c600a900be00 -d300f200bb00be00a800aa005600550037006e005b0074006400660068006600c800f101 -f500f300f503df00c4006200540062007f0062005b00620055005a0066007000ce01d400 -dc00bf009000a000bb00be00e000e700e001be00d400c000c1004100300025001f002200 -26012500220031012b00310026003a0039013b0139003b00310040003b0452003b004000 -d400d500a100d300b100d600a700e000d400da00e000ce00aa007b01c200a40079007b00 -79008900840090008f009201f800a700b3007c00be00c101a40022001c00190023001900 -1c0020011f00230019011d00230037001f00190023001d0023011a0023001e001d001a00 -2300190023001d002300200123004c001d0004004f0047001f005f009e00a2015f004000 -180027003c003d0087008d008e00ac00b9008400b6008500b5008e00b9009200e500dd00 -b100e600aa00a60035003100410040003e003a0052002600520018003c013d0040003100 -5f0031002400150029001700310026002400310013002600390037014100b100be007d00 -b200c100c700c500c700b800ce00c100ce00f700ad00b001ac009b01b4000700d400e000 -d4010700d404ce00d100d400dc00b300be007b00c400e00095009b008400920035008b00 -43008d0088008b008700840040002e003d002e005200a200ba000700ba00b00051001a00 -3900230120001d001f0023021f001d001f001c00470023001f001d00220025001a002301 -1d0123041f00200137001f002300470023003700a300c800d100ce00c801bd00d400f700 -b400f8009201ac00a8006800a900c800d600a50069006a0039009f0041005f00cc00ce00 -d4004000d400ad00e100dc000d0024000f000e000c0024000f000e010c010e0112000f00 -0e041b00220024000e000c010f001c001b000e009e00c100d400d500eb00f502f300f500 -e300a700c600a700c100ce00e200a700b300aa00a4005b00490050007b00490060005c00 -7e0066005c00c700f300f503f100f500f300be006601630166007d0053005c007d00be00 -bc00d300e501e800ea00d600d1009600c000ce00e900eb00ed00e500a900d300c000c100 -5f00520039013a0139013b00320040005f0039013b005a0039013a0039003a013e003b00 -3a0131003a0139003c00d400e0009400dc009f00c100b200ce0042006c00b20040005e00 -73007d00d300b2007000b300a400a1008f0098009200b5009b00b700c700d300a400b800 -b700ba00a400220023001f001d0023001f0020011f001d0023001f00200123011d004700 -200023001d004701200047001d001a001d0020001d0046001d0123001a001d014c002000 -51005f00b000b2016e0039003b0026003c003d008b008a009e008a009e008700b4008200 -b4009500b4009200e100d200be00e600a800c10092009b0092008400b4008d00b9008f00 -b500840092018e00f7009b00b9008e00b5008f0098009b00b500b7008e00b5008e00cc00 -9000cc00f800b500b900cc00a400c100be00ba00ab00be00b800c100b800c1009f008800 -8c0089008d008000b400cc000700cf01d100d404cf00d300c800c700d301b300b700a700 -c500da00b4009b008400b5008200950042008c0043009f00420034003d013b0039005200 -8700ad00b0009f00a2004f001d00250023001d002000230046001d0023001f0123001a00 -1f001d002300250023001b0022001a0023001f00230122002302200023001f0047001f00 -37001f00230047001f00b200d402c800be00a700f700a10082009b0084018700a4006f00 -c000c800d300a8006a00a600b300e000d600cf00d700ce00cf00a200d400ae00e100dc00 -2a0032000a00120017020f000a02130031000a000f00130017000c000f000a0024021701 -0a0031000a0024000a004300b1000701e900f501f400f500f100e3007000c400a700af00 -c800e500a9005f0069014d00380156004d0153004d00a800d800e300f300f501f101f000 -f400ee00be006f006e0066005e006a007700380050007b00a900a800d200e500dc00e100 -e200d900bd007000b800c100e600e901e600a700e100ce00c10040003000220025001b00 -22030a000c0030002202210022001f0125001c00220030000f0030000a00130022003700 -3a003b00d400e200a100dc006b00d600a7000700ad00f700b900b2006e005c00ab00e100 -c100a400a900a40089008501980092003600a100a900c700b200b800c000ce006c001f00 -1d0046001e00450023001e0046001f0023021d00200023031d0123014700200047001d00 -23001a0023001d0046001d0123012001510047003700a200b700b200b800a20039002703 -3d003c0087003d009f002e00b4008400b50095009b00b400e300db00c800de00a800c000 -98019c008f00b6009800b9009000b9008100920095008e00b4009800b60086009c008f00 -98019200b4008600b50083009c008200b500f800b6009c009b007b00c800bd00a700a400 -a900a400a901a400b0008900420087008e0089008c009200ce04c700d101ce01d100c101 -c700d100a9009400a100a700dc009b00b5008e009b0084009b00f8009500ae009e012e00 -870034004200240039005f00a2025f0023001e0039001d00200123001d021a0023001a00 -1d00230020001d001f001d0047001f0023001a00190023001f0019001d0023001f002000 -1a00230020001f0120011d002300a400e000d401d300c500bd00b800b400f8008200ae00 -9200ad00a4007000c800c5000900c4006a00a400b800d500c0010700cc00ba00a700dc00 -b400d500ce00350040023500420040015f002b00350040033c00340018002b0040002900 -400034003d002e00350140003b002b009300bf00f700cc00ec00f100f501f300f100e400 -a600c400a900be00d200ed00b200a700a600a4005e005c00490062005b005c0056006400 -7301d200f300f501f100f500f300f101de00bd00540053005a006800630054026a007b00 -a700a900c100cf00d400c500bb009400f700b100e000d001d600a600dd00ce00d2006b00 -5f0040003b054000350040003c0140005e023b005f0040014100400035012b0040009e00 -5f004100d400e200b000dc00b700d400b100da00c700cf00e100c700a6006600a800d200 -c8007c00b100a000ad008e009b008d009000f800ae00a300b300aa00b200b1016a001f00 -23001a0219001e001a001f0023021d0023001d0019001a0023001a001900230120002300 -1d001a0023001d0423001f0123001d0051002000370052009e025f003000270034002e00 -18002e00420087008c00b0008900b4008e00b9009c00b900b500e300dd00bc00e600a800 -bc009d00cb019800cd009a00cd009d00cd0098009d00cb009d00cd009d00cd009a00cd00 -9800b6009d01b6009d00ca009800cb009200cb00f700cb00b60098007b00bd00aa00a300 -7900a6007000a400a60066006c003d002e003d002e003d0082008e00cc00ce01d101d400 -ce00d103c700b800c700c800aa00ad00b400b100d500b500b4008400b40084008d008900 -84008a00880042003d003400180034003c0040009300c100b800c100b000390023003900 -1e0023001f004c0023001d00190023001b0023001a00190023001f01230022011f012300 -1d001f012300190023011f00230020001f0022001c00470023001f00a400d500d400cf00 -d100d900bd00da00b900b60089002f0095009e00a6007d00c600be00c800bc0069006500 -3e0093005f003600f700bc00c1005e00d100a100ce0112000a0031002400310017002400 -0f0031000f0124012200260031001200240017003200310024000f000a0130000f001b00 -30000c006b00b100cc01e900f100f502f300e400a600c800ae00bd00c900e000a000c000 -aa00b2005e0053005c007c004d00660073015b006300d200f501f300f501f400f100f300 -be007b0064005300680066007700730063006700a400a800c200e100e201e600d200bc00 -ae00c100c800ed00e701e5006f00c800c000c1005f003b00320039012602390032000a00 -3200240031002600390237003901260039003100260117002400260039002b00d400d500 -a100c7009f00c100b800b7003b009e00a2003e00660069006e00bc00a6007b00a900a600 -9300f800ac0082009b00b500b900c100d300c500ba000700ce00a400220025001f001a00 -200019001e001d00190020011f00200023001d001a0023001a0023031d00200023021d02 -23001a0119001a002300470051001e00370052009e005f023900180027002e003d018a00 -87008a00a30040009f008c00b900b400f700b900e100d600c000e500a600c1008f009700 -98008600b6008600cc008e00b50085009b008e009b00b9009b00cb009800cb0085009800 -97009c0197009c008f00b6008200b5009000b500b601a000c502a900c100ce00ba00c101 -b0003d002e0188002e0092008f00cc00ce00d400cf01d400cf00d100cf00d400ce00d100 -c100d400d100be00a900a400b100d600b4018d009b002f00950040008b00400042019e00 -3b0034003b003c005f009f00c100b200b700a20039002500220019001f01230325012100 -19002301190037001f0022011b0025001b001900250022002301190023001c0019001d00 -22001b00220019001f01b200e100e000e100d300c200bc00b2008c009b0096008c00b400 -4300a5006f00be00c800db00c4006d00a600b300d600d400c200d600ce00d4006c00ce00 -9400d300ce0032000e002600220024000e001b0022000f012400260024001b0124001b00 -22002400300032001b0022000f0124000f0026000a0013005f00b700f700cc00e200eb03 -ea00de00a600c400bd00a800c700d600a400a601b2003a004d003a0073004d005a005400 -5b00a900c600de00f501f300f501f400f100f300c8006a006d00640063006d007e004900 -5a007000b800a800ce000800d600dc00e000c800aa00a700c800c000eb00f100ec00ea00 -7700c200bf00ce009e003a01370122013a003b00220024003b00390137003a0237003901 -260039013a03390022004000ce00d400a100c8006b00d300a000cc009600cc00cf00b100 -7d006d00b200e500a9006d00a70079004300b5008e008c00cb009000b400b800be00b300 -d400d500e500a9002200190023011f00190004002000230020001d002300200123011a01 -23001a0023001d00460020001d001a0023001a001d0220012303470020003700b000cc00 -ba01a1003b00340031002e003d0088003d00870034005f0034008700800095008c00b401 -dd00db00c500e600aa00c700d500d001cc00cf00b700a2008a003b0027003c0142005f00 -b000b700cc00d5000700d500e700e900d500d7010700e200d600e900ce00e200d500e100 -a600c900d900c100a700ba02f700ba00b50095008400810084008e009b008600cc000700 -d401cf000700cf020700cf00ce00c100ce00d400bb00b100a000bd00e100b400b900b400 -b900820095008a008c008a003d01870027003b00270126004000a2009e0042003e002300 -040019001a0020001d001a0023001a021900230019001a001d00230019001d0025001c00 -1d001a0123001d001a02230020001a001d00460025001c001d00460023001d00b200e100 -e000d600e100dd00c900db00e000cc02b9000700be007000a700a901a8006600a600a000 -bf00ad004400ae009400ad004000c0009300ce00b1000a0231000e00240131000f001202 -13000f0124010f0031000a0124000a0010000a000c00310013000c00130035009400f700 -ba00ad00cf00ba00ce02b20065006e006f006900a400c100a900a6007b006c006a005a00 -3e0073005c004d015400a800bd00d300f500f300f503f100f300de00c600620053005400 -7d00630053004d01a400a800a700c100c800d101b100a8006f00be00bc00d601d700db00 -6800ce00b100b8005f0039001c0037001c001900370022001b00220024000f001b002500 -21001f0022001f0139001f001c00220031000a0037001c001f00250026003b00cc00ce00 -4400c1006b00b100a100c0009f00b700ce00a70068017b00be0079006700be00a500bf00 -9200b600b500b400bf00d100c500d900a900d100d400d1007b001c001a01230121001e00 -1a0019001a0223001a0023011a011d001a001d0023021d001a0023001f00230120011a00 -1d001a001d0020005100200037006c00a900a700b2009e00260027013400420034008700 -3d008700880087018d00b5009500b500f700be00a801d300a600a500cc000700b900cc00 -cf00b9000700b900cf00cb00cc03b9000700b600b900cd00cc010700d500cc000700b900 -cd00af00cc00af000700d100d3006e00bc00c100be00d200e102e200e000d4009f004001 -3b003d008800b500d500e201e500e203e000e201d300d600e501c800c100b100c800dd00 -b400b6008e009b008c00950040008b008a00ac008800840034002e0018002e003c008800 -9e00a2015f002300040026001a0023001f0023001a0023001a0019002300250121002300 -190025001a001b0022001900250019001d00190025001a0023001900230019001f002300 -190025001f001d0023001f00b300e001dd00c800c4007d00a70035002f00830092008000 -8100a6007b00a800a700c100a70073005e01a50093009400ce00c000c1006b00dc00b700 -d500dd002a000f001c000f012400260024010c00120024000e0024000f001b0024001b00 -0e001b000e0026001b0012000f000a000f0024000c0013008a00b1000701e100f300f502 -ed00e3007000c800ae00af00cc00e000b300c100a4014d00550049007d005b005c006800 -7e0073005b00c800f501f300f503f300d200a800620054017c0065006600550062006a00 -7b00bc00d300d600e100e500d300bc00a700be00d100e500e200e500e6007000d300f700 -b1005e00220037021c00220030001b000f00320030001b00220037012200370121004700 -220039000a003e00300037021c003b00d4019400dc009f00b100a200b70034009300ce00 -5e0063007800a800d200a900680070007b00f80086009b008e008c0040008900a900c500 -a600b300ce016a001c001d001a0004001d0019001a0119001a0125001a01190123001900 -23001f0023001a0020001d002301190023001a0123001a001d0023001a001d0151002300 -470052006c006e00a2005f003100170031003400430084008b008e00870095003d008d00 -8b00b7009500b401db00c800be00e100a700c000cd00b60095008d00ba00840007009500 -b9008d00b402b700ad00b000ad01b000ae00f800b400f7008d00f7008f00b6009600cb00 -af000700dc00e100a900c700c802d404ce009e00ad0040004200ac009500b500d700e201 -e300e200e100e200e501e200e100d301e100e200ce00b900b100c800e000b50180008e00 -2e008e002b0084003d008700340080003d002e0287008c00f700b7016c0022001d003900 -19001f0022001b00190221001b0025001b00190121001b0023001b000e00210119001f00 -190423001f002200230021001b003700190022002100b200e001dd00c800d800bd00c000 -82002e0080012e002f00a9007d00a900bd00d900c4007300a400be00e300d500f700d300 -ce00d300a000da00ae00d500d6002a0031002400310024030a0224000e00310022002400 -17000f0032001b001700260024000a02220030000a0031008a00a100cc01d500e101e200 -e100e200d600a500c6009600c000ce00e100be00c100a700a9004d003801660049016200 -65007b01d300f503f300f100f500f300c1006a007d00630068006a00a6005a0056007b00 -a6007b00c1000700d500d401ce00a5007000c900c800ed00f500f300ee00a000de00ce00 -c1005e00370022001c001b0022001b001c000e010a011b0022001c00370022011f012300 -220037000f0022012500220137002b00d500e200a100dc009f00d600a5000700b400d400 -cf00b300a600a900c600de00c4006800a6007d0089002f0080022c008c00b200d300c200 -d100d4017b001c001f0019001a0025001b0023011b002300190022002300190323001f00 -210019001a0023001a00230019001f0019001a002300190023011f00230047001f005100 -1f0037008a00ad00b7019e00180016002e00840185018d0087008e002e0095002e00ac00 -8d00ad00b400dd00d900bc00f200a800c100920084008001cc01d400ce00ba00b800ba00 -ce00d400ba00d100ba00ce01d100ba00d400cf00d100d500d4000700e200d500d7000700 -d700d500d600a800be01c800a400b200b800b200b700b800b700ac0088008a0018008800 -18008c00ba00d400d100d400ba00d102d401ce00c700c100d100d400b300a700a600b100 -d600b500b60084009b0084008d0041009500b4008800420080003d001800170018002700 -3500a2009f009300420026001900260019001f0221002300190321001900230025011a00 -21000e001900210019001a001f00190023011f00230019011d0021001b001f0023011b00 -b200e000d600e000d200c501b8004300180028002e003c00ae00be007700a6007b00a900 -a60066007b007000dc006b005f00b100b2009e006a00d9009f00ce00c100100031002400 -3100240026000e0024000a010e002400130024001b00240012000e000a00240017002400 -1c000a000f0030001b0022001b0024004000b100cc00f700b700ce00cf00d400cf00d400 -d100a700bd009400a500f700d400aa00700067005e00550054003f00680063004d015300 -a800aa00d300f300f501f100f502f100d3007b0064005600530068006d00380049006600 -a900a500f700d600e100d601c900a500a700c401e500ed00ea00e3007b00c800c000c100 -69003a003700390051003700390231003e0032002600250039004f00390049001f003900 -51003a023700520026003900220026002b00cc00cf009f00d100a200d300f700cf00b800 -c700da00a900a8007e00aa00ce00a7006a007c0077006b0033002900180015003400a100 -b300c000b100d100d400d6007b001c00190021001b0025001b0019001b00190021011b00 -250022002100250019001b001f001b0022002500190022001b0019042500190125011900 -21004f001f0037006b00ac0188009e0027002e0034002e0018002e0084018b0092008000 -95002f00b4009800f700b500e300db00c200e600a700c2000800cc000700ba00d500ce00 -c100a9006c0040003c009301ae00ad00b9010700b900cd00d000d700d500cd00d700cd00 -d000b900d700cb00d000d500e100bd00a800a900aa006a00a900b202b800930080008700 -84002e008c0087008c00cc00d402d105c100c800b100d400c700a900a600a800be00e300 -9200b50080009b002e008e0042009b018d008c0084003d00160034002e0018008900b701 -ad01390025002600190022001c0025011a00230019001b0019021a0025001b0019001b00 -0f001b0019011f011c001b00220025012100190025001b02250019001b00b200d600d401 -c800f700d300c1002b0080002d00800029004300a90077007000be00c800c30073006600 -5a00a7019f00d400c100be005e00d300a000ce010a000e0131000f0024010f0024000c01 -0e0424000e041b000f0012000f001b000f001b0013004200a500c100a700c800e100e502 -eb00e100bc00c800a000a900ce00e100c400be00aa00be005b013a006a005a005c005b00 -660063005300c800f400f502f100f500f301d600be00620056005b006d006a0066006800 -7300a4007000b100b200b700c100ba00be00a8006e007d00a600cf00d600d400d6007b00 -ce00cc00ce004000220025001b0122001900250022000f010a001b0019011f0019002302 -1a0022001c0122000e0024001b0022001b002900ba00d1006b00da006e00c100b2000700 -35009e0061003a005b007700a800d200a9007b00a4007b00440029002c00800083002c00 -f800be00d200c400a900c700c1006a001b001900210019001a00190122001b001c002100 -1b0019002500240019001b011a001c001b001f0019001f00250119021a0223001f001900 -1a014f002300370040008a00a2005f01260017011800270018008700800095009b008d00 -8e0084008e008600b4009b00e000db00be00e600a800ce00e700f104f30207008e009200 -85009c0083009c0083009c008300980086009b01850098000100980080009b0085009b00 -cd000700a801c500d900c400c800da01dd00d400d1008a009e003b00ac00b000ad00b900 -0700e200e100e200e101e501e000e500e000dc00dd00e200e300c800bc00bd00c100e500 -9501800084002e008e00350083008d0084008700800034001600180034003100f800b700 -b900f700b00031001b0037001c0122001b0022001b00190022001b0322021c0024000f00 -1b0022001b001c001b00240122001b001c0022001b0022002400220025001b0022001b00 -a200d302bc00ce01b80081008300860181008200b100a600b100ce00e100c9006900b200 -bc00e500e000d300d600d200da00a400d400ae00d600d4000a001b010e0022001b012200 -0e0224001b0019021b0119001b000e0021001b000f000e0024001b000e0019000f004300 -b1000700b800d100e902ec00eb00e500c900c400bd00c300c800d600bd00c800aa00be00 -4d0038004d0066004d005a017b0066005c00c100f500f300f100f301f400f100f300c200 -5e00640166006800a8005b0056007d00a900a700ce00e100d500d000d700d300b100af00 -bd00be00e200e700e900e6006f00d200c000c1005f001c0037001c0022001b011c002500 -1b0031000e001b0125011b0047001a0039001f0022061b012900cc00d500a100d3006e00 -dd00a7000700f700ce01b20070007d00db00e300db007000a9007000a100820081008d00 -85008300f800b800d200c400c500ce017b0022001b0022001b001f001b001c001b002201 -1c00220019001b0121001b001f0021001b0122011b022200210122001b0022001b012500 -1b0022003900220030009300b401ae00a10042002e0034002e002b003d018b0195002c00 -8d002f008b008e00ac009500dd00db00c100ea00a800c200e700f401f501eb00f100eb00 -f100d00098018600b6008600b6008500ca00850099009b01b50086009d0085009d008f00 -9c009b01980085006a007300be00c100aa00c700c100b800d100c700b700820087008400 -8b0084019b00cc00d101ce00d400d100d400d100cf00d100da00ce01d100d300be00bb00 -a600a700ce009600b900860095008c009500a100f800b700f8018b008a002f005f004200 -9e008a00ad01a2009f00400052013b0052023b0052013b0152003b0052003b0052003b00 -52003b0041003e0052033b0052085f005e015200a200d100d300ce00a700b200c000b100 -81008f0081008f0081008900a5006d00a800a900d200c4006c00a6006e00ce00a2009f00 -b700b200b0006b00cf00ae00d400ce000a001b001c000f0024001b010f0024000f000e00 -24001b0122001b0124000e001b0024010f010c000f000e001b000e00240035009600cc00 -b1010700d500d400d5000700d100bd0177007b00a600c1007001a600a800530038003f00 -63005b004d0054004d00aa00c400de00f501f101f300f501f300c8006a00640155006800 -67004d016600c100bd00d100e500e201e900d600bc00a600be00c700e600e900eb00e600 -7b00c800c100b8005e0022001f0022001900230021001f003700220024000f001b002200 -1f0047001f0047011f011c00240022002500220119001f001b003100b800d1009f00b800 -6b00b800a100b200b000b800d400a3007b006800aa00c700a9006d00a8007b0092008600 -9b008d0086008f009600a600a900a4007b00a300a70066003a00390052003b0039015200 -3b003e003b003e00520140015e0052065e005f005e0052023b005f015e015f029e006100 -6c00b700f701ba00b7009f00ac00930092009400ad008c0095009300ae009f00ac00f800 -ae00b400f700ae00c100c400be00ea007d00b100d501d700e201e001d501cc009d019c00 -cb009d00cd009a00cb009900ca009d00b6019d00cb009800cb009c00cb009c009d00b500 -98005b006800be00c100a400b800b100b801be00b7008c003d0016002e028d000700cf00 -d400d500d400cf00d403d300ce01d401b800bc00a700aa00c000b900cd00b500b900f701 -b100b700ad01b700ad00b000ac00a2029f00a2009e00a202a3009e00a3006c00a2005f00 -6c00a2006c01a2006c019e015f00a20061005f0161005f00a2006100a30042009e015f00 -6100520161005f01520061005f01b800d400dc00d400c100ce00c800d100b10093004401 -ad00ae00a9007700a800be00c800c30066015e00a7006b008900cf00ce00d1006b00d400 -ae00e000d3000a001b000f0124010f020a01300024001b0124010e0021001b000f001b01 -2400130024000e000f0022000f005f00c0000700b100a900e100e200e900e201d700c000 -bb01a900d900e300c100be00a8015b0053003e0078005b0053005b005c0068006300c200 -f401f501f100f300f501e300bd00620056006400770068005b005a0056006a01b1000700 -ba00d301c00070007d00bd01e100d700e1017b00d300ce00b1003e0022001f0019001f00 -1b0022001c012400300024013700250023001f004c0047001f002000370030000f003900 -0f00300022001c0022003100d300e000a100d6006b00b801ba0042009300ad003a005b00 -6800a600d100be006800a601b5009b0090008c002e009200b500be00c800bd00be00c100 -d2007b005e00610052005e0052035e026100520061005e003a0052005101520751005200 -5100520051055200510052009f00ad009300b0006b0042003d0182008b00840082008d01 -95002f008c008200ad008e00b5009500dc00d900be00e400a600bf00d700e900ec00e900 -eb03d700980097008f0192008600b40086009d0085009a0097009800920086009d008500 -9c0090009c0092009800b6009b007d01bc00c1007900b200a500b800a700b800ad008700 -2e013d0034002e008d000700d600d400d600d400d501d400d501dc00d300c100d400d500 -c100b100a500aa00d600b500b6008c00b50080008d00890095018b008a002e0034001801 -270140009e005f0140002600190039001a0023011a0123001d001f0019001a0023001900 -1a00190023011900370022001c0019001a0023001b001f0025001a001f0021001d002300 -1b00190023022500b200e000d500e100d300c700ce00c100440036008d00800083008f00 -a60068007d00a600c600a8006b00a400be00d500d400cc00d500ce00d4006e00ce009400 -0700ce0028000f010e0024020f000e000f0012000c000f0024000f0112000c0012000c00 -0a0112000c0031000e010a000f0012004200af00f700af00a600e000d702e700d600c200 -c400bd00be00c500d600bc00c700bc00c1005e003700490068003f0065005a0068006300 -5500c800f300f501f100f500f300f100f500ce006a006400560063006a007d0066006300 -6800a900bd00d300eb00e501e600d300bd00a800be00c500e500e900e200e6007000e100 -ce00c2006c00370119001f001b002201300024000a010f002200230019001b001f001a00 -4f0019001c0030000f0022003000220025001c0022002900d400e000a100dd009f00dc00 -9f000800cc00d4000800c700a8007500c400d300a9006a00a900b000f7008c0093009500 -91008900ad00a400bd00a800c500d100d3007b002200190023001f0019011a0025001b00 -1f001a001900230019001b0122001f001a001b0025001a0023001f0019021a0019001a01 -230147001f001a013700230037009f00a101b2006c003b00160018002e02800087008400 -ad00820095008400b5008e00b900b400e000db00c500e600a600f700e700eb00f500ed01 -eb00f100e900d70098009d019800ca009a00d0009900cb009900cb00b600cb019d00cd00 -9700cb009200cb00b6009d00b5009b006f00c400c101b300ba00b800b700b200c1009500 -8e00800082003400870081008e00b900cf02d103d401d100c800c100d401bd00b100a600 -a900dc009b0184009b0080009b008d0086008e018b0084003d001600340127009e00b800 -b700f700b00039002300370023001a0023011a0023001a001b0022001f0021001f001a00 -23001b0023001b012500190025001a0019001c002200190023001f0123011b0021001a00 -23011b00b000d401cf00db00c500c000b10090008f008d00820083008c00bd007e00a701 -be00a600730063004100f7004201b000a10094003f00b1005f00b70112000f000e000c00 -0e0024000e010a000c0112000c000a000e0131000c000e000c000a0024000f000c000e00 -13000e034000a000b100a5007b00d100cf010700cf00ce00bb00a8006e01a900ce00c200 -a500af00bc0033003a0049004d005a014d005600a800a900d300f300f500f101f503c200 -6a0076006400530066007b004d017300b300bb00d300e600e000e200e500d300be00a600 -be00c500ea00ec00f400ed007000b1006e00a0003e00370122033700390032000d003200 -0f0222002400390037013900370032000a0030003702390024002900f800ae003600b700 -44009f00430094004000a200cc006b006d006300a600c700c1006900aa00a00096008c00 -8200840096009500b400a000aa00a800b300b80166001c0025001a001f001a0019002300 -1f00190023021a002300190023001f0023011f00190023001a001d0019001a0023011d00 -23011f001a002300190023001d004f004600370052005f033b0018022e018b0084008b00 -950084008d0084008e008600b4009b00e100de00c100e800b100c000e900f500f302f500 -f101d7009c0099009d0098009c009800b60098009b0098009d009b009c00b4009c00b500 -98009c0090009c02ba00f700bd00db00d200c800d100d500d100cf00d101cc00ad004200 -18003c003100ac00b500d500e500e800e200e500e201e100e201e000dd00dc00e200e000 -c800c000be00c100ea009b008e008300840080008e008c00850095008300840080002e01 -270034003c00ac00c700c100b700b00039001a0025011f0023011a00230119001f001902 -1a001f0019001a0021000e002500210019001a0119001d001f0019001a0023001a002300 -19001c001f0023011900b000d400cf00ce00d300b800b100a500890092009b0090008f00 -9200a7006a00a800a700c700aa007f0077006c00a2009e009500ce00cc00d6005f00dc00 -a100e00007000a000f000c020e0024010a0112000c0012000c000f010a000c0024001200 -0e010c0012000c0117000e000d000c004200f700d400c2007b00e000e200e100e200e000 -dd00bd00a700ae00b100d100e100e000a500a6016d006a004d0063005a005c0056005700 -7c005e00d100f300f101f500f300f500f101d300b300560053016f00630066004d005400 -a6007d00c200d500d300d600d4000700b100a500aa00c300d400d700dc00e0006f00c000 -b1015f001c011f0022001b001c002200240010003200300022001b002200390022003700 -220137001c00370024003900300024001b00370022003b00cc00d400a100cf009300ce00 -b100b90088009f00b7005f006d006500a900c800be006a007b00700090008f0083009800 -8f002c008d00a702b300b200b8006a001f001a0120002300190023001a0019001d001a00 -2302370023001f00230020001c00190023011d0023021a00200023002002470023001d00 -1a004f0023003700a200b700b000b200a2005f002e0034002f0034008400820084008800 -8c0084009500840095008d0093009b00d500d300c100ea00bb00c200e200f100f505eb00 -d700d001cc01ad00c100ae00ad008c00910042009e008a009300ad00f800ad01cd00cc00 -d000e000e300bd00de00dc00c800b300ce00ba03ae008c009b008e009b00b400b5008e00 -b500d100ba00d400ce000700ce00d100ba01ce01ba01d100b300b400ae00a700d2009600 -b9008e0092008200b900f80084008a0088003d002e003c00180031003b0039004200a201 -9e005f0026001a0023001a0023011d001a001d011a00230025001f0120001a001f001a00 -21001c00190023001a0020001a001f02200023011d002300250023001f00470020001f00 -6b00ce01c100c800d301d400b00082008c002e0084008800a6007b00a600a100be007f00 -7b00aa00c100d600cf00cc00d600cc00ce00a200cf009300d400070012000f000e010f00 -1b0019001b000e000c000e031b000e0124000f0224000e000a0012000f000e000f001b00 -0e004000a100ba00c1006f00f200f100ee00f101e600c801ae00b100d200e501bc00a700 -be004d0273003f0066006200780073005500c700f300f501f300f501f100f300d2007b00 -5c0056004d00680165017b00a600aa00ce00e201e100d501c100a600bb00be00d500e200 -e0017000d600ce00c1006b003701470037011b003700220030000f0030001b0022014700 -220023001b001f004700220037001b00260022011b00250037003100d400d500af00dd00 -6b00e000a000d500cc00cf00e000d100bb006a00a6017d00640068006a00440090002d00 -9c002d002f009200b800d200a800a700b8016a001f002301200023001900200023001d00 -20001d00230120011f0023031a0023011a0023021a011d01200023001f00470023001a00 -5a00230039009e009f01a2005f00260018002400340027003d0040003d00870042002e00 -b400840095009200ba009200e000dc00c100e600bb00ce00e900f500ec00f400f300f500 -f300eb00f100f600ea00e000d5000701d4009b008e0080008401870235013d008a008200 -88008e000700d300bd00e300dd00d900be00e100e300e001dd00c200d100e202e100d400 -e200e100e803eb00e800ea00e500ea00e600e000d600ea00e500c700ba00be00c800be00 -f800b50084009b008d009b00940095008a00b00087008b003c0034003b00340052005f00 -b800b0016c0023001d0025001a0123002000470023011f002201470037001d0023002200 -20001b0022002300190023004700190037001f042302250022004c0047001c00a200ce00 -ba00ce00c800c200c800ce00b500b90036002e008e008d00a7007700a800a600bd007b00 -6a006c01ce006b004100a500a0006b01cf00f800cf00ce0012000e0017000a0024023100 -0a0011000c000a000f0012000f001b010f02300024000e000f010a000e000a000f000c00 -3500b100d100ce007d00e100d703d600be00c600a901c800d601bc00b100c1003e004900 -4d005a003e004d0056017d007700c800f300f100f503f100f300cc006500760072005c00 -6600a8005a004f006a00a901ce00e500e000e300e500e200c100a700be01f200f300ee00 -ed007000ce00bf00b0004000370047001f002200230137002300300024000a0022001b01 -47004f0047001f00470023001b0037002200390030012200250022003b00ba000700a100 -ce006b00a500a700b0005f00b200cf00a0007d0073007b00a800bd007300b300a200f800 -89002f00290095009200b500b800ce00a000a400b800c1006a001f0023001a0023012100 -230020001f0023041f0023021a0023001a0023001a0023021a0223001d0023001a004700 -1f00470023003900230051005f019e00a2005f00320031003b003c003d003c0088008a00 -9e00ac002f00b9009000f7009200f700ae00e100dd00c200e600bd00c500d600e300e500 -e601ea00e601ed01ea00e202d700e100d500cc00b700ad00a2005e0052005f00a400b001 -a2009f00a300ba00c100d300be00de00c800dd00d200a6005e0152015e006100a3026101 -6c01a300a201a300a201a3036c00c100c701aa00a900c500c600de009500b50080009b00 -82009500410089008a00ad00880087003d002e003d015f006b00ce00c000b800b2005100 -23004f001a002300040020001d0023011f00220023001f0123001a0123001b0022001900 -23001f0023011b0023001a00190023001a012300190137001f0047001f00a200ce02be00 -c800ce00cc009b012f0180008e00bc00a800bd00a700c600a8006a00a3006a00c000b100 -ae00d400d100ce006e00d500b000d600d30031000e000f021b0024000f0012000c010f00 -22000e00240022001b000e0022000e001c0024000e000f000c010e011b000f005f00a700 -dc00d400a600d500d700d500d700d600d200aa00bd00a600a700be00da00c8007000a400 -a60079003e003f00670062004d0053005600a801d600f300f501f300f500f100f500f300 -d600a6005c00560055007b0063004d0055004d00c500bd00c000d400d302ce00a5007000 -a500b100d400d600d3017b00dc00ce00c1006b001c0037001c0022003701220130013200 -24001c00220047001f0047001f0037001f0037003000310039000a003100370039001b00 -2b00d400e000a100dc004300ba00b200cc002b00a200a3003e00730064006a006e00bd00 -6d00c700a60090002c0016002d00830085009200a700d200bd00c100d100d3007b001f01 -23001d001a0120011a001d0120001d021a011d00230420001d0123001d0020011a002000 -1a004700230020014c0020003700a100ba00f700cf00b0003b0034003c003d013b003d00 -9e0087009e003500ad008100b4009500ad00b400e100db00bc00dd007b00500055005c00 -5000730179007c00a900c7000900da00d600cc00d600d200c801de00d300d600e100d100 -c800d900be00b100b300a400a900a800be00b100c200b300df00a700d300de00a4005a00 -510039004f00470037004f001f005c0049005a007900a301b200a300a400b200a300a402 -a900a700a400b200a3007b006e00be00c900e600cc00cd009200b60082009b009f008c00 -ac0188002e0034013d003b00390042006c009f009e00520039001a0023011d0120002301 -1d001f00220023001f001d01230147002500220023011a00470023002200250023011a00 -47002304470020001f00a400dc00d500e100d900c900c700f70080012c00830080008400 -a6007900aa00be00c600a6006900b300c800e100d400d100e000ce01a400d1009f00d400 -c00012000f000a000f00300024000f000e000a000c000a0022000e031b000a000e001b00 -0e0024001b000e000c010a000f001b000e005f00b100cf00cc007000f500f101f500f300 -e400c601a600b100d200eb00ed00c100a9015a00550049007b005b005c00730077005c00 -5300c800f100f502f300f500f100f500db00aa005600550053007d0070005b0053005500 -6a007000a700d500d400d501cf00b100a500bb00be00e000d700e500e3007b00c800b100 -c1006b00370222011f00370122000f0037001b002200370047001f002301470122003000 -3900370030012200210022003100c100dc00a100d3009400d400a400d500cc00cf00e000 -c800a8007b006e01c6006800a900a600930081008000810083019200b300c600a600be00 -c100c7006a001b001f00190023001a001c00230020001f002302470020001d001a002300 -1a001d001f0023021d0023011a0023011a0023001a0023001f00230020015c0020003700 -8a00ae00a100b100a20027013100180034003c0087003d009e00a2003500ad008200b400 -9b00ad00b500e100db00a8005e0047004a00590050004c005c004e00550057005c005a00 -66007900a700b100c100d800c501d200c800d100da010900c800c900c801be00c500c600 -c500c701b100c500a800bd00d9007b00aa00c1017c00aa00a900b300b200a600a900b300 -a400a900b801c102b800c700c100ce00c700ce00c100ce00c700a9006d00a901e100b600 -9c008e00b6008d00950093008d00ad0087008c008b009f00340088003b014200a200b001 -5f00390023021f00200023001d001a0023001a00220019001f0023001d0019011a001f00 -1b001900230019001f011c001f00190123001d00230020001a001f021a002500b000e000 -d500dd00db00d200c100b8002f002d002c00840080008c00b1007000bd02770068006c00 -5e00ce006b004000b101a0006900c7006b00ce00b1000a000e020f002200240022001300 -0e000f011b000e000f001b000f000a000e0224000f0013000e000c0024000e025f00b100 -f7016e00e700d700e702e100be00c200a100b100c000d700e000be00aa00c5003a004c00 -490073005300500056005c0077006300d200f300f501f000f100f300f500f300c8006600 -730064005c0066007d004d005a005c007b00bb00d200e000e200e000e200d500c100a100 -c800d200ed00f400f500f3007000bc00b700b800400037001f0125001f01230021001b00 -24001c001b0021002500230147001f0047001f001b00390022011c000a00370022013100 -b2014100b8006b00a7006900c10042006b00b800a3006800640065006600a6007300aa00 -700082008100800082008e008d0095007b00aa007b00a700b200c7007b001f0023001a00 -1d0023001b001d0023001f001a0023001f001a00200023001f0019001a0023001f011a00 -23021f0023021a0023011d001f00230020001d005100460037005f009f00a100a2006c00 -370017003d002e008b003d009e0087008a00b0002f00ad009000ba00b400f700b400de00 -d900a7006b0050015d005e005a00660074007e007b00a600b300a900a6006d007b007900 -7a017b00a4006a00a40079007c016a007b0079016c006e007e0073007b005b007b01a800 -c400d9007b00c800e100e000c600d601dd00d300c800dd01d100c700dd00e200e501e202 -e503e200e900e000c8007000bd00c100e500b40095008400950087008b003c008d005f00 -3d0034008b00400034003d003b0052009300ce01c100b20039001a001f0023001f002301 -1a02190022001900210019001a00230019001a00220119001f031c001f0122001f041b00 -1c0023011900a400e001dd00d201c700c100b1008a008c00920082009100a7006d006e00 -a400a80077007300790069009f00a7008a00ce01dd006b00cf00b000d600d4000d000c02 -17000c000f000a000c030f000a000f000a000c0430000f000e0012000c000a000c010b00 -4300bc00bf00c1006900d400d600d501d0000700a700af00a0006e007000b100a0007000 -6e00700054004d003e0063005400530049005300bd00d800dd00f500f102f500f100f501 -d300700064005600500065006400550049005b00c800bd00d200d600d400da00d400c100 -a600a000a700c100e001d500d6007b00c200c000c1006b002200370022001c0025003700 -390024000f0132001b02470037011f003700220130001b00220030000a0024011c002b00 -0700d500ae00d4006b00cf00c100cc0087005f013b006600760178007b00660079006a00 -920095008d008400b4009100f700b300c5007000c700dd017b001b001f001a001d002300 -2200470020001f0023011a002302190123011d0023001a0147001d0023001d001a001d00 -23001d0023011f00230020001d005000200037005f009f00ad00a2013b0017003c002e00 -3d01340087003d009e003c008a008200b0008c0093009500da00bc007b00680077007b01 -be00a900a600aa00c600a600b100ce00c501be00a8007b00a8007b01a4007b00a401a800 -aa00a400a8027b037e00a400a700a4007f00c300c900a100c700e100eb00cf00e501e201 -cf00e200e600d600db00ea00f401f502f400f505f300e000a600be00c800e500b500b400 -8e00b50095008c009f0084008801420087003c002e003d002700310042009300a1009f00 -5f00250021003b0023024700190039001d001f00370025002100220047001f0039001a00 -37001c001f01250023003900250039013702230139001b005100390023002500a400d100 -d400d100c200c700b100a1009300890092009b008e009500a6007000a700b100c1007000 -7300b800cc00d500dc00ce00e000cc00d300a100d600b700d601350140002b003c004000 -3b002b002a002b002800350041002a00400034004000350034002b003400430042003500 -42003c009e0042002b0041009f00bf00cf00b1006900ed00eb03e300be01a800bd00d900 -e500e100c000bc00aa005c0050004d007d00630066005c00730066005b00c800f500f100 -f300f501f000f500f300e100c900730056005c007d0063005a005b0066006a007b006e00 -b100b000a901a6006f007d00c600b100cf000701d500a000e000ce00c1005f0032003703 -31002400310030002a0032003000240032001f0039003a0039003a00390031010a003900 -3301310032003a002b000700e700ae00dc009f00e100a500d500cc000700e100c800bd00 -760074007700ce006b00be00a400960086008e00840082002900f800a400c700a600be00 -c800d3007b00220025012300250022004700230022002500230025003700230025032300 -1f00250023023900370023001f0123022500370123001f005100470049006c00a400a202 -310027023b003d00420087003d0088003d008d009500b9009200b400b500b100c0007b00 -72007900c400be00dc00ce00c800ce00d200c600c800dd00c8000900c500ab007c00a400 -a200a400c500b300c700da03d100da00d900c800d100d301c700da00a700bb007f00d200 -de00a100c800e500eb00cd00e200e100eb00e200cf00e200f300d600d300ea00f101f500 -f100f501f102f503d600a500be00c900e100b5018e009800820095008a008e0184018000 -42002e0187008a008800b700b0019f002500230026001f01230039002200230039001f00 -22003900210022004f00220025011b0037001f0025012300250022002100370125001f00 -23012500220037001f0023002200a200dd00e000d600cf00c800d300f700430035002c00 -8e0084008c00a5007000a700aa00c8006b007600a6009f00cc009f008c00cc00c000b100 -a500d500ae00d500cf0029002b003b00170018003c003b0129002b00170018003c003100 -2700170018003100290017002b00310018001700180029003b00180031003b005f00b700 -d400c1006900ed00f401ed01e600c600c400a600a900c800dc01b100aa00a9003e004900 -4f007e0054005e0066007c0073005400c200f504f302c8006700640056005c0079007000 -5c0054007300a701ce00d600e200e100e200d300be00bc00c200d200e200eb00ec00eb00 -a000d600ce019f005f005e005f0052005f003c005f024000410040003c005f0052006100 -6b0052005f0040005f006b00410040005f0040003c0052005e004000d400e000a100e100 -b100ce00c100d400b700f700e100b1007d0073006c007000c9006d00a700a400f8008300 -84002d00360035008c00a700ba00a800bd00d100e10069001c0025001b001a0023001900 -1d001a0019011a0019011a00190223001a00190023001a0023001a00190023001a001900 -230019001a0019011b0037001f0151002300370040009e015f0042002900180134013d00 -88008c008b00950087008d008200b9009c00f7009b00d500db00a70076007700d600e701 -d701d500cf00b100a2006c005f003b003a00370226003700220039003b0052005f006c00 -9f00b200cc00cf00d501d702e200aa00bd00c400e400dd00a500c700e500eb00cd00e200 -e500e900e500d200e200ed00dc00d300ea00f401f100f505f101f500f300de00a800be00 -c700e8009c009b0080009b0080008e008c008e0084008d008b0084003c002e0034002e00 -34008800ae00ad00b7006b0021001a0026001a0025001903230021001c001b0119002300 -1b0019011b000f001b0021001b0019001c00370022001b0122002500230019001b002500 -37001f011c006e00dd00e000e100c800d301cf00f8009f0035008c008d00b500c000a700 -a900aa00a6006e0076007b006c00b100a000f800d100ce00d300a000d4009f000700c000 -0a00240022000f00130024001b001c000f000a0124000e001b020f001b000f0024001b00 -0f0024000f000c0024020e000f005f00bc00f700a7006900d504dc00be00a9007b01a900 -b800c7007b00780079005b005501560064005602c300bd00dd00f502f100f500f100f500 -f300c8006d00680062005c0063007b00550053006500b101c700d600dc00d600dd00d600 -bb00a500c700c800e500e900e500e3007000d300ce00c100a200390037011f0125003701 -30021c002200250037001f0123011f002200300137000a011c001b0037002900d401a100 -d6009f00d400b800cf004300ad00ce006c006d0066016e00c8006d00a400a600ae008400 -8c00410094004400b400c100d100bc00c100d30144001c001b0022001d0023001b001d00 -23001b00230121001a001d0023001d001a0023011a0023011a001f0023001d011f001d00 -1a001d0023001d001f00370020001f004f00230038009e00b702ad003d002e0018008700 -42008b0195008b009500800095008000ad00950093009500e000d300a50073007c00cf00 -9d029800b5009800b5009200b50092009b00b4009200b4009c00b9009000b5009200b400 -9b01b5009800b50098009c029d01b601a5017d00d200ce007b00c800e200e700cd00d500 -d700e700d700cf00d700e700d4000700d700e700ec00f600eb04f100eb00f600eb00ee00 -d400a900bd00c700e500b500b60084009b00840095008a009200950087008c002e003400 -18023b003d009f008a00ac005f0047001a0037001a001d00230219001a001f0022001c00 -21001900470019001c001f0019001b011a001f00230019001b001a0019001f021a001f00 -21001f0023011f015e00c800d300ce00c200c000a900a4002b002f002b00820084009500 -a7007d00a800a900a70068007700aa00c100d500d400c100d600b800c100a900d400a100 -c100b1002b003b0031003e0040003b003a013b00400134003c003b0231003e0040002b00 -320040003b0031003b0040003b0040029300b10170006b00eb00f400f500f100f500e600 -c30073005b00600066005e0060005900570155004e0057005600590157017b006a00d300 -f501f100f500f400f100f500f300d300bd0064005600620068005c005d00560064007c00 -7000a600c700c500be00a90179006e007b00aa00d300d500e000dc007700c100b100c100 -6e0039003a0039003a00390037003a0132003b003200310039023a013700390051003a01 -3b0039003b01510039014000b800d4009f00e100a100d600a700d600c100d400e500d200 -bd0073006600a000bd006600b3007b00ae0084008d003500890035008c009f00c000b700 -c000dc00d9006a001f0022001a0023001f001b001d00230022001f001a00190023012500 -210019001a0023001b001a001f0023001f012301210023001a001d0023001d001f002200 -20001f003a00230049009f00b000ad00b700a2003d002e00270087003d0084008b008400 -8b00950081008e002e0095008400b4009500e000db00a50073007b00ce0098009a019700 -9a009700ca009900ca009a0099009d009800ca009900cb009700990097009a0099009700 -980097009d0097009d0097009d009a009800b50086007000a400a800d200c0006a00a400 -b400cc00ae01cc00ce00b101b4009c00960092009d009b00b5000800d500d400d600d400 -0700d500d4000700d500d400b1006a007d00be00e100b5009b0084009b008b008d004300 -9b00950083008d00800034003d0027003b0034004200b001ad005f003700230039001f00 -190023001a00190021001a00210022012500210047001f002200190022011f0023001a00 -1f00190022001f011c0123001f0121001c001f036900d300dd00d300c800d900c800c100 -36002f002e0034002d008200a700a601aa007f007b006d00a8006900ba00a0004300c000 -a700b1006b00d300b100d300ce002a00390031000a003101320022003100180031002700 -3100240027002600240217000a003100240012001700240217018a00b100cf00be006d00 -f300f400f501f400ea00bd0055005c00500137004900550056004b005800550059005701 -4b005700550064005600c800f503f100f501f300c2007b00770056007100560064005700 -59014d006400560050004f005000470050005d0056006400a600ed01f300e6007d00a700 -b000c700a2005f016c005202400141009e002b003c00400052033b005200610052004000 -520140005200610152004200b800ce00a500de00b200b700a700ce005e00b2000700a200 -7b00730064006e00c6006a00a40136002f00280035002f019000b200d200be00c200d100 -090063002501190023001b000e00230019001b00230025001b001a001f00220037002500 -1c001f00250019001a00230119001a0119001a003700210023001f001b00220047001f00 -52002300390042009f009e015f002900150017002e028d0184008c0082009b008200b400 -9200f700b400e500d900a8006a007b00d70098009a019900ca009900ca009900ca009a03 -cb009a00cd0099009d0097009a04ca009900ca009900ca009a009d00b600980070007b00 -7000c700b100730070009e005f003e00510052013a0052019f0040009f00b70093008a00 -b200a300b200b000a200b200b000a200a301a4006a016300c100e100f7008e0080008e00 -87008e008800840092008d00870080003c002e00170034003d009300b800ba01b0003b00 -1a0025001b0021003900220225011b00190021002500230025001c001f00250024002200 -250022001f0022001c00220021001f00220021001f0023001b001f0137001f001c006500 -e100d600d300c101c700c000810084008e00800084008c00b1006e00a500a4007d007301 -7b007000d300c000b7000700cf00d1009f00d400ae00e100d4000a010f01240022000f00 -0c000a000c000a0013000f000c000e03130017000e000f000c0212000e010f000e005f00 -b700d400be00a000e500f400f500f301e600c40073016900a400a600a400660063006600 -640066006a0064005c00640056017b00aa00de00f500f100f301f100f302c80070007300 -6400710062005c005700590056004d00650055004f024c004d005700640056007d00ed00 -f400f300e6006f00d300c200c1006b0039001c001b00370430000a003000220239003705 -3e0022003700300022034000dc00e000a100dc00a200d400b800cc0043009f00ad005f00 -6a00660073006600a60064007c006d0091008200350182008f00b400c1000900bd00c701 -be00650022001f002300200023001b0023001f001b001a002300370047011f0020001f01 -20001a001900200023001f0023011d0023001f01230225001f0023001f004f0020005100 -b000b701f7009f003b00340027003d003500840088008b0087009e00820095004300ad00 -90009f009500e100d9007f006a006e00cf00ca00cb00ca009a00cb009a00cd00ca00d000 -9d00ca00cb009d00d0009d00d0009d00cb009d00cb009d029a00ca009a00ca009d00cb00 -9d00cb009d008e009400a0007b00a900a00078007c00a200950035005f0187009f006600 -6c00880195008a003500ad00b800c700c101b802b300c102a2006c006800bd00dd00b400 -b50084009b002f009b0091008d0093002e0042003d003102340031008800ac00ad019f00 -26001a0039001f0247001f02190037001f021a0023001f002300210022001b001f033700 -22001f00190023001f0023011f0022001b002500230037005e00ce00c701c500c801c100 -82008400830081009500f800b100a500b100be00a80077007300a600b800d700dc00ce00 -d500ce01a400cf00b700d700cf002b003105320331003b000a00390031003b0032003900 -1700270031003b003100320131003b00320031005f00c000ce00c7006900e500eb01f100 -eb00e500c400c100a600bb00d200e600e100b1007000b00069016b006f006a005b005401 -a800a700d600f500f100f502f300f100f500e100be007700640056007700720076006400 -75005b006c005e00a200b200b001a4007b0077007d00bb00eb00ec00ed00e6007000d600 -ce00c1006b00300037001b0022002300370022003700300032000a002400220137013900 -22003700390049003a02310022003700220039003b00d400e200b000dc00a300d600b100 -e000cf00d300e500c700a9006a0074006e00c8007700d800a600b400920082012d009000 -b400be00db00bd00a900b300aa0062001c0022001f0137001c001f0037001c011f002501 -1f0037001f002200370019001b0021001f021b00210023001f021c002500190022012500 -1b0051001a0037008a009600f800ad00ac003b00340018003d00290087002e008b008200 -930080009500350089008400b7009500e100db007f0073007b00c1008600850098008300 -980085009b0086009800800086008e0083009c0085009d00850098008500970085018600 -85009900850098008500980086009800b5009b00a900a5007c00db00c4006800ab00b800 -3c008800520139003b0037003e00310027008a0042009e00ba00d400dc01d401dc00e000 -d601dc00d600a7006e00a700be00ea00b900b5008e0092008200b50082008d008b008000 -87002c0040002b00310029003b003d009500b400f8008a00390021002600240022002501 -220121002500220026002203240022003700220126002201370024002200260024002201 -2400220124003900370122005e00ce00c100c700c100be00b300b0008f008e0083008e00 -8d01b1006e00a600aa007d0073006a007b005f00f7009f008900ce00c100b2006c00d400 -ae00e000cf002b00240031000c000f0013000a001b000a000e000f0013000e000f000e00 -13000e000f011300170012000e000c000f0030000f000a00240031004300b100cc00c000 -6900e300f100f600f100eb00e600c801bd01d900e600d600c100c5015b004d003a006f00 -5b0073007b00780073005400c200f500f100f502f300f501d300a60063005301a9007300 -5b006401a600b200ce00e200e001e200de00bc00a900c500bf00e201e500dd006d00dd00 -c101a2005e013a003b0039003b003a00520040002b0131003a015e025a015e0140005e01 -40003b013e003b01d400d500af00dd00a400c101d400a100b100d400a2007b0076007300 -6d00c6006800aa00a600ae008c0092008e0098009b00b4007b00c400a800a300b200aa00 -73002400260024003001240037003101260131002200260031053b0039003b0031003b02 -31003a02400052004006ac00b700ae00f700ad00430293004300ad008c009500f800f700 -9000b900f800b4009b00b400f700ce00c800aa0073007b00c00092009b00b5009b00b900 -9b00b900b500b90095009b00b4009b00cb009a00cd009900ca0099009d01ca019a00d000 -9a00cb009900ca02b60098007b0077007c00a4007b02b000a20093006a003e0088018a00 -88008c0082008e0083008000f800b800c700c101b800c100b803a900a6006800a0007b00 -d300ce000700b500ba00ad00ba00b100ba00b700ba00b700ba00b800ba00c100b800ce00 -c100d600ce00d40007009c00920090009600b100b800b300b200a901a701b800a900be00 -b300b200a200b300a401a900b300a900be00a900a700b200b801b301b000a300c500b000 -b800c700b300b8007b00d100d301c80070007b00a20082008b008000840080008c00b000 -6a00a600aa00a400790066007b006c00c101ae00d400c200d4009f00cf00a100cc00ce00 -2a0030000f000a000c0024000f001b000c000f002400130031000e0024000e010c000e00 -13000c010f0012000f0224000e000f004200b100c100a7006500d600d703d600be00c400 -a601c100d500d300a700a900c1003a0049004d0063005b004d005a0073007d00a800d200 -f500f100f501f300f100f400f300be00670077005c00660079007c005a016d00a900a600 -c700e101e600e300c800c400a400c800c100ed00f400f300de006f00d300c100c2006e00 -37022200370022011b00300012000a000f001b0022002500380037014f00370022013a00 -3700240122001f0037003200ce00d400a000dc00a200ce01070035009f009e005f006500 -68006a006d00bb007b007000a6009400950286008e009500a60073007e00c500d100a900 -6800ce00ba01c101b700b800d100bf00ce02c100d100cf00f700d400c000f700cc000700 -d4000700d400cf000701f700ce01d100d600d400cf000700e000b900cb00d0009c00cc00 -d400dd00d600e001cf000700d7000700d502ce00d501e001d500e0010700a100c900a800 -73006c00d600d700e701e901eb00e901eb00e500e900eb00e500ca009a00cd009a00cb00 -99009d00ca029a00cb009900cb009800cd009d01cb009c0068007b007300ab00a8006800 -7b00b2005f003e005e004f00a300a2005f0052006c003b005f00ac019f00b200b800b300 -b800b200c101b800b201b800a6007b006e007b00a900bc00b800b000ba00b201c100ba00 -a700c101b100b800d400e000d100b700b100b800a900c100b9009c0099009b008c009f00 -6c046b01a0006e00a2016c00a2006c005f016c016e016c00a2005f00a3006c0252005f00 -9f00a2006b00a2006c00a4006a00c100c500b200a9007b00aa00c7009f00ac0018004200 -40008a00a3007b00bc00a900a60073006800a700b8000700cf000700d500bf00cf00a100 -b900f800cc00ce002b000f0130000c0017000f001b000e000a0013013101170012003100 -24000a0012000a012400120017000a010f00240017004200a500b100a7006b00c1000701 -cc000700cf00c600c3007f01aa00d100c5007b006a005e004d004b00530077005c005000 -5601c400d900e300f500f101f400f500f100f501de00a9006400560054006a0068005300 -50005b00a600b100ce00d100d300d101c400a6007000a901d402c7006a00c100bf00c000 -6e003e003900300139002400390032000a023200240039003b00220039013a0026003100 -3a003b0032002b00310039013a002900d100d400b000d600a100d400b100d500cf00d600 -e200d100bd0073006c0066007000660061006c00a50042003c0018008d008c00a100a800 -7d006c005f00a900bc006e00b201b700b100b000ad00b000b200b100b800b200b000b802 -b200b101b000b100b700b000b100b700b000b700b001b100b001b100b801b700ba009200 -b60007009c00cc00ba00ce00d400d100d400ce000700d500d400d100d400d100c100d100 -ce00cf00ce00cf00d100d400ce00a100be00a70073007b00d600e700f501f300f501f400 -f501f300f401eb009c008600b9008600980085009702980097009d0085009a0086009701 -9800b601a6007d007800c300a6006900a000b900b600f7009300600073004000ad00b400 -b0008c00b5008e008400b400d400d100d403da01d400dc01a9007b00a4007e00a900ce00 -cf000700cb00cc00ba00bf00cc02ba000700cc03d500b901b700b900f70095009b00b500 -8e00b400ba00b803b000b700b900b700f700b702b800b200b000b703b800b700b000b700 -b800c100b200b001b800b702b000b7007000dd00d401c500c100c800a700360084002e00 -340082009100a0007d00bc00be00a8006800760073003a00b7006b009300ba00b1016b00 -ce00ad00d400d3002a000f001700120011001701240012000c0017000e0013000a002400 -17003100170031000a001700130117000c000a000c0013000e000c004200b100d100b100 -6c00dd00f100f302f500d300c8007e006400550047003a00c300660049004b0058005500 -57014b00590055007e005400be00f501f300f500f100f300f501e100c500640054015c00 -730056015c005a006d00b800a300b300a4007c007b0070006e00c801e700e800e500d300 -6800dd00cc00c000b1005f00520340003b0042004000430040005f0040005f005e005f01 -5200610040005f006b005f00400042025f006b004000d100dc00b700d600b100ce00b100 -cc009f00a100cc00a3006f007b006c007b00c9006800b1007000af008d00840083008500 -84009100a6000900a601d100ce006e00b801ba00b200b800b200b802c700b801ba00b801 -b200b801b200b801b200b801b001b800a200b200a300b002a300b200b000ad009500b000 -ad01b001b700b000ba01b700b800b001b400b700b400b700b4009b00b500f700ad00ba00 -b900d500be00a80073007d00e300eb00f500eb00ed00ea01eb00ea00ed00ea00ed00ea00 -e500cc009800cc0098009d0097009d019b009d009a00ca0086009d0097009d009801cb00 -cc00bd007e01d900bb006c00a400b00087008a005f0052003e003b005f016b0042003400 -870082008a00b200a200a300a200a301a400a200a300a200a30079006a007b00aa00d200 -cc0007009500b5009000950093008e00950084009500800084009b00ad00a100b7008700 -3d0018003400260025013b0021011b003900250021002500210026002402250022002100 -25001b0024001b01210137002400220019002500210022002501210024001b0021002500 -19006000dd01dc00c800c200c700f70092018300810098008100a5007b00b1017d006400 -73007b006c00b101ad00d400ce00cf009f00ce00f800e100d3002a000e0012000c012400 -0e001b000c0012000f000a0024000e01120017000a000e000c0013000f020c0112002401 -12008a00b200d400c8007b00de00f301f501f400d200c6007e005600550047004f00ab00 -6600490050004e0055005c005300570055005c0068006300c800f501f300f500f100f500 -f300f200ce007b007700640071005500640071005700640049007300d8004f0050014d00 -550057006600c600c800eb00f500f300d2006800de00d400b8006e00300037001c002200 -250022001b0024001c000a011b0122001f0025011f001c001b002200390024001c002200 -0a002500390037002900d400d500ad00dd006b00dc00b800cc009000a100a00069006500 -73006f007700c9007000c800a100f80086008300840083009b009200a500c100be00c800 -dc00c80069003000260122002500240025001b003900250022022502230022001b002500 -22003700230022001900210122001c001b00230121001a0025012100520022003a003401 -2e003c003d00ac009f00b001870184008d01950083008e0084009b009500ba00b400e100 -db00a80073007b00e300eb01e900dc00d600dd00dc00d400ba00b800ba00b2006c004200 -2e003c002e008c009500b4008c019500b500cc009501b503c100c800a8007d007800a401 -6a006c0082008d003e004000870188003a0193005f002e0084008000b500d400d600d400 -d100d402d100d402b10066007e00a900e500b5018e009b0081009b0089008e009b008500 -950080008300b5000700b70007008c0080002e013b003900040025001a0037001f001a00 -1f011a0022001f0025001b001a011900230119001b00210019001f00220023001b001c00 -190023001f002200190025011b001f001a0019001b005e00d600d400dc00c700c101f700 -8c008600830084019200a6007b00b101a8006c004400a900c100d401ce00d500cc01b100 -d500b400d700d40035003b0035003c0034003c002b003b00180035002b003c0040013d00 -4200340041002b00430035002b0031003e003b0143002b0034002b008a00c000f700bc00 -6d00dd00eb04db00c300a800c300aa00da00c800a6005e006a005b005400650067005400 -5b0062005c00c400d900e300f501f100f501f300f500f100d300a6007700560157007500 -64005600640055007400c4005e0051013a005c016d00c800d200f300f501d6006b00d300 -ce00c1009e00370023001f0119011b00370022000f0024002200370021001f0037011f00 -1b0022001f00390024003a0022000f00230022013b00ce00d500a100d1006b00da00a300 -d100f700ce00e000be00a8006a0065006800c4007b00c4007b00ad008f00840083008f00 -8e00b400a000c800bd00b300c7016a001b00190021001b0023001f001a001f0019002300 -1f00190023001f0022001f021c001f00370047001f01190025001f00220023011d002301 -1a0023001f001a003a001f0037003b0018013c002e00b400ae00b001840080008e018500 -9b0083009b008300b5008e00b9009500da00aa0077017900a700d401d000d4000700d400 -d5000700cf00ce00d100b900f700ba02b9000701d5000700d4010701d402cc00b9000700 -c10009007f007d007800b800ad006e00a100b700f8005e0066004000870043005e003e00 -42005f0040008c01cc00e100e000d500e002dc02e000dc00b1006d007f00c400dd009200 -9b0083008e002e0084002f008500860085008400800084009b00b9029500840016008000 -18002700210026001a0025002600230119001a001b00190122001b0021001c001b002100 -1b00240019001b011c001900240022001b0019001b001901230019001b01250021001900 -5e00cf00d400ce00be00bd00c500c10036008001160084016c007b00aa01a70069005f00 -70006e00c100a0004100f700b100a5006e00cf00ad00d400ce0012001300170111001700 -120017000c001700120015001201170029001100180012001700180017010c0112001800 -170011014300b100bf00bc006e00d100e200d701e200e100c800ab00a8007f00be00db00 -d3007001a900650054005b007b005b005c0056005c0077007300c700f501f100f500f301 -f500f100e500c800680064017300770164015c007b00a600ce00cf010800d300be00a500 -b701e500ea01ce006b00bc00a500a0006b003a00230022021b00260024000f000a003100 -240030002600250022003a00210024003a0039003b002400390031013700390037003200 -ba00cf009400ce006b00a000a200ba002b008a00cc0052007b0079006a007700b8007b00 -6a007300930080002c0080012e00ad00a000a9007d006600a900c1007300220019001a00 -230019001c0023001b0025002301250047001f00200023001d00230019001d0023014700 -23001d002500230520001f0019002301520047005100400018002e0184000700cc01ba00 -870080008e00830085008e00850184008b008000ac008e00d300d9007f0073007900d900 -d100c7009b00ba00ac009500ba008e00ba00b800d1008e00ad00b300b201ac00b7008d00 -ba008200b800a300b800ad009500b000b800b0008d00ba00b800be00a80077007300be01 -7c01c800b20040003b0040005f00520039003c002701930042008700b500d101da00ce00 -d100d400c700d100c100d300c700b10066007800c400dd00b900b5008e01820084008c00 -8e018000840080002e008700890095009f00870018001601170031002100260019002400 -260023003700220023002500190025001b00210025001b0019001f0022001b0019002200 -1a01230022002100220025001a0022001a011d0047011f001a0021005e00ba00d101c000 -c100be00a7002c0184002c009b0084006e007b00a900be00a70077007300a800a600d100 -c200ae00d400ce01a000d4008c00d600ce002a000c01110012000a0012000f000c000e00 -0c0013000e000c0012000c0113000e000c001300170024000c030e000c014200b100ce00 -be006a00db00f300ec00f100f301d600be00a500be00d300e101a900a0015b0053017d00 -3f005a0073007f0073005a00c200f303f500f101f300ce006d00680064005b006c007900 -5a0054006800a601c100e101d700e200d300be00bb00c600c800e200e100e20007006b00 -ce00cc019f000a00220524010a0012002402190021001c00250021003900240031020a00 -310022001f0030003100ba00cf00a100d1006b00d200a20007008e00b400f7009f006f00 -77007601aa006800bd007b008c008e0080008400800192009100b800a900bd00be00d100 -64001a0025001d0021001d001c0022001b0123002500220025001f002300220023002200 -2500230025001f0125002300370022001f002502230122001b012300520023003a008800 -3400160018008400b900b400b900b70034002e0080028c0080008d00870088008300ac00 -9500d600db00a8006a007700db005f003b0088003d005f0040009e004000520025002600 -3100260039013b003c0131003b0139003b01400088005f003d0040003c004200d100e800 -bd007f007e00d800a9007b007900b000b200b000420040005f0040005f003b004000ac00 -8800ac0095008800b200a400b201a700b201a301b800b300a40073007700b300d500b501 -850092008c009b0095008d00950085008d00800034008c00f800ad0188002e0018013100 -24001900260025002200370122072100220021001f002200210025001f001a0037002300 -1b002503220025001a0023001c0037001f0023015a00c100cf00ce00d100c100bc00be00 -8200840016008e00830081006e007b00a900aa00a6007d007200a800b200e000d100cc00 -d600ce00ba00b100d500b700e000d40035002b0129002b00350034002b01290035004200 -35002b008a00430042002e003500340135003c002e0042013d00420134008a00c000cc00 -b1006900d200e000e700e200ea00e600cc00b4009200bc00c200dc00d600a600a900be00 -5b005c004d005b0073005b006301bd00c800d600f300f500f102f500f400f300d2006d00 -7f00640062006a0079004d016a00a700a600ce00e200e300e501d300b100a100bc00c100 -e500eb00ea0007008900d600ce00f700a2003b0039013b0039003b003103320031003b01 -39013a00220039003a003b003a0040003a0040003b0139003b004000d400d500ae00dd00 -a000d300a200dc00cc00ce00e100c700bd0076027f006800a8007b009300840095008200 -84008c009600a000be007e00a6007b00c50064001c001f00230022011c0025001b012500 -1b00220019001f00370021001f0022011f0037011f002501220037001c00250026002202 -3700220026001f00510023005100520027002e0018008000ac009501ad00420080008402 -92008300b6009500b4008600b500b400e300d900a7006d006a00d6008a003b003c003400 -5f0042009e003b014000870027003c009e004200870042003d0088008700270052009e00 -3c0042003d00400082009f003c004000d500e100be00bc00a600d100d9007000a400b200 -3b003c0042003b0031003b00390151003b003c009e00b500cc00e003e201e001e500e000 -e100be007300c300c200e8009b00b5008500950084009b008c008e028b00840087009b00 -b901cb008e008d002e008b0027011b002700250022022501370022001b00370039002200 -39001b002600220131001b002202190024012600370122003900190037001c0037003900 -250022003e00f700ce00c100c800cf00ce00c50093002e0034008b00820042006e017b00 -c300a9007b0073007c006c00cc009f008c00f700b800ad006e00d300ae00d500d4002b00 -12001700120017001800170027000a001700120018001500180115001800110017001500 -170012002400120031000a001700240017014200b800ce00bc006b00d300f300f402f500 -dd00c600a500d800db00e800e500be00a900a4007c007e017d007e007f00c400bd007d00 -a400ce00f300f503f300f500f100e100be00680166006a007b006a016600a900a700a900 -ce02d400be00a600ae00b100bc00d400d500dc00f7009400d600ce00c100a2003b005201 -3a0052003b0040003e0032002b000a00310039003b0039003a003900250026003a003901 -3e003a0031015e0026003a0035000700e000b700dd00a000c100b000ba004300a200d100 -61006a007302c6006d00c500a300ad00950182002e004300f700a400be007e00a601bd00 -5c001c01370019001f001c0023001f001c001f0023001b001a00470022001c0037011f00 -23001f0023012100250022001f011d0023001f0423001f0037001f003900520042002e00 -8b008d00b900cc00ba0007008c00950084008e0083009b0084009b008200ac008600b500 -9500dc00d900a70073006e00e0008c0087008a009f005f0042009e003c00340084008b00 -3d0142002c008800340042008d008a003d0134002e0034033b0027003d00d500e600bc00 -a8010900c3007d007c009f008200b400f700ad0093006c0052003a0041008a0042002e00 -8400b400b800ce00ba02ce02ba01c100a6007b007d00b300d1009c00b5008e009b008400 -9b008d008e018000870080002e009b00b701f7008c008400160087002700390021002700 -2200250121002500220025001b0025001b00220019002500210025002300220024002100 -25001b0039001f000f001b00220225001b0021001900260139001f0025005e000700d400 -d301af006e00a4008a008400800084002e016b0065005e00a40070007b006b007b00a900 -d400ce00f700e000d100d300a200d600ad00e100d60033000f0017000c00120017001300 -12010c0113000e001300170012001700120013020e000f0013000e000f00170024001700 -0a004200b200ba00bc006a00dd00f300f401f100f400e300c800a700d800d600f400f200 -bd005e004d0055005001560073006a00c900c40064005300c800f503f300f502d3006e00 -bb00c900bd007d007e007d00a80079007c007b00c500ea00e901eb00e300be01bd00c900 -f300f400f100ce008900d600ce00b1009f003b00390030003700390031003b0040003b00 -29002b000c003b0031013b00310022003b01310039003b0031003b003100520039003b00 -3500d100d500ad00dd009300e000c100cc008200b0009f006c006900790063006c00bd00 -6a00a4007b00890080008f008300840082008c00a000a700a400aa01a90065001f001b00 -22001a002300190023001b0025002301250019001f002200250022003900210025011f00 -25002100190037011c001f0019001b00230021002500220025013a0023003b003c003d00 -2e0080008400b900f701ba008b008700800087008000950080009b008200b5008e00b900 -8c00de00d300ae006c006e00da008a001800880042004000430042003d0088002e008700 -42002f0042002e008a002b0018013d002e0034002b0016002e0015003400150034018000 -0700d700a7007d007700aa0178007c00ac0095009e008d008c00b00093008c0089008c00 -2e008b008401b500d100d401dc02e000d401dc00d400b1006a00a800c100e200b6009b00 -86009c0084009b00920085008d0080008d00800084009b00cc00b9018d00800016002e00 -1800250021003b001a001f00390025001900210122002500210022002100190025001b00 -37001b0022012500210025001f001b002100250019001f0119001a0025001b0022001900 -1f001c005e00cf00d300c801be00a900b1008e0184002c00160082006e007300a500a900 -c40070006a00a400b800e500d100c100d300c000c100a700d400b000ce01330032002700 -170031013b0031003b003101320031043b012b003b0131002b0031003b00340042002b01 -8a00b100af00a5006800db00f300f500f300ee00f500de00be00b100c500d300f300f200 -bc006c007900660079006a017b006e00d200bd007d007000d200f301f101f502f300d200 -6b00b100db00a8006a0064005c0056005c0056005a00be00f300f501f400e100c200bd00 -c600bd00f200f100ed00c8006e00cf00b800b0006c003200260037003900260031002400 -310017023100240039012600390026013106390131004000ce00d500ae00e300a100d400 -b100e000d400d100e500d100bd0066006d009400b1006e00a50070008c0080002c008600 -83009d009b00a600be006c00aa00a400b3006600190022001900230021001b0021001900 -1b0023002501190021001b0019011b00250122001900230022001b00210025001b001900 -1b0025021b002500190152002300390034001800160080002e00ad02b0002e0180008401 -9500810095009000b5009c00b501de00db00aa006a007b00dd009b0098018600b5008600 -cb008600b600860098009d008f00cb008600cb0086009d008e009d009800b6019700cb00 -8500b60086009d01b601980070007b00a600db00c50078007e0095018800800082003400 -2e008d002e018700ad009500a1009300b200a300a400a300b202a200b200b000b8006c00 -6a007700aa00d400b60198009b00820086008e008500950084008e00800084009b000702 -8e0080002e0118002400250024001a0023002500470022001b002300210019001b012100 -1a0025001901250021001b00190025001a0019000e002600190025011900250226001900 -2300250022005b00dc00d600dd00d100be01c1008c008e008600920084008e00a7007900 -a900b300c600a00073015e00b2006c003500ce00b100a7006900da009f00cc00f7002900 -17001b000f000c00130017010c000f0012000a00240017002400170024000c0017000a00 -0f0024001b0017000e010f0031000f0017004000b100f700a5006600d800ea00f400eb00 -ed00ea00d600be00b400c200d200e500e200b1006e00a00070006b00f800a5006e004101 -5e00a900c800e100f502f101f500f301d600a700bd00d200bd00a8007d00a8007c017900 -a300c100ea00e900eb00f300e300c000bc00be00c500ea00f500f300c9006700b800b100 -c1009f003b0039013b023c0042003c002b0036003c003b0140003b0052003b0052004005 -41005e0051003b004000b700ba00ad00d400a100c100a700c10036006e00b8005f006d00 -73006e007b00da00680070007c00950085008d00830085008d0092006e00bc006e00c101 -d2006a001c011f0023001a00190023001f0123001f0023022200210023001f001a002301 -1f00470025002200230019001f0125001f001a001f00230147001d00510021003b003d01 -18002e008400b900cc028d00800084008d008400950080008e0084009b00860095008f00 -d600d900a80066007700ce009d01ca009a00cb009d00cd00ca00cd00cb00ca019d00d700 -ca00d0009d00ca009d00ca00cb00b600cb009a00d0009700cb009800cb009d00cb00cc00 -9c006e00a800a500c800c1007b007c00ad0088008700800084038b0084003d008b008400 -8c009600d401d100d406d300a7006d007d00c400dd00b500950086009b0084008e008400 -83008b002e00800116008e00ba00f7018d002e00180225001a0025001a0023001b002300 -190025001f002100250121001b00230022001900230019001b011f00220023011b002600 -1f0022001b001f001b00230019001b0022001a001f015a00d100d400d100c700c000b800 -bc00890082008400880084008e00a0006c00b100aa00c40070006a007c00a400c100ce00 -f700d500cc00d400a200ce00ae00d400cc002900170012000b000c0012010c0117001200 -0c0017000c001102120011000c00170013010c010a002a0012000a0028004300c100ce00 -bc006b00c100e500eb03de00c600af00a900c800e300e100a700c10165005e003e00a600 -3f00600073025300c100f501f300f101f500f100f500e300be00770065006800a801a600 -7b007f00a600a800c100dd00e000e200ea00e300be00af00a700b100e200e600e500be00 -6e00c100b100b800a200320022011c00370022000a0031000a000b0017011b0026002200 -1b002202240026002400310132000a00220026000a002a00ce00d4009f00ce009f00d100 -a700cc008c00ae00f80093006e00730079006b00d3006800a7006e00f80083008c008200 -92008d009000a600bb009400af00a700c70079001f001c001f0023001d001b0023001b00 -250023001f0147001f00220123011a0119001f00230037001b001a0047001f0023002500 -230047001f001c001f0047001a004f00250037003c003d0018018700ba00f701b7008800 -800084008001950080008d0084009b0086008d009200d500d900a60073007800c7009b00 -9800b5008600cb008600b6009b00cd009500b600b5009b0007009b0007008e000700b500 -b600cd00b90007009b00d5009800d000b500cd00b600cd00cc00b600a500c3007f00c800 -bb00a600a400f7009f003c0080002e013d002e0034003c005f019f018b00ce00b801ce00 -ba00f700b700b800b200b800c100a5006600a900be00e0009c00b5009b0195008e038000 -84008d002e009500b700b500b7008c002e0034003d00340039001a003900230125004700 -23001f0122001b0121001b001a0019012300250022001c0025001b001f010f001b002300 -22001b0023001f002301220037001d0023001f005a00dc00e500d301d100c800b8002f00 -16002d0082008e016e01a700bd017b006a007c00b800d5000701d7000700cc00b1000700 -b700d500cf0029002e0034002b00290034013c0029003c00290135003c00350034014000 -34002e004200340018003500400043013c0034002e009300f700cc00b1006900be00eb02 -ed00eb00e100c800af00c300c800e301be00c100b8003f0038003a006600540049007300 -660073005c00c800f300f100f503f300f500d3006d00770073005c007b015a0056007300 -a400aa00d100ce00d300d100d600c800c300a500be00bd00eb00f300f200c8006800d300 -ce00bf009f0040003b0031013c0024003c00390017002900400027013b0039003b031800 -3c003d0240023c0042003400d400d500b700e000b000d400b200d5000700d100e200c100 -a90076007b006d00be006a00a900a00096009200ad00960081008600b4007b00c5006e00 -a900c100d1006a001c0022001f01230022001f011c001f0047001f002301220025001f02 -20001f00470020001f00220023001f0447001f0223001d0051001a004f0042002e001801 -2e008a0342002e0084028e00800095008d00b5009b00b901e000d200bd0074007e00ce00 -d000cd00d000cb00cd00b600b900b500920095018b002e003d0034003c002e0042003d00 -8800ac009300f8008c00b7009500b7010700d000d701d500a6007e007700c500a7006e01 -ac002e0084008d0084008d008400950087008a003e005e00f80091009b00d400ce000702 -cf00d403d100a8007b00a600b300e1009b0184009b0080008e00800084028b008401b500 -0700cc00ba00ac008b0018008c00270039001d0039001a002500210023001a021b002200 -21001a00190020001900230119001c002201250023001f002201230022001f011a002301 -1c00220023001f001a005c00dc00d500d300c200c100c700f7008f002c0081008c008d00 -8c00a7007b00be01bc00a6006e007300410093005f008900cc00ce00ba006b00d400ae00 -d700d6002a00150112000c0017001100120115000c001201130017001300170012001500 -180015000c011100120017001200170111004200b1000700c1006a00be00e202e501d300 -bc00ae00a600c200e100dd00be00a700c50079007b007d0163005c0056006200a800d800 -dd00f300f100f503f300f500d3007b0064005600490065005e00510049003e00b700bc00 -cf00d700e200d500d700d400bd00a700be01ea00e700e500c5006800d300cf00c0009f00 -5f003b01520127003c003b0031003b0027003c003b0139013100390124003b0239003b00 -3a0039003a0039004000d400e000b100d600a500b200b000ba004200a200d10065007b00 -75006d007700bd007300b300a000b5008d008c0092008e01b500a500bd007b00c300a900 -d9005b001b001f001a001d0023011a011f001d00230047002000460023001d0047002301 -20001a0020004c0023021a001f0023001d0123041a003900230037003400950034003d00 -8400cd00b90107008d00840083008e0085008e00800095008400b40084009b008d00e000 -d200bb0073007700ce00b6009d00cb009900cb009900cd009d00cb009c009800b6009800 -b6009700cb008600ca0098019d00b600cb009800cb009700cb009800ca009d01cb00b900 -68007b007700be00a9006c006900b000b4008e008d0087008a002f009300a000a7005e00 -a200b900cc00f700ce01cc00ce02d101d400d101a9006a00a700c000e1009c009d008600 -9b0082008e0084008e00840080008d0080019500f800ad00ac003d0118002e0027003900 -1a0039001a00230025001d00230221002500230119001d0023001a002300190025001b00 -1f001b001f00230022011f0022001c0023021f0022001f00470023001d005a00dc00d500 -d300dd00c800db00c10093008a009e00340042009f00a6007e00c600c800d90070007600 -7e00a800d100ce00f700d600ce00d400a000d100ad00e000cf002a000f000e011b020e00 -12000c010f000e011b0019010e020f0024001b000e0113000e00130124004000b100c000 -be006900c500f301f100ec00f100d300c800bc00c000d600f300ea00c800bd0060007300 -7700d8007f0056005c005900560073005a00c700f300f502f300f500f100f500de00bd00 -68006300560077007d00b300a4007b00b200b100cf00d6000701cf01bd01be00bb00e100 -e200d600c4006500d300ce00c1006c00300022001c0022011900240112010a000e002100 -0e0022001b0026001b0022001c001b0017002400220017002400220030001c000d00ce00 -d6009f00d4009f00d300c100d4009500ba01a4006e0073006a00a600d8007300c500a000 -ae00800082018c008e009b00a600bd007b00c500a900c800660019001c001f0037001c00 -1f0023001f0023001d0023001f00230020002300190023001f012301470023011b002301 -190023011d004700230019001f001a001d00510020003a0042003d0027002e01b900ac00 -9500b70084008d0084008d0083008e008300ac008400b5008e009b009500e0000900a700 -6a007b00ce009b009800b6008500cb008600cb009700b6008e009b018e00cd009700b600 -85009d0086009d0098009b009c008600cd008500b60086009c009d009b00b600cc007d00 -7f007b00be00a6006e007b00ad008e0183008e0082009200880040005e00400088008200 -84009b00d500ce00cf01d400d102ba00d400ba00b0007300a500a900d6009c00b6008600 -9b0087008e008d009b008e0084009500800083008e00ad00ae00b4008700340018002e00 -27002600190039001a001900250023001d0023001a0025002100190122001a0022001900 -2300190022001901220023001a001b0123001b001c0023011a001d0022001f0023001f00 -23005a00b800ce00c100c500bd00a600ad0082002e0080008401800070006800a600a400 -a6007b0072007b00a000cc00b100ad00ae00a100a0006b00ad009f00ba00b7000a002400 -0f000c000f001b000f000e000c010e000a000c010e001b010e000f0117000e0024000a00 -0f000a000c000e0013000e003c009400b100a0006b00c500f301f101f300d300c800bd00 -c600d300ed00f500da00bd004d0064006800d900bb0056015500560064005500c100f500 -f100f502f101f300c9006d007300640056017f00d200a40064005a007b00dd00eb00f100 -f301e600c600bd01c400ed00f100ea00c5006a00d200c101a2003a003700220039012200 -2600390031033904310039023b002601310126003b0039002900d1019f00d300a500d300 -b000d500ce01e100c700bb006a007b00a600be006800a7006d009f008000840182008300 -8d007000aa007e00a900a800be005b001f0019001a0020001d0019001d00190123011900 -23011f0237001f00230025001a002000190025002301190023011d0123001f001b002301 -51002000490031003c0018012e0095008e00ac00b4008700840283009b00850095008400 -b5008e00b4009200d400b300a60066007b00be00b900cc01b600cc00cb00cd00b600cb00 -b600cb00cd00cc000700cb00cc00b600cd00b600cb00b601cd00b600cb00b600cd00cc01 -cd000700cc017d007f007b00b800a7006e00a400ba008c009501b500ae009000b400ad00 -6b009500ac002f008400b500d402ce00d4030700d400cf00a1006600a900b300d3009c00 -86018e00840180008502800183009500f700cc00b4008c002e0227002500190026002100 -1901230019001f001a00190021011900210023001b0019001d00190022001b0021001900 -230019001c00190021001b0022001a0023001a011b001f001d0019001a005a00b200c100 -b800bd01bc00f70088002b002c0086008000810070007900a900c100a7006e0073007b00 -6900b7005f008a00b801a1006e00cf00ad00cf00ba000a0012010c0024000a000c002400 -0c0012000f0024000f020e010c0217010e0012000c0017011b000f000a005f00b800ce00 -b1004300ce00eb00ea00f300eb01db00c400a600c600d600eb00ea00c200b100a700a600 -7f00be00bb0064005600640056007f00c400dd00f500f100f500f000f503d2007b007700 -560059005500a800db00a80068005b00a000d600eb00f400f501e300c800be01c700ea00 -f100f300c4007b00be00b100c1006c003200370022003901240026003100240131001700 -220039002601250026013900260039002400390024012600240039003100ce00d100a100 -d4009f00b700b000cc0042005f00b8005e006a0077006800a000c9006800b3007b008900 -83022d0034008c00a600c5007d00a800a600a90066001a0223001f001a0023001a001900 -2301190020011f001a00230120011a002301190025001f001a001f00230220001f022300 -1d00510023004f003c003400160034008000b5019b00b900880080008402950083008e00 -84008d008300b5008400d600c800a7006a007b00c800b600cd00cb01cd00cb01ca00cb00 -ca009d00cd01cb00ca00cd00ca00cd00cb04ca00cb00ca00cb00ca00cb00cd01b9009c00 -7d006f006400a4007b006a00a200ad0082008b008c0084008c0082008e009500b0008d00 -9500f8008400b400d4000700d400d100ce00cf02ce00cf00ce00a7006a00a500b200d300 -b5009b0086009b0084008e008d0080008d008000870080002e008700ad0193003d001800 -2e001800270052001a002500190021011a00230021001f0025022100250023001b001900 -1a002100220119002200230019001c001b001f001b0023011a00230122001f0023001a00 -19005a00b800d100c701be00c700b800820028002d00860084002d00a5007c00a900d200 -ce006e0069007c00b200dc00d400cc00d700d100dc00a000d400ad00e200d3000d001500 -170012000a00170031011200180012020f0024000c0011011200170012010c0011011700 -31002400120011004200f700d400bc006e00b300e100e202e100c800aa007d00c300c500 -de01a400a500b100660064003e006e00660064005500560077006600c800f503f100f301 -f500e300c9007d00640071006600a800d800a6017000a000c000e200e000e900eb00e600 -be00bd01c800ea00eb00ed00c4007700c800b800b7006b00320037001c00370022002400 -210022000a01240122000f00220037002200250122013000390037002400220025001b00 -22003100ce00dc00b000dc009300dc00b100cf009b00ba00f700a7007d0073007700c900 -be007b00b200a6006b00820090008c002d008400f700a000a9006e00a900aa00bb005c00 -47001a001f0023001f0019001d0023001900200023001f004600200023021f0047022301 -1f00370023011d001e002300190023001f0123011d003900230037005f003c002e003d00 -8b00b700ad00f700b8004000870084008e008801840092008d00ad008d00ad009500e100 -db00a60077007b00ce009d009900ca009d00cb009800cb009a00ca009a01b6019d009a00 -b6009a00cb009800ca009800b6009c0099009d009900b6009a009d02b600cd007d017300 -6a00660073006a005f003100390031003b01260031003b0052003900270040009300cc00 -d504d401d501e000d400b1006c00bd00be00e100b500b9008500b400880092009f008400 -8b002e0042002e0027008c00ac00b400ad0042003b0018003400260021001a0047002100 -2500220023001a002500190021001a0122001900230025001900220021001b0119001b00 -250023001b001c001b001f0123011d0023001f00220023011f005a00be00c100be00a700 -be00c500b2008c008d009200810083008000690066006e00a700b1006e006600aa00b200 -d500ce00bf000700ce00ad00a400dc00ad00d500d30041002b013b003c01310017002b01 -31033b0031001700180034012900310018013400180031003b00170018004200b100d400 -c2007b00c500f300f501f101db00c400a600aa00c800e100dd00bb00a600a9005b005000 -5a00a6003e004d005c006a0068005600c700f500f300f501f400f500f100f300d3007900 -7400560055006a007d006a005b0068007000b100c000e201e101de00be00a900a800c600 -e500e801be006a00d200c0016b0037011f004f0037001b00220030000a00310124013900 -37002200370139003100260030003b00390032002b002400260030003100cf00d300a000 -dc009f00d300a700d300ce00b800dc00b100bd006a01c601a000f8006e00890084008201 -840195006e00a9006e007d00a800a90064001c00220125001c0121012400250137002301 -220125001c00370025002200250124012102250021002502220025025200220039003b00 -3100180017003d00ac009f015f0040003d003500870042008c008b00b4009000f8008d00 -b900b400dd000900bd0072007e00c800b6009900b6009800cd009800d0009800cb009801 -b6009c00cb009800cb009900ca0097009d02cb009700cb009700cb009800ca009d019c01 -7d007f007c00c800be00a600a000b40035005a002e008a00820080008200430035003e00 -880043008400b400d5000700d500d4000700d400cf00d4000700d400ce00a9006b00a600 -bd00d600b500b40086009600890095008a0095008c008d009e008b003d009500cc00b901 -95008a003b009e003b005200390052003902510039063b005100390851003a0151013901 -4f023a00390051014f005c00be00c100be00bb00bc00a600a10035008f0086008f008000 -8400a50064007900be007d00640077007b006c00ba00a2009300cc00c1016900d100b000 -e000dd0032000f000e000c000e0024000e0013000c0217000e0017000e000f000c030e00 -170012000c000e000c0212000c004200af00cf00c0006b00a900ea00eb00f400eb00ea00 -d900be007000bd00da00e200e000bc00b100c8005a00490050005b00540050004d005500 -7e01d900f400f502f102f300d2006600780056016500730050004d007b00a901cf00d700 -e500e100e500dd00bd00aa00c300c800ea00f300eb00c6007600d200c000b800a2001f00 -4f0023004700370022013a003000320030000f00370026002500230039001f0025002200 -37012201320031000f0031000a002900ce00d400ad00dc008a00f700b000b70040005f00 -a2003e00660068007300c40168009f0069008e00830084008e018d00f8007b00c4006700 -7b01a40063005e005f019e005f0288009e016c009e01a20093005f00a2006b00a2019f00 -a200a300a2019e00b0005f00a200a302b200a200b000b200a300b200a300a400b003b400 -ba00f701b700ae00ba009f00b500ac00b4009500f7009500b700b400b800f700c100be00 -a80073007b00c200900098029c0098009c0098009d0098019c0098009c0098009c009a00 -9d0098009a009d0098009c009a00ca0097009c009d00b600ca00b60198006d007e007c00 -dd00de00a0009f00b700b2009f00ad008a00ae009500ad008c0040005e003b00a200ac00 -b900d500e000d503e000d502e000a9006600a600be00dc00b900b6009500b50089009200 -a1009b00b5008800b7008701ac00ae008c00b0008a003d00520040013b005f0152003b00 -520051003b023c003b0051003b01510052003b0052003b0252003b0052003b0140003b04 -52003b02520051016600c500d100c700be00c700bd00b1002f0083008000810080008400 -a6007d00be00d200c800780066007f00a700d600d100cf00d600ce00d400b200d1009f00 -0700ba00300017000e000c000f01240013000e000a0024000e010f0013000e010c011200 -13000e010b000f0030000f000e000f000c003500a700b100bc0068007b00e100e003c200 -b100a000a500c100d500d600a500a601620053005a00630155004d005000aa00a400d300 -f400f501f100ee00f100f501de00a800660053004900630055014d005b00a600bd00c100 -cf00d100d300d500ce00a6007d00a800a900d300dd00dc00aa007700d200c700b8009f00 -2400220037012201300039000a0132000f001c001b0022001f0039001f001c0122013000 -240131001b0026000a01ce00d400ad00dd009300e000b10007008900b700ba00a100a600 -730064000900ab007b00aa007900b4008d008400950084008e00b4007000b30069007000 -a600a400730061005f0352015f02610042005f01400152063b0252003901510339015101 -5200510052023c003d01ac03420087008b0095008d00b5008d0095008200ad008e00b200 -b700d300c9007f0073007b00d200ca019d009a00cb009a00cb009a009d009a01ca019d00 -9a00ca009a00ca009a019d01ca009900ca009a009d009900ca009d00ca009c0097006d00 -6f007b00c700b0006b006c009300ac00820093004200430095008d0035003a005e006a00 -61004200b5000704d501d4000700d401bd0073007d00c100e500b4008e008f008e008401 -8a008300950080008d0080002e009500cc0107008c002e0034002e003101190039001902 -220021001b0021011b001f00300022001a001b00210022001b03250022011c000f001f00 -22001b0019001b0125001b011f001b001f005b00b300d100c100ce00c500a800a700ad00 -2e00800082002e01a6007e00a800c800c0006a017d00a000cc00b100f800cc00a100b700 -6e00b1004400cc00f7002a0012000c000a000c000f00120017000c010f000c000e011200 -0c0012000c0111000a0012000c0011000c000f0012000c0117003500a100ad00a1006600 -a600f300f101ed00eb00de00be00b101ce00e200e600be00bb00a9006800550049007d00 -620073006200730066004d00c700f300f101f300f501f100f300db007c00730053005500 -68005b005c0064006a007000a600c000d500e000d600d400d300bb02bd00dc00d500dc00 -c4006d00bc00b1016b00390022011b00260039003000310024000a0130000e0022023700 -22003700390022013900370022003200390037011200f800b0003600b8006b00b2006b00 -b7009400ae00ce0070006a007301aa00a8006b0079007a00430082002e00840082009500 -96006a00a6006e00b200a600aa0064001c002200190022001f0019011c011a001f001900 -1f001c01250037001f0123001b002200250019001b001f011c0047001f0047001f013700 -1c0023001d004f0037003a00420018002e0034002e00ad00b700ae00b700420084018500 -84008c0084008e0084008e008300ad008d00e000d200c30066007800c2009a01ca009a00 -cb009900cd009a00ca009a009d00cb009d00cb009a00ca009a00cb009a019d00ca00cb00 -9900ca009a00cb009a00ca02b6009800a6007b01c500c8007c00aa00c10052008a00b000 -ad004200b7003b002a005e006c003e009e010700e900e200e800e500e200e502e200e900 -e500c4007300b800ce00ed00b4009c0085008e0084008e00930080009500800084008000 -2f009500cc00f700ae0042001800340016001800270019003700230022001b0025011900 -23002201370022001b001f0037012200250019001b0025012200250022011f001c003700 -22001f0019001f001c0022001f025300a900c700c800c200c600aa00a900a1002e001600 -8b003d0042006e005c006600a200a7006700730066003e006b019300cc00ce00c0006b00 -cf00ad00d700d3002a0012000f0012000c0024000e0024000c000e000f000e010f020c01 -0e000c000f010e000c011b0024000e0124004300b100ce00c00069007000e100e201e500 -e200d300c200ae00be00c200d600e000be00c400c7003e0049015400630049005b017d00 -6a00c800f300f100f500f300f501f100f300d2006600780056005d00a6006d005b005c00 -7b00c100b100d300ea01e500e600e300be00af00c100c800ea00f401be006800c100af00 -b1005f00370022001b0022013701390024000f0124001b00310039002202370230002400 -30013100250037001b002b0007019f0007009300b800b200f70082006b00b7005e006500 -66006a00a600a7006e007000a6009300830086008d0082008000b500a000be006e00a400 -bb007f0073001f002200230119001a0020001f003700200023024700250022001f003700 -1f0023002500470023001f0037004c001f012300390023001f0037003900220023001d00 -520025003900400034002e0034008b00ba00f700b700b80040002e008000840080009300 -8300b500840095008300b4009500e100db00aa006d007b00ce009d00ca02cb009a00cd00 -ca00cd00ca03cb009a00ca009900ca009a019d029900ca009900cb009d00cb009d00ca00 -b60086006e007b009400c500a9007d0077005f003400180087008e00950088028a009300 -87008b008000b400d400d102ba00d100c100ce00c100d400ce00a7007b007000b200e000 -b5009c0086009b008e009b00960085008e0085008d00830080008e00f7028a0035001800 -3500310021001a0031002100250123002200210020001900250037002201230022022500 -22012500220023001f00220123001f0023001f001a002300370122001f0037001f005500 -a800c800c700b800b300a600bc0089002e0080002c0081008400b100a800aa00c500c400 -6d006900a500f700d400d300cf00d600ce00d600a100cf00b700d600cf002a000c000b00 -0c001200170131000c010f010a000f00130112000c0012000a001701130012000b000f00 -24000f000a0024004200b800d400a90073007000d601d300d600e100ce00bc007d00a600 -c100c700d1006d00a60070005a004d00490066005b004d0054005300aa00c600dd00f400 -f502f100f502de00a800640056005b00a60063004d015a00be00b400ce00d600d301dd00 -c800a500f800ae00a900d600d501b1006700d900bc00a5006e00370022001b0022002401 -1b0024000a0224000e003000220130001b002203310130000a002200250030002900cf00 -d500ad00d3006b00dc00a200d500b600cc00d000ce00bc0068006900d200c200a800b100 -a00092008300860085008e00160084006e00a9006f007b006e0077006400190025001a00 -230019001a00200023001b002300210022001a0023001b00210025001b001f0023001f01 -23001f001c0047001f00370023001a002301190025001b0023013a001f00390040002700 -340031003d00b000ac0242003400800084008100ac008400b5008f009b009200b900b400 -d600d200bb0064006a00cc00980097009a00850099008600980097009800970086009700 -8600980097009800860098008600970086028500860198008600980086009700b6009d00 -a600a800a000d900d200a601b200310026005200a2003c00240026003b0039003b003900 -27008c00b900eb00e200e502ea00e500ea00e501ea00be006900bc00ce00e800b5009b00 -86009800840086008f008e028400830084009b000700cc00070095008c002e008c002e00 -3b0021003100210023001b00390022002500230019001b001f0022001b0023001b002200 -37001b0025001b0021011b0023001b001c0025001b012100190121001c00220023001900 -1a005c00a800c800c100c600c200a700b100ae009b008f0016002c002d00b200aa00a600 -c400a7006e0073007b00a000ce00a7006b00ae00b2009f006900c100a000d300ce003100 -0f000a000f00130031000f0031000a00120024000f002401170131000e000a0012001701 -0a0012000a0131010a0031004000a700c100a90076007d00e600f303de00be00bd00a700 -da00ea01bd00be00b3005a004d0173005b016300730068006200be00f507e100a9006600 -53017b007d006300560066006c009400b800cf01d100da00c800bd00bb00a900bc00d501 -0700a6006400d900ce00c0009f00410040003b0031004000520039003b002b023b033900 -52003900520039003b0040003b0031003b00310039003b003a002900d501ae00d600a100 -d100a700d300ba00c100e100b300a90073006a00dd000900aa00b8007b00ae0084008000 -830092008200f8007b00be007b00a800a600770073001f001b001a0123001b001a001f00 -19001f0119000400200019001f0023001b00230020001f0047001f01220023001f022300 -1d00200023011c0047001f0051001f00390040003d00340088008c00ba00f700cc018c00 -870084008e01ac0084009b0084009b008e00b4009000e100d900aa0076007800d2009c00 -9a009d0097009a0099009d009a009d0098009a00ca009800ca009a00cb0099009d009900 -9a009c009d009a01cb0099009d009a00cb009d00ca00cb0098006b00a000a600c500a900 -6e007b00ae002f00880087005f0042013d018700880184019500d5000702d400cf00d403 -cf00ae006a00a600b100d600b9009b0086009b0084008500840085008d00830084008000 -2e009b00b400b9018c0084002e0118002600210039001a0119001a001b0019001a001900 -22001f00190021001a001c0219001b0122001b00210023001c0022001f001c0019002300 -1f0023011c011d0021001f005a00b300da00c200c800ba00b700a40035008e0116008000 -2c00a000a800a600be00bc007900660077006a00b700a200a100cc00c100b8006c00d100 -a100d600ce00280012010c01170012000f000c0117000c0012000c0012000c0311000c00 -0f0111000c001200110013000c0012002b00b100bf00bc0073007b00e100eb02e600db00 -c400a700be000900e200e100bb00a900c5005a0050004d007b0054005a0066006d006800 -6400c800f301f500f101f501f300de006a007b00540068007b0077005a0053005b00a400 -a700c200e101e500e300de00bd00a500bf00c000ea00eb01a5006800c900c100bc009f00 -39012400310022002600240031000a02240031012200300026001b003900240112001700 -13003c002401300022003100d500d600ae00d4009300ce00c100cc0088005f00a4005e01 -64007300c500b3006c0061006600410016002e0195002e008a007900aa006e00aa00a600 -7d0073001f0022001d0023001a00190023001f0021004700230021001d001f0022001f00 -1a001c001f002300190023011f0019001f0023001f01190123001f011b0023001a005200 -3701400034012e01ba00b701c10042002e0080008401950080009b008e00b5008e00b500 -9c00e000d900c30073007800d2009d0099009a009700ca0099009a0098009d0099019a01 -ca009a009d0097009a0099009a0399009a0099009a009800b6009a009d00b6017000a600 -a800c5007c00a2007b00b7009300950084008b00ad01ae00ad00880034002e009500ad00 -f700ce00b800ce00c100c700ba00d100c100d101ce00a7006a007d00bb00db00f700b500 -98009d0084008e00950083008e008300840080019b00cc00b9018d008400160087001800 -2600210039001a001900250020001b001900200019011a0019011a001f00220023002500 -220119021a001b001f0023001b001f0119001a0023001f001c00230019015a00c500d600 -d300dc00ce00b100b3005f0084008e0080008e00820070007b00a700be00c4006c006b00 -7f00be00d500d300c000d600ce00dc00a400c1009f00ce00c0000a011800290012001801 -0a00120018000e00170018001201170029001800170015000c003b002400110031002b00 -29001800310015004200bc00c100bc0069007700d200e002e100d200bd00a5007d00a900 -d300c8006d006e006c005a0049005b02370053005400bd000900e300f507db006f006d00 -56016a0066005a004d003f00b200c100c700e000d300d600e100c200a601b101d602a600 -6400c700c1019f00310132010a00170031011700290131013b00390031003b0026003102 -2b0129001800170027003b003c004000ba00d4009f00dc009f00d600b100d400f700ba00 -0700ce00a70073007800b300bd0070007901930084008e0086008c008900b4006e00be00 -7c00c40194005b0022001f00210023011901220025001a001f001b001d001f0037001b00 -37002200370025001b001f00250022021f02250023001a001f0122002300190051003a00 -510040003d00180016002e00ac00b700f700ba0082002e00840087008400950084009500 -8d00b9009b00b501e200db00c30075007800c1009a019d0099009d009a00ca009a019900 -9a029d0099009d0099009a0599009d0099009a009800ca009d01b60098007d0077007b00 -aa00a4006e00a200ba0035009b008e008c008a003d00420087008a002e00880095009800 -b900d400d100d401ce00d400ce02d101a60073007b00c000e200b9009c0085009b008100 -8e00840080008d008000840180009b00cc00cb00cc008e00800016008000170026002500 -220019002500190023002201230019001b001f0037001b002300220119021b001a002302 -1c00220025001b01250119001a001b0022001f001b0022005a00c500dc00d100dc00f700 -a000a70043002c00850080002c002d00a5006a00a600c400be006e006a007b00a000ce00 -a0004300ad00b10044006b00b700f8000700bf000a000c011200110013000e000f001200 -0c000e0012000c0512000c010e0013000b000c0217000c014000a500bf00a50069007b00 -d600e900ed00e900e600de00c100a700be000900ea00e300bc00a4006c005b0053003e00 -6a005b005a015c006601c100f300f101f500f400f300f501e100be00730054005600a600 -7b006600650067007b00a800a500b801b100c100b100a5006e00a801cc00cf0007007000 -6800a900a100c200a200520039003a005e003b0234003c0040002b003b0042003b003900 -310052003b0340002b003c0035003b00390031005f002b00cc00d400a000dd00a100cc00 -b200d400b000b200d600b200a60073007700db00c200a600b3007b00ad0082008f009800 -8e008a00ad007300a8007b00bd00c500a50064001b001c00250019001b00220023002200 -1b001f01220023011f01250019011a00250019002500220025011f0021001f0021002501 -1f002501230019003a001f0037003b0034002e0087008400b902b5008c00840080008d00 -83008e0080008d008c00b50086009b009200e100db00c30076007700d3009a01ca009d00 -cb009900cb009a00cb009a01ca00b600cb009a00cb009900cb0098009a01ca009a009900 -ca009a00cb009d00cb009d01cd009b0068007b00a900c800c7007c00a300b70093004000 -3c0042009e003c0042004000a2009e0040019300b700d402d100da01d100d300d100dc00 -da00b1006c00a100c100d6009c009b008e018d008e008d00830084008000830084008000 -8e00b900b5018d0080002e00870034003b0026002200250326002501210025001f001b00 -22001a0022022101220025001900250022000f0024002500220039002500210023012200 -2501220019005a00a800d300cf00ce00bf00b100b800f8008400820080018200a5007b00 -a900c800d2007b0073007b005f00f700a000ac00ba00ce016b00ce00ae00e200d6002a00 -0a000e0012000c003100130022000f000c000f000c000f0024000e0024000e010f011300 -26001b000d000f000a000c0031000f000a003c00b100d400c2006a007300de00ed00eb00 -ea00ed00dd00c600bc00b100c600dc01be00b100c0003f0053003e006d003f005a006800 -77006a005a00c500f300f101f501f000f500f300d3006600770063005b00a8006a005b00 -54006d00a601c200d700e100d700e001be00a500c000bd00e500eb00e200a6007700c800 -c100b1006c000a00370022011b0026001b00300024000a010f0024011b02210022001b00 -220024001b0113000c001b0022011800d400d5009400d3004300cf00c100ce0042005f00 -a2003e003f0064007700d900c8007000b20070008c002c009800810084002f00ae006a00 -aa007b00bb00be00a700730022001f0137001c0025021b004f0025002600390023003700 -210023002500230019002500210025012400370039002500390025021a00390025003900 -250039002500510042002e0187008400b500b900b500b7008800800084008b0084008e00 -80008d00820095008e009b009800e100dd00bd0073007400da00ca009d00ca009c00ca00 -9a00cb009d00cb00ca009a00ca009c00cb009d00cb009800ca009d009a00ca01b6009a00 -cb009a00cb00ca00cb00ca01cc0098006d00a2007c00aa00ab00730068006c0052002100 -2600240217003b0024003900310052005f00b800dc00d400d102d400d100dc00d100d400 -d100a6006a00a800c500e500b5009d008e009b008e01950084008d0083008e0080018400 -8d008e0095008001180034003100260025002600250039002100230021011a0025002200 -1f001b0022002300220025001b00250019002500190025021b0022002502230119002300 -1b002500230021001f005c007b00dd00dc00d100a700a600b100910089008c0080018400 -a20066006c00a700c4006d006a007000ce00e000d400cf000700d200d300a500ce00b000 -d500d40033000a000e000c0124011c000f000b000f010c0017001b000a001b0013000f00 -0e01210013000c000f00130024020c004200f700cc00b10068006a00d100d400d500d601 -be00bd00a50070007b00b200b1007000a500bc004d0138005400630054015a00aa00c600 -d600f100f300f501f101f500f300d60066007700630169015b004d005b00bd00bb00c200 -d600dd00d600dd00da00a900a600bc00bb00e300e800e6007d006a00d200c200c1009e00 -3200370022003700220024003700390037000a00300024001b0022003700220225002200 -370031003900240132002600390022003b00d100d4009f00da006b00dc00b800d100b900 -c100dc00b800a60073007700d900be007000a9007b008c0080008e00840095003500f800 -6d00b3007b00bd00b300a70064001c001b001f0023001f00210023002101470025002200 -1f002300220125002200250121001a002500220137002500370025011a00250023003701 -23015200370039003c0034002e003d002e009500f8009f008a003c003d002e0087002e00 -840080008d008200b4008e0098009b00e100c800a60066007b00d200cb00b600cb00b900 -cd009d00cb01d00007009d00cb00cd00d000cb000700cd00d000cb02cd000700b600cd00 -b600cd00cb00d001cd000700b9007b00a0007c00a80073016a009e008700340143008a00 -ac008b008c009f009e00b0008c009300ac00b803c700b800ba00b801ba00c100a6006a00 -7e00aa00dd009c00980086009b008d008e00950086008e00840282009200b5028c008000 -2e0087003c0026001a0037001a002300190023001901230019001f0125001b001d002200 -1f0119011b0023001900230121001900230022001f0023021d001f00220023001f002000 -5a007b00d200c200c100a9007000b2009300800084002c002e0084006b00aa00f700d100 -d8007b006a007b006e00ba009f008c00f700b100a1006900f70094000700ce003e000f00 -0e000c0124020c000a0012000e01170013000e00240013000c011700180013010e001300 -0e001700120015003500af00b400cc007b006d00dc00e201e500e100c900bc00ae00bc00 -c200d601a900a500a60055014d007b0063005b00540056007e007900c800f501f300f504 -e300c8007300560063007d00680063005b0054006a0073006a00b200b800c1029401a500 -a600d600e000dd007e007700be00a200a30052001c0037001f003700220024001b002201 -0f0024001b0025001b00250122001b0025001b001c003700220130012500370117009f00 -b2009e00c10041006c005200a2005f00a200b8006c006a007301c100be00a40179004300 -16002c00800088002b00430069007c006a00a6007b00680073001c001f00250023012100 -1a0019001b001f0047002200470020001f002304190023011f0323001f01230047001f00 -37001f02510020004f00400034002e018400b401b500b7008a008b0083008e0084009b00 -830095008d00ac0084009b008e00d100a6007b0064006a00a400f700b9000700b900cc00 -b901cc000700cc010702b900cc000700cc00b9000700b9000701b600b900cb00cc020701 -ba016d0070007800a800aa006e006c00b200f7009f019e00b000a2009e009f01b000f700 -d500d700d500e500e101e501e200e001e500e200e500c0006c00c300c800e600b6009800 -85009b008200840185008d008400870080002e008d009f00a100ae008c002e0018003d00 -3c003b0025003b001a001d002300200023011d00230019001d00210019001a001c001f01 -23001b01250019001a011b0023021f0020001d0123001c0022001a0023001a005a006e00 -d200c800c200a900a700b2009b0083018e0086008300a100a701c70009006f006a007700 -3f009f00ad008f00cc00cf00d4006e00cf00ae00d500ce002a000c0111010c0017011200 -11000c001300170018000c00120018000c011100170012000c000f000c01120129001700 -4200bc00cc000700a6007b00e300eb00f100f500f300de0009009600b100c000d500d600 -be00c10165005a004d00a800530066007700780077005a00be00f400f500f100f301f100 -f501d6006f00680062005b007b00770065005b007d007000a600ce00d700e000e102be00 -bb00c101d600e200e30070006d00c200c100a4006c003000370225002401220031013200 -2400260022003900220030002200210039001b00220030013102240017003100ce00d400 -9f00d3006b00ce00b800ce0042009e006b005e006a0073006900dc00ce00b100a4006e00 -8c0083008500800083009500b4006e00c3007b00aa017d0064001a011d01190123021d00 -1f0147011f0023001f0047002300460023021f0147001f0023011f0120001f0147002301 -520023004f00420087012e008d00f700b700b500c1008c008d0084008e00830095008300 -8d00800093008d00b5008e00d500d900a80068007b00c8009c009a00b6009800cb009900 -cb009d00d00098009d00cd009c00d0009800cb009800ca0098009d02cd009900cd008600 -cd009800ca009d00b600b90098006e0070007f007c00aa0078006e00ae008c0084008200 -2f008c002e008700ac004200f8008c0089008c009100ce00b800d100c101b800c100c700 -ba00ce00c200a6006a007700bd00d300b5009b008e009b0089008e008d0085008e008000 -820080002e008d00ae00b000ae008b002e0018002e00240037001d0039001a0220001a00 -1f001d001900250023001f0019002000190021001a0023001f0022001d0023011d001f00 -23051d0023001f00230020001d015a006800c801d200c800a700ae00810080002c009800 -8e008f00b100a700bd00c700c9006e0069007b00c700d500d100ce00d500ce00d400a000 -ce00a100d000ce0029000b0011000c0012020c010b00120013000c001200130012010a00 -12000a000c000f000a0012000b001200110012000c013500b100f700cc006e006d00cf00 -d700d600d700e000d200aa00a0007b00bd00d400d100a500a600ae003e0049004d006500 -5300540053006400a800a500d300f500f400f500f101f501f100d3006d007d0068005b00 -a400a8005b004d00a400b101ce00e500e100e000dd01a900a700be01e600ea00e6007000 -6e00c100b700c1006b0032001c0037020a0024010a000b0012000a002400220230001c00 -22030f0022000a000c002400250022002900bf00cf00a000d1009f00d300a400cf00f700 -cf00d500ce00a60075007700c700c1007000a6006d00950086008f00840086009800b500 -7b00c3007b00a900a600940073001a00230047001f0020001a0020001a0023001d002000 -1f00200147001f0023001f0020001d0023001e0023001a0023021e001d001a0047002000 -23001f0120001d0051002500390040002700180027002e00ac009f00ac01870080008401 -8d00950084008d01ad008e00b9008e00e500de00bb006d007900d200b6009900b6009800 -cd009900b6009d00cb0098009d00b6009800cd009900cb009700ca009801ca00b600b500 -9800cd009700cd008600ca009d00b600b5009c0044007c01bd00be0077006a00b800b700 -ac009f0040009f005f0134008a009e004200a100ce00cf00d401d500d400dc04d500dc00 -bd006a00a400be00e300f7009b0084009b0084008e008c0083008e008000870083008400 -b50007028e0080002e013b005100190026001a02200023001f001d0019011d0025001900 -23001a001f001d001a00220025001d0019001a00230022001f0023001f001d0023001d00 -23011f001a0020002500230050006a00c801d200c800a900b700ae00820016009b008400 -8c00a700a500a900b100bd0073006a006d004100b7006b0043009600af0093006b00b700 -9300cc00bf000a000c0011000c0012000c0011000c0012000b001200170013000c030a00 -0c0012030b0011000c00110012000c012e00ae00cc00c0006e007b00d300e200e100e201 -c800bb007000a700c400d300d40070006f006e005a005b005a0068005400530054005b00 -a900c800dd00f501f101f503e500c6006800540053005e0066004d00530049007900a400 -6e00c101ba00c700a9007000a100a700a800c200d500d3007d006900b100ae018a000a00 -3700320239002400310012000a00290032003a0024003100300039002200390030001c00 -3200390022003002220030002900b700b8004300c0006b00a2006c009f0041006b00b800 -6900650076007800c500a7006e00aa007b00b4008f009000820084008600b4006d00be00 -6d00c300a800a60073001f00230021001f0020001a0020001a002500230020001f002300 -200023001f0023001f0023001d00230147001f001d0047001f0023012500200047002000 -37001f002300200051001f00370042003c0034003c008000b400ae00ad00b4003d008400 -8d008e008b008c00880095008f008c009800ae009200e100d600af0066007c00c700b600 -9d00ca009800cb009900cb009d00cb00b6009d00cb00b600cb009d00cb009d00cb009800 -b6039d00cb009800cb009800cb009d00980090008f006d007b006e00c500a0006600a800 -b700890087002e008700820042003d0080009500880082009601b400ba00c700ce00c100 -c700c100c700ce00d101ce00a5006b009200a500d100b40195018c0095008c002f008800 -2e003d002e003b00ac00ba02ac003d0018003d00310039001a0026002302200023001d00 -20001a0022001a0019001a001d0021001c001f00250019001b0023001d011a0019002200 -1a002302470023021f011d00200050006600a600a900a700b800a600b200a10080002e00 -8b0084002f00a700a600aa00d9017800730077006b00b100ae009500b900cf00d100a000 -d400b700e200d6002b0013000c011200170012000e000c020e00170013010c0017000c02 -130212020f0024000c0017004200ba000700bc006d007700de00ea00ed00eb01e100c200 -b100a700c800e100e200bb01c10069005b0038007b005b00660073007b0067006300be00 -f501f100f500f300f500f300f500e100a60063005600550066016500630056006a00a200 -b100d401e001dc00a800a100a700bd00de00e100dd007f006600d200ce00b1009e003200 -2201310022000f00240012000c000f000a0024001c00240022001c0022031c0131002200 -0a0122021200cc00d500a100cf006e00ce00b800cc0089009f00b0005e00660075007300 -e300d200bc00a9006f00930081008d0080008e008c00f8006e00b3007b0077007e015c00 -1c0023001a002000230019001d0023001b001f0020001f00470020001f0023001f012301 -19001f0020001f0023022000230247001f0037001f0023001d00520023004d005f003b00 -3d0027008d00b901f700ba004200870034008d003d009e008a00ac008400ac008d00b400 -8e00e000d600b10065007900c8009c00b500b6009800cd009800cd00b500cf00b700b901 -9b00b9009800b9009500b900b400b600b9029200cc008f00cd009b00cb009c00b600b900 -b600a6007d006e00d200b1006a007b00a3005f003c013b0027003b002701180034003c00 -ac00b700cf00ce00d100ce00d100c700d100c700d102ce00b1006c009600be00e500b500 -b9008e009c00920095008a02ac00870080003c008d00b700b400f7008c003d0018004000 -270039001a003b001a002301460020001a0020011f002302200047001f0147001f001900 -2303220123001d00230147001d0047001f0120004700200055006700a600b300a900a700 -7b00a4004100810084028f00a700aa01bb00c9007b006a00a800b800d500cf000700d500 -d101b100ce00f800d400d1002a000c0324000c0013000c000e010c0113000e0113000c02 -13000e0013000c010f000c0024000e00120042009f00ae00a7006a007700de00ea00e500 -e800e900d300c500a600be00c200e101be00a900c1003f003800490066005a003a006600 -68007b01c800f501f100f300f102f300d6006d007d0078005a00aa007d00660053005c00 -b300f700d400e200e501ea00e100a900a000bf00d300ea00f100ea007f007600c900c101 -9e0039001b0026003900220039002200310024003100320024013100390022001b002500 -22000f002401390132013100240037003100ce00d500b000ce006b00e000b800e000cf00 -d100e000d100be0063006d00e400c800bb00c100a00096008303870043007300a8007b01 -77007d00660022002100230120001a0023011f0023004700230120001f0047011f002301 -1a00470023001c002301190020001a001d0223001f0021001f0023005200390050005200 -3900340027008b00b400cc00ad0140003c0187003d009e008200ad009500b4009b00b500 -b400d600d200bd0064007900d200cd02b600cc00b500b900ac008a004000340118003b00 -18003b001800340018002e003d009300b0009200b901cc00b900d000cd00d000d500d000 -aa007f006a00be00c10068007d00f8008e002f0084002e008b0087008b008d0080008e02 -8d003500b000b2009f00b000a200b201b001b200a30173007d00aa00e000b50186009c00 -8d0095008c0084009500840088008000340095000701d40095008b002e003d0027002300 -1a0039001f0023001a00230220001a001f001d002500190020001d002500230119002100 -1a00190023001f0022001f001a001f0023001f001d002301190020001f0023001f005500 -7300c701d300c100bb00be009f0089008300b6008e009000a5007b00a600a800bd006d00 -6c0079006a00cf009e008a00b1016b006e00ba00b000d400c700320024000c0013003100 -24000f000e000c0013000e0013011701240012000c0112000e0113000f000c000e000c00 -17010e003500a100b700be0068006d00d300e103d200be00a601c100d100d60070016e00 -3f003e003a0066003e003a005e004d00c400db00e400f506f300e300a60077005601a400 -6500540049005a00a400a900c200d602d700d300a7007000b101d701d6007d007700c800 -b100a1005f0022012500220039002201310024000a010f0026001b0025011c001a002200 -1c0022001b0037001b0030000a001c023200b800ba006b00c1006b00b100a200c1009f01 -d400a20070006d006a00c800b300a600b10093009500850280002e008c007b00bd007b00 -b300a400a50073001f0019001f001a0023011e001a0019001a01190023001a0025002200 -1f00370023001a00210025012100190021011d0023001f01250222011f003b001f004900 -40003b002e0087008400b902cc008a0034003d0087008400ac00840095008d00b4008e00 -b400ae00d600db00bd0068007900d3009b018e0195008f008e00860098009b0086009b00 -8e009b008600980086009b00980086008e0097009b00860098008600980099009d009900 -9d00cc017d017300a9007b0076007e00f700b40089008c00ad00b40095022e008800ac00 -8a002e00b800dc01d501dc00d400dc00d400d500dc00d300b80073007b00be00e300b400 -b5008400b500890095008a008b018d008a00840087009b00ba000701f800870034003d00 -3b01390b3a0039013a0032003b00370039013b0039003a023b0052003a0051003a003901 -51003b003e00520039015c006800c700b300be00b100a700b2008c008d0080008e008300 -8100b100a600f700d900dd00a00069006a006900b000b100ad00ce00c100d100a000ce00 -ad000700ce000a0024000c02240113000f000e000c00120013020f010c020f0232000f01 -240012000e0017004200b800ba00bc0068007b00d600e500e201e500d200bd00bb00c300 -c700e101bb00a800aa0063005b003e0065005b005e006800770066005b00c200f300f100 -f503f100f300e300c20073005300540073006501540055005b006f00a500ce01d300e000 -d300a600a501a900e100d700d50070006d00bc00c100b800a20030001c00240022003900 -220130000f01310022011b00370022001f012500370022003000220130011b0037003000 -2a00b800ba009400d100a200ce00b100cc0082008a009e0052005e0064007800da00cf00 -ce00b2006e008900800184008000840095006a00a5006e00a4006e006f00660039053700 -3900310039003b0552003b033c0052003c003b013c003b005203400052039e0052005e00 -940088008c019500d000d500d000d500b700ac008a009b008e00ad008d00b4009500f700 -b400b701ce00c100bb006a007b00d1008e008600980086009d0099009b009800b6009b02 -8e00b60086009d008600b6009b0098009b00980186009c0086009800860099019700cc00 -b500a5007f0068007b00790078007e00b10093008c00ac008a008c008a0042009e00ac01 -ae018c00b000ba00ce00ba00d101ce00d100ce00ba01ce00a6006a007000a900d900ba00 -ce00b100cf00c100ba00c100ba050700dc00da01ce000700b000ba00ce00cf00ce00cf00 -d101c700d100b801c700b801c700c101da00c700b800c700b200a900c700d100c702ce00 -c700d100c700da00c700b200c700d101c100da00c701a8006d00c7000900c900a6006d00 -b2008f009d0080008f0080008100a500a600bc00d200db0070006900a600c100e000d601 -e100cf00dc00a900d400b700d700d600400013000e0024030f0012001700120024000c00 -13013100240017000e0017000e00240131000b0012002900120024000f003500b100f700 -bc0073007c00de00eb02ed00e300c800bb00c300c900e000e100a700a600a8005b004901 -6a003e005a007300770068005a00bc00f300f101f500f300f100f500f300db006a00a800 -620056007b016600550056007b00a800be00e000e200e101dd00a900a600bd01e600e500 -e600a6006400c900c100b200a2001c00370022011b0022001b00220024000f0031000a00 -0f00240137002600210024012200300024002600300026001b0024011700d100d4009f00 -d3009f00e000c000d5000700cc00d600be0173007b00d900c200c500a9006a0093002c00 -2d00800083009b00920068007b007700ab00a800a6006a00b300b801b301b000b200b803 -b200c100ba00b800b200b801b000c700b801c700b201b801a200b200b800b000b801b201 -ba01d500e000d600d400b801ba00c700ba00c100b800c700c100b800b000b700b200b800 -b000b800b000b201b800b200cc00ce00be0065006e00d100cb01cd00b600b9009b00ad00 -8c00880182013d008b00820088002e008900360082008c029b00b5009c00b601cd02d500 -d000a700c300a700d200b10077007a00b0002e002c002e013d0034003d0042002e008800 -420034002e00ac00ba00b802c100c700c100b801c700c100a4006900a000a900d900b000 -5f019e005f009e005f006c009e005f0061005f016c005f0061005f0040005f02ad00d700 -e200e100dc005f00610052045f0052035f00400152003e00520440015f003b0052013900 -52003b0052003b0052003b00520060006a00b300c700c100a600a000b1008f0098008300 -2d002c00810070007b00a400c700c6007b006600a8006c00c700a200ad00ba00c000b700 -6e00cf00ae00e000d3002b000a0012001700120024001200310012010c000f000a001701 -3100170015000c00170012003100170012000b00310012001700240017004000b700ba00 -b10066007b00d300e203d300c000ae00a600bd00c200c8007000a6006c004d0049003a00 -65003f00380053005400a600c400d300f300f503f101f300db006e007b00630064006600 -73004d0049005a00a300a800b800d501d401d300b100a600bd00bb00e100d701a0007300 -c900c100b100a2003a0037013901370131003b0032002b001200240031013b0139013100 -3b0231022400310032003100ba00d1009f00d4009f00f700b100ce009f01ce006c006e00 -6a007300c500a600a3006a01910080001600840081009b0092006e006a0074007c007b00 -700066004f0039004f01470037004c003905370039003a00390137004700370039003702 -25003700230037002501470037003900250039009e00d700e500e000da00390037002500 -23022500230125002302200023014700200023015200e300db00c30073007900d100cb00 -b600b9009c00b50086009b0098018e0098009b008600b60086009b00860098008f008600 -9b029700b60097009d009800b6009d00b6000700cc00a600a800a600be00bc0073006d00 -b70088008b00890034013d0088008a009e003c003d008c009500ba00d100c700d100ce02 -c100d101d400ce00b1006600a400c700e3006c001a00470023004700230025001f011d00 -230022001f001b001a00200023011e0023002100ac00e001e200c7003700470023011f00 -2300470037001f00230025041f00220137001f0225001b001f0047001f00200123001f00 -25002300370023001f005a006d00b200a900b300a6007000b10082008e00810080008200 -9300a000a700b100d200c9007b006d006a006c00b00195000700d40194000700b700d700 -e00029000c0417000a000c0112011700130112001300150012020e010c030f0012014200 -c100cc00c2006d007b00dd00e700e202d300c100b100a700c100d600db00a600a8007900 -5c0053005a006a005b005a005b0166006800be00f501f100f300f501f400f500e600d200 -6a004d005b007d006a003f005b005a0060006d00a000ae00a700b200b800c0007b01a600 -bb00d400d0000700a0007600d900ce00b1006c00300037001c0122020a0024000a010e00 -1b001c0022031b0022013700390030000a01220137003100d400d500a100dc006c00dc00 -ce00d400840094009f00400041006a01e400c801c5006e00ae0084002f008d008f008e00 -9b006b0066006a007b00770173001c0019001f00230019001b001a01190023011f002300 -1f00220025021f0023011f01220037002101250023001f004700230022011b0037008800 -d700e000d300d10037001f002200250121002500230122001a001f01230125001f002300 -250023003b00e300d900aa0066006c00d100b6009a00ca009900cb009900cd0099009d00 -990097009d01cb009700ca0097009a00970099009d009a009d0086009d0085009d008600 -b6009801bf00cf00a800c300a600c500a70079006e00b700880035008a00ac008b008700 -2e00880042018d0080008200ac00d400c100d100ba00b800d100c100d100c100ce00c700 -a90068007d00a700d2006100250022003700250137002200370025002200260039002600 -370125013900250024009e00d501e000d20039013b01310039023b0039013b0039015200 -39013b003a023b013a003b003a0039003a00390051003b02520051015a006900c701b800 -7b006a00b300ad002e0017002e0018008c00a500bb00be00d300db007d006a007b00c100 -0700ce000700cc00f700d1006b00b1009f00cc00ce003e0024000e010c000f0013001b00 -0e0024000e0124000e01130012010e00170024000e001b000f000e010c000e010f003500 -a000f700b10069007b00e300f100f500f400f300de00c800bb007d00c100d601a500a600 -a4005b004d005000a6005a0066016e006a005a00a900f500f101f500f100f501f300d600 -6e00680056005c00a80070005b005a0073007b00a800c1000700ce00d100d600ce00a600 -7d00bb01dd00d701a6006400d900b8019f003a00370022013900220124000a0112002202 -3700220137001c002200260139003000310024002200240030003100ce00cf00b000d100 -6c00d300a700ce00b500ba00d600c100a9006d007700db00d200d100c7006e009f008200 -2f002d002c008d0096006e0068006d00a8007d007b006600520040015201400052005f00 -400052005f00420052005f0042005f0142005f029e005f008a005f009e025f029e01a200 -6b01ad00d501d300d1005f019e0042005f0088008a0042005f0042005f039e009f008a00 -88005f00a2009300ce00c800a7006c007900c80092008500980085009b00850098008600 -97008500860097008600980085009b008500980085008600970086009800850098008500 -980085009b008601cc00d0007d00a800a100d200c80070006c00b7008c00890042013400 -4200510040008c00880090002f008d00b000d100c100c700ce00c700ce00d100ce00c100 -ce00c700a8006a007700b100c700a1009e00a2009f00b0009e00a3009f00a300a201ac00 -a2009f00b0009f01a1009f00a200ad010700cf00d500d300ba01d400b801c700b200b800 -ba00ce00b800ba00ce00b700d100b001ba00ce00b200d100c100b700c102c700c100b000 -b200c700d101c7027d006d00da00dc00d500c1006e00c1008a002e00340088002e008400 -a000a901be00bd0077006a006c004000b1005f004300ad00b2009f005f00b8006b00b200 -b1003a000f000c0015011700270031011701310112001700180017003100170031000c00 -24000f0031011200170031000c0017003500a500c000a50069006d00dc00e902ea00d300 -c500a700bd00c800d600e100bb00a900b3003e0049015b014d0055017e00a900d300f100 -f500f100f500f101f501dd006a007d00730062006e0070005a004b006600a601c800d300 -d602d300bc00bb00bd00c500ea00eb00ea00a6006300a7006b00a2006b003a0037002200 -37000a0037002201300131002600390022003901220037001b0022002600220231000a00 -2200260037003100ad00b7005f00c1005f00a1006c00b00040009e00d1005f007b006600 -6a00be01c700c5006e00ad0084002d00350084004000f8006e007d007b00a900b100bb00 -6800d100d402d100c100c700d400cc00d1010700ba00d100ce00c100ce00d100b800ba00 -d100c100ce00ba00c700c100c700c100c701b200b800ba00c701d100cc00d501d300d100 -9f01a2009e00a20093009f009e02a2009e02b0006c009e018a009e009f00d600be00aa00 -66007900db000700cb00cd009d00cd009d00cb00ca019d01ca00cb00d0009a00cd009a00 -ca009d01ca00cb00ca009a00cd009a00cd009d00cb00b6009d00b600970070007b006e00 -d900c1007b01b700f8008d00f80095008c00a1006600b000a1009301a000a100ad00d400 -c100d100ba00d101ce00ba01d100ce00aa0073007e00bd00c5006c003903270051003902 -3b00310039023b003100390023003901a200e501e900d30040015f003a0052005e003b00 -5e003e005f00310052005f003b0052003b003a003b005200390052003a002b003b005200 -61003b00520039003b003a00520040003a003b0039005b007000e300ea00e300ce00a900 -ce00b7002b00310018013d00bc00be01c100bd006d017b005f00b000b200f8000700cc00 -c100a000d400ad000700cf002a000a0012000c0012000e00170112000d00120017000e00 -0c001700310012000c000a0112001300240012010c0117000c0017004200b100cc00c100 -69006d00c700e101e000e100c200bc00a601f700cf00da0070006e006c005b005a005b00 -7b0069005b004d005300a800a900d900f300f500f100f300f502f100e100c60077006400 -540070006800630055005300a3007000c100cf00d300d600dd00d300b100a100be00b300 -e101dd00a0006900be00b100b8009f003a00390037003900310039003100320131004000 -31003a0039023b00310039013101300039003b00310024003b0039003100b800cc009f00 -d3009f00ce00b800ba008b00ad00b7006b0073016a000900bd00be00c7006e00b0002e01 -2b002e003b00b7006e00c5007d00c800c000c400660051005e0151005a00370051025200 -51003b00390051003900510039005e00390151004f00510039005100390051003a003901 -23003901510139008a00e200e900e100da00260025001f0221002400250022001f002500 -1a002501260022012600250022003a00dd00db00aa0077006a00dc00d500860098008600 -980085009c008600970085008600970086008e0086009800850097008600970198019700 -9b0085009b0086009802b50098007000a5007b00c5017d007b00c1009e005f00a3004000 -5e00400039005f003b0152008a00ac00ba00d400d100d401d100d300d400ce01d400d100 -a6007b00a600a900d200a4005200610052005100610052016100520051005e005f005201 -5e005f0061015f006c00a200dc00d500e000c7003a0051013e0039005200390051003900 -5e0039005200390037005e002500520022005e00220052004f003b005f0039006a003700 -52002300520039005e013a00610037006500a600d600e100d600ce00b100c10096009200 -8d019200840094007b007000be00bd007b0073007c00c100cf00ce00bf000700bf00c100 -9f00f700f800cc00cf0029000a000b001700110012010c010d00170012000a000c001800 -17010c000f000c001700310112000c000a001200180017013400ae00f700af0069006f00 -db00ea03d600be00bb01ce00e100d600bc00b100c10065004d003800a6005e0066007700 -7e0064005500c500f300f505f100e500aa00780057006400780077006d00630068007900 -a600c700c000b200d100d300ce00a1007000a500a000cf00d300d20070006500c800b201 -a200220037012201240031003000310032010a0031012400370026001b00390024013900 -310032000a01370022012900cf00d000b700d4009f00dd00b800d500cc01d500c200bd00 -7b006800db00c801c100a1009500850086018300800093006d00a8007000d900be00c400 -6400370151002300390021004f0025004f00390037005e00370052003000600037003a00 -390037004f0037005200220061002500520037003b003901520039007a001f005e005200 -da00d600d100c700a301a400a200a301b200a402b200a300a200b200a300a900a700b200 -a901a400a901a8006d006a00d400d300b500cb009800cd00ca00cb009800cb009801b600 -9c00cd009800b6009b00cb009c00ca009d009c00ca009800b6009800cb009b00cd00b600 -cb00f70098006f007d007800aa00a4006a007b00a2002f0034005a005e008a008c008d00 -82015f008b0080018a00b800ce00c103c700c100b200c100c7007d006c006e006b00a600 -be000900c500c700c500c701c501c700be00c700be00a900b300a900c700b300c500b300 -c500b100b800c100b700a7005a004f00390037002200390022003a00370051003a004f00 -5100220047001f0037001c00370022005e0049005a003a0030004d003700380047004900 -37003a005a0037005e0047005a007000d300eb00e500c800a700b2009c00850183008500 -8300af00a600bd00c900bd006d0064007b006900b1006b0036009400a0006b01b100a000 -d300ce002b0031000a0112000f0031010a00100024003100290017002401120031000f00 -0a0024020a001700300031001300310017004200b000c20165007b00db00eb03dd00c800 -a700c400c800e300e100be00a900c5003f0038003a006d003e004d005500630068006600 -c100f100f501f100f500f101f500de006a007e0073017b015c004d006e00be00bd00d200 -e100dc00e300e101c100bd00be01ea00ed00f200a6006600bc00a1009f006b003a013100 -3e00320031002400390032003b00320030003200300032003a003b0024003a0030002200 -3a003b003e0032003a0032003a012900bf000700a100cf008a00ad00a300b70040009f00 -c100a0006d017700c800be01a900700090008300850097008500860095007b00bd00a400 -d900bd00ab00730038003a00600037011f00490037013a0039004d0038005e0030003800 -370038014900470037004d003800600037004f0149024d0049005c0037005a005f00b200 -a400a900a300a903a402a8007b00a401aa00a300a4017c00aa00a401a8017b00a4006900 -7b0073006c00a30043005f01410044006b004100890043003500440043005f0043004200 -44004200440041015f0043003500400036005f0041005e006b016c009f006f0078017b00 -790065006c0169006a0061005e0061006c006a005f005e0073006a0061005b007900a301 -6c007900a400a300a4007901a300a4006a0169006a007c00790077007b007c007b007e00 -7b007c017b0179006a0077007c007b00a4007b03a800a4007c00a4017b00730074006400 -5c0074005d00720073005c0066005d005c00720074007300720273007400760064006600 -5f0066007200730066007400660164007300720174006c00c800e300e100c800a800b100 -8900840083008e018300b100a400a900c800be00a80077007d00a500f700cc009c000700 -cf01a000d400ae00e200dc0029000a001b000f0024000e010f000c000a000e000c001200 -0a0024020e001b000e000a0024000a00120017000e000c000f0117004200b100b800bc00 -65007b00db00ea00e200eb00e500d300c800a6007f00c400dd00e100a900a600b8007c02 -7d0078007b00a8007f00aa00c900de00f300f502f300f501f300e300a4007b004d005400 -6f0066005a0054005b00be00bd00c200d501e001d300be00aa00be00b100e201de007d00 -6a00ce01b8009f003a00370022003a00370022003901300032000a002400220039013700 -390022013701320026003a0030000a0037023100d400d600b000d4009f00ce00c100cc00 -8c00a2015f0065006a007700c800be00c500b3006e0096008e008f008e0080008400ad00 -6e00c3007f00c60077016800640174006400730172007100640160006400660073007200 -64006a007301640072006400750064007600660173006400720064007800730066006a00 -73017900660079007300640072007300660173005c007600750074005b00730066005700 -7300660073006601720074006a0061006b00660073005c01660073007500720077007200 -64006a01660073035e00640066006500640175007300660064005e006a00660064006a00 -730066007a005d0072006400660060005e006c0079007300740060035a00740073007200 -64005c005900500061005e006001520051016000510260006c005e005d005a015c007400 -5c015d005a0059005500730057005a005d014e0071005c00560071007200630057005500 -5d004f0050005c007700730076007200730076006400730478007300740178006a007300 -780173006a017800760073006a007300740172007800740073016a00a300b200d300be00 -7d006c003500830080002c008b002c009f0066006a00a700a6007b0073007d00be00d500 -cf00ba00cf00ba00d100a000ba008a00ba0129000f0024000e011b000e0024010f001200 -24000e000f0224000f0113010e0022000a0013000f000a010f0017003400b100f700bf00 -69006e00e300f301f101e300c600bd00c300db00f300ea00be0073006a005d005c017200 -76007b00c900c60068006400be00f200f300f504f300e500be00a600be00a700bb007d00 -a6007b00a700b100aa00a900e102e200dc00be00bb00c200b100e600e900e500a6007700 -c900c000a900a200370022001c003a0022000f0026002200310032002900240030002400 -22013700220025001f0037003000240022000a001200300122003b00c100d1009f00d300 -a200d300a900d400cf00d100d500c700bd006a007300b300790166007b008a0084008000 -2e008d002b0093006a007c007d00be007b00770076006400750072006400720178007500 -7200750076007300660077007800650073007700740073017b0072006400750074017300 -76007300750173006600730072004b0050005c0055004e00550059005000570055004b00 -5900720057005c004d005c0057004b0072005000560064005000710059004a004b006500 -660064004a00500073005c00560064007300550071005c0057005a004800590049006600 -500072005d0060005900710059004b00570059015d0066005c007300740055004c005000 -57005c004c0045005c005e004f0050004f001d001e0047002000490059005d0055007100 -5901460023014c0046001e002000460048011e002000510079003a004a0047004d005c00 -5900490058004b00560059004b0073005d005500580057004c0059015700710059007300 -59004b0055004800550173006b0073016a00750064006a00720075006a00730076007800 -79006a0079006a0073006a00660064007200770078007600720078007300640274007300 -6a0069006a00c100ce00d300bc007000b100f8008400160080008400820069007700a800 -c100bc006e0073007c006b00cc006c004000b000b8006e01c1009f00cc00f7000a003100 -17010c0024001700240013001200170024000e000f000b000f0031000e0024000e001700 -130024000c0013000f00120031000a0017004200f700cc00b1006b00a900e100f400f300 -f101e300be00a700be00dc00f500f200c4005b004d00550056026401c900c60067005400 -be00f501f300f501f100f500f300d6006d00a600d900a4006a0056005700580064005100 -5b00aa00ed00f600e900f400e300bc01be01ea00f100e60070007700be00b100b8005f00 -22003700220137003900220037000a0031000a0022001b0024012100370022001c002200 -1f0022020a002401220037003200b700b8009f00c7006c00b2006c00b2004100a200b200 -6a00770075006800c500a4006c0066007700f8008400810080002c00820096006e00c500 -7b00ce00a500760073007700750076007300760074007302760075006400730076007400 -690074006a00730068007400730074005d00720073007200760064007501720074006600 -7300590057005c00550257005900490072005701590073005c0064005c005d014b007200 -50005a00730055005900570050004e005c00590071004e00500073005c00730064006100 -5c006400590057005c00470059005500660049005c0057005c0059005c014e005c007200 -5700590073005500730074005c0047005000580059004b004c005c006300500058005000 -48004c0050004c004b0072005500580059004b004e004c0050004f0050014f0050004e00 -4b00500047004f00500073005a00500047005000570071004b00590055005c0071005500 -73005d005a0059014b00720059004e00590058005700590055014b005700550079009300 -6b007901780064006600640072006a0079007600750073006a0079006a0066007b006a00 -66007300760073017400730064007300770072007600720069006b006900d200d600c701 -a900b1008f00860080018301b1007b00aa00c800c600a60066007b005f00a100a300ae00 -0700ce00d4009f000700b700d700d3003200240013000f000e000f0031000f000c001200 -0c0017000e020c00240013000a01130024001b000f020c0012000a014200c000cf00c200 -6900aa00dd00f300f500f400f300e300be00b100c600d300ea00eb00be007d0070007e00 -79007b01a8007e00c500bb00a800aa00c700f101f500f100f500f100f501e1006d007f00 -c900a600790073005c00720073005a006600a400e800ec00f200eb00e300c600bb00bd01 -f200f100ea00a6007d00d200c000b100a1000a000f00310024003100260030003a003200 -1200170032000f013100240031000f00390030002401220024000a0031000a0031002200 -31000701a100ce006b00d500b800ba0089009e0069005100660064006d00e300d300c800 -be007b00920083008600800199008f006e00aa007800be00a60078007500740073006600 -73006601740064007300720075007200710064016a00760074006a006900740073015d00 -750176007503760074005c007200590055004b0055005000550057005900550071004e00 -570072005c005a00640050005c005d004d005d005a0055007200570071005c004f005000 -6000710059004a004e00730059006401660050005c0057004e005a004c00590066005c00 -4c0060005c0059015c0059005800590072015d0066005c00680066004d0050004f005000 -64004b00200060005c004c004e004c0045001e00460045004c005d004c005d0066004500 -4601500046004c0148004c0320001e005100730050004f00480050005d0059004b005900 -55004e007100640073005700580159004c0059005d0055005c0057005d005c004b005800 -4c005800500069006b006c006a01740072007900660072006a017300720073006c016a00 -660073015c005f006a0179007400660072006400730072007b00730069006a006700d200 -dd00c200c000b700b800b5008f0190008f008000b1007b00a700c700c6007b0066007c00 -c100d600d100d400e100cf00d400a000cc00b400d500d4002b000e000c000a000f002400 -32001b000e000c0012000a0012001300240013000f002400310030010f0024000a000f00 -24001201170012003500b100f700bf006d00a800dc00e501e900ea00d600b100af00a700 -d200e100e500bb00a700bd0068005e004d006f0063005a015b0073006600be00f300f101 -f500f100f501f300ea00f7006a00a8006e00aa0070007e007d0070006c006e00a700e100 -d600e100ea00dd00bc00bb00bc00a700e200e500e30070007d00d200c000b1009f003000 -22001b001c00220130020f0017000a000f0122001c0037001b0022012600240031000a03 -370022003100ce00d500a100d1009f00d400b100d500cc00ce00d500c800bd0073006a00 -df00c700c800bd007b00f8002c008e00820084009d0092006e00c6007b00a7006e006400 -770073006600730072006601640076006400730072017500780074007200740073006a01 -730272007500720071006400730072007500740066017200740055004b00590057005800 -570059004e00590058005500500064005c005d0055005c0057004b00730055004e007200 -55005700740055004b0058005c0055004b004e0064005700660064015700720057004a00 -5c0047005d00590072004d005c0059017100590157007100570064005d00730056006600 -73005c004f01550066004c0045005c00600020004e004c001e01470045004c004e004700 -56005c0020001e004500480020021e00480046004c00460020001e0051006c005a005000 -470050004e005c004b005d005800550071005d00730059004e015d004a0059004e005000 -5c00570059005d004c00500049004b004e006400690073006400660073005d0079006300 -64006a0073017900730078006a01730172005c0073006a006b0173006400790069007b00 -73006a0073006a0074006600d200c500bb00b1009500a9008200860092002f008401a700 -a800be00ce00c900780076007c006900f7006b004300b700c100b0006b00d400ad00d500 -cf002b0012000c000e000f0024011b000f000c000e030f000e000f000e000c0012000a00 -0e010f0013000e000c0117014000b100f700ba00a000be00e300f301f100f400e500c800 -bc00bd00c800dd017000a4015a0049017b005300550062007d0063005b00a900f301f100 -f400f502f300e10069007300560054007b0069006600540066006a007b00b100d400e100 -dd00e200d300b100ae00a700a900e100ea00e3007d007700be00b100b2006b0032003700 -0f0024001c001b00220030010a010f001c00370022001c00370022040a02320137002200 -0a00f700cc009400b8008a00ad00a200b70044006b00b0006b00660076007300d900c700 -c200bd007c004300160082002f00f800890091006e00a9007b0070006a00640073007801 -730364007300720073006800640075017200760074017302640066007100750064007200 -7300740073006600730066005c007400600050004b004e0072004e0157004b0059005800 -4e00570059005d005c0050005d005a004b00730055005700660050007200590055004b00 -5d005a005c004b017300580073006400660055007300570050014c00590071014d005700 -59007300590071006400550059017500590071005c007700720055005001570073004c00 -45005c00600046004b0050001e0146001e0050004e0048005c0120004500480046001e00 -470046001e0046024c001d00200051006a0050004b001f005000550066004a0058005700 -5a00710173005d004e00580059004b0057004b0057015900570058004a0050004c004e00 -500073006a007300640073007400720066006a0066006c006a0066006a00730074006600 -730066006a006600720073006a0066006e00660073006c006a016e00770073016a01d200 -c100c800ce00b700b2006b008d0084002d00830084006e007b00b100d200d9007b007300 -7b006900b101b400cc00ce00d600a000d500ae00d500d40032000e0012000c0130000a00 -0f0012000b0013000f0012000f000a00120017000c021200130017000c0017000e000c00 -120017000c004200f700cc000700a100c100e000e201e500ea00db00c400a700bd00be00 -d600d400a701be005b0053005b00630053004d00530062007c007b00d300f500f301f500 -f400f100f500f000dd0063007700560062006a00790053004d006300a600a800b300d400 -d600db00d600dd00c400a700bd00a500ea00f300ea007d006800d900bc00a600a0003000 -1c012200250022001b00300124000a000f0022001b001c001b010f001b001c0022001b00 -24000a013a0024000f0037003100d100d500a100d1006b00d400c100d40082009f00b000 -6c00650076007e00d200c800be00a4007b005f008000820080008b008c00f8006a00bd00 -7b00a6006d006400730272006600730172007301600073005c0072017300640073017200 -640078007500730071017301740064007200730064007600640076007400570050017200 -4b0058014f00590058015700710072005d00500071005c00490064005c00550073004b00 -570075004a0160005500570058005500720053006400560073005900720058004e014700 -59015d00500059015d015c014b00720059007500710075005c007500760059004f004c00 -5c0073004c0020005e00520046004b004f0045001e004c0048004c004e004c005d005500 -20001e0046011e004c0047001e0048004600480047001d0020004f00680050004e004700 -500174004b00590055005000710172014e00580059004c005d004b005700590055007100 -5900500257004b0073007700760077006a0073016a00610066006a00680073006a017301 -760073006a0172007302690066015f006a006b006a0073006a016c006a000700b100d300 -d200b100bc00b400920080002c008001a4007e007000c700d3006e0066007900ae000700 -cf000701c000ce006e00ce009f00f700b10032000f0017000c001700240122000c010e01 -0c000a000f0017000f000c0012000c0013000f010c0017000f000c00170024000a002e00 -af00ae0091006900c800e300eb02ed00d600be00b100be00c600ea00e100c500bd00a400 -7c00ab00c6007f005700590057017b00a600d100f503f301f501e300bd00680056005400 -69005f005e005a005e00a900c500c7000700d500d300d600d300a6017000a500e100e800 -e20070006700be00bc016e0030010f00240130000a0030010a0012003000220024021b01 -22001b0022001b00240030000a0332003100f700cc009300d1006b00c700a400cf00cc00 -c100d400be00a90073007700d300be007b00a8007d006b002c002d002c008300b500a100 -6a00aa0070007f0064007600640077007400750072007400730274006600740072026400 -73016a00740072007501740064016a007300720073007600720173007200760074005600 -55005c0057005c005600710055007100590157017300580057007500710055006a005c00 -550057004e00710072004a004b0057005c005d004b0055006a005b005901720057006a00 -57004e0058004c0057005900600050005d005700750057005c0059004e005d0059007500 -7100750055007501550050004c005c014f001e005c00730046004e00500020001e004c00 -20004c004e0048005d01200145004600200047004c001e00460048014c0020001e005100 -6a0050004c00200050004e005900550059004b004e005d00710075005900550057005900 -4900590050005c005900570159005d025c016a0073017700730164007300740064007300 -77006a017300720076026500730072007700740078007900660073006a006d006b006c00 -690068006902ce00a600be00c800a800b700ae0082009500840095009200b1007300a800 -be00c9006e0073007c003e00b00044008200a100a7009f006900b800a100ce00c0003300 -0f000c01120013000e000f000c0012000c000e000c010f003b000f0024000f0117000a00 -0f00170012001700120117000d003500a700c0016900ce00e300f300f100f500f300e300 -c200b100be00d200f301d300bd005300720066000900aa0057015800550074005400be00 -f300f500f102f502e600a8007b005c0064005c00ad00d200a70070007b00a600d600d700 -e701eb00e500c000a600a700af00eb00f500ea00a600770070006b00a0006b0022003800 -300024000a00220024000a000f000a0030011b001c001b000e00240022003a001c001b00 -22000a0224001b00220037002a00a100f7004400b80041006c01a1002b004000b7004000 -5e0073007b00c800bd007b00ab007b00b10092018c00b4004300a1006e007c007b00a600 -77007500720073037600740073006600740073006600730164007301740073006a007300 -7700710073026a0172006400770072007301720076005c00640073006a00640072005c00 -71007200640059007101640060004b0057007500720049006a005e005c0058004e005901 -4b004c005800570059004e0057005e005c0072005d006600570071004b004e0055004700 -7102490073005c00710059005c005600550157007800720066005c00640073005c005000 -4c00590071004b001e005d006000460058004c0020001d00470020004f004e004a005700 -590020014601200046011e0046004c0046004c0020014f0073005a004f0047004c005500 -72004b00590057004e007101640059004e0057014d00710055005c006400570055005900 -73005d005c0074005c00660073006a0179007300640073006401660073006a0069007900 -7400730166006a0065006a0172007900730066006a00730069006a0273016a006900d200 -bd00c800be00a600c100f80084008c0082008c009600440066007b00be00d200a5006a00 -7b00a300b200b100b500cc00cf00d500a000cf00ae00d700d600290024000a000e002400 -22001b0025000e000c000e010c000f0024001b0022000e031b0113000a000e000c010e00 -12004200c100ce016b00cf00e500f300f100f500f300e300c401c600d900f500f300d200 -bd00630073006d00c800a80055015700550073006300be00f300f502f100f300f500f300 -e300770073005500580057007000db00a00073005c006d00e100e800eb00f401e500b100 -bc00bd00bc00ea00f500e600a0006d00d200c000a700a00030001c0030001b001c003700 -22001c0030000f000a011b00220324010f001c003000320030000f00130024001c003000 -3200d300d600b000dc006b00ce00b200cf008c009f00c100a2006d0065006b00dd00c200 -be00a4006d00af008f008100820084008d00f8006e00a900a000a6007301720076007200 -78017500730066007300750064006a007400730178006600720073027500760072006400 -730066006a00730174007302750072006000590058005c0057005d005000720055007200 -570071005d0050006600550059007100590050006a005c0057015500590071004b004700 -57004e0059004e016a00590072005c007300720071005800570075005500750255006400 -6600730059005d0064005700590057007600740064005a0073015c005500490059007200 -4b0020005c0061004c004e0050004c0047004c0046004c004f004c005d00580020014700 -48001e00450046004500460048004c01200023004f00730060004a0049004e0174004b00 -590055005700720174005d00580059007100550059005701640056005d0160005c037301 -6c006a00730164006a007302770073017200740166006a0166006e00740073007b007300 -66006a0066006c0073006d007b00740073006e006a00d200a900c800c900a800a9009500 -84008f002d008200f800be006a00a700a900c200a0006b007000a1000700ba00f700b900 -b700b4006b00b700a1000700f7002a000f000c010f0024000a000e00120011000c011100 -12000e000c0024000c0013000f0031000e0012010a00130012000c0118002e00ae00f700 -c0006900f700e200eb00e700e901d600c400bd00c400c900e800e200bc00a6017b016e00 -7d006800560054006200a800bd00db00f500f100f501f400f501f100e3007b0068005500 -57005600a8000900bd006f006c00a600dd00e200e900eb00f400ea00be00bb00bc00bd00 -e600f400f300a7004400d300c000bc00a0000a00370022000e001b0022001b010f000a00 -3200300022001b0037012200370122001b00220139000f000a000f00370030003100ba00 -d500ae00d4006b00d300b100dc000700cf00e100c800be006a006b00cf00c100be00b300 -a000440081002c0084008300840095006d00be009400a400760064007200730177007600 -74006a0074007700750073006a005e006a00660076007300780066007300740075007600 -640172007300660073046a0074007200600057004b00590072005c00550059005a005d00 -500055005c004c0064005500590075005d004a0066005c00590072004e0071014a004c00 -5d0158004b016600570073005c007300710072004a005801550071007500720055007200 -6400660057015d004e0059007201590073005c0073005900550050004c00550074004800 -20005c005e0049004e01480020004c0046004c0047015700590047004800470046002000 -46011e0047004a01480020001d0039006c00500049014e004b0072004b00570171017500 -74005d004e005900570049005900550159005c005500590050005d0173005c0073006b00 -6c006501790073006a00720076006c0073006a006600730174006c006a00660073007600 -68006a0078006c006a0068006a0173006a017300770068006e00c100a700c500be00aa00 -a9008e0086008300850086009c00c1007900a900be00d200a70069007000a000cc00a200 -8a00ad00b10093006e00c100b000e100d3003a001b000f001b01240119000f0012000f01 -0c000e0024001b010e010f012400130031010e000c000f0012013400b100b700c0006900 -c000eb00f400eb00f400ea00db00c301bd00d200e500e100c000bd00a7005b004d005300 -7e005b016600770063006400be00f500f101f500f100f502e600bd007700540062007e00 -6500a6006900a000b100a600c200d600d500e000e200e100c400a700b100bb00e300e001 -bb006700be00b1016e000a0022002400300022010f00220030000d0032000a0022013900 -1c0122021b002400370039000a001000240130001700ce00cf009f00ce006b00ae00a100 -ba0043009400c0006c007b0073007700d600c100a700be00a1009600840183018f00b400 -7300a900a000a60073007800740077007300770076007301720077007600640166007301 -7600750076007300760078006800770073017200780073007400780073016a015d007500 -730055004b004e00590055004b00550050005d0051004b0050004c0074004b0072007100 -5e004c006a005c0050005d005000590072004c0048005d00570058004b004e0072005700 -72005c006600590072004c004e014a005900710155007600640066005900640066005700 -58005700750064006a005c00720157004b004a005c0072004e0020005d005c004c004e00 -57004b0047004c0050004b00500049005d0057004f004c014a0046004f004c0150004e00 -550050004c0047005c007300560050004c004e0055007200550073005c00590075007100 -73005a005d005900720055007200550072025d0059005d01590078005900740069006a00 -6600780074006400730172006a0173006d007400780072006d0073007200730074006400 -730074007b006c006a00690073006a0064007b007c00680073005f00a701c100c900bd00 -a700890085008e0085018e00a5007000f700d300e100a90069007000b000ba00c100f700 -0700ce00d100a400ce00a100e000ce0032000f001c000c002400260024000e000f010e00 -0a010e002400220026000e01170013000f0017020a000c000a023d00bf00ce00c0006d00 -ce00ed00f303df00c300a700a900c800e600e300be00bd00c5003e003a0166005b005a01 -7b006f005b00be00f102f301f101f500e3006600780056005c007b006a005e0054007d00 -a900bd00d200e300ed00e500e900e600c500b700be01ea00ed00e300c3007700c900bc00 -a7006c003a003700220030000f00220213000a000f001b002200240022001f0121001b00 -21001f001b00220131002400260022001c003100ce00d400b000cf009300d500ce000700 -89009400b00052005e0066007d00e300de00ce00a4006a008c008e0085018e009000f800 -73007f007b007d006a00660073016d006a00720276017400730078007600730172016a00 -7300760073006800730169006400660073007501730066007301720075005d0055005000 -55005d014b0055005d00570050004a0050004e005d004e01720059004c00660059005500 -5c004d00570071004a004c00600050005800550150005700720058006400570072004a00 -4e0055005000590072015000660073007400580059006600550059017500710073005600 -73005600570050004b00550071004a001e0050005d0050004a007100490047004c002300 -4c0049004800590147014600480020004c004700200048004c02200150006a0050004a00 -48004b00550072004b0056005700710275005c0050005901490071004b0157005c004700 -57004b00550373017400600073016a027300740073017600740078007301660073007b00 -7301780073006d006a0073017200730068007301660074006900c500bd00d201bc00be00 -430080008400800083016e007b00b700d300e100a8007300a400b700d500d101d500cf00 -d100a700b800f8000700c00032001c000e000c0124010f000c000f000c000f0013001201 -0e010c000f000e001b002401130012000f00120029000b0017003400f700bf00bc006500 -be00d300e000dc00d601c500b300a0007000bc00c200c7007000a60070003e004d003800 -5b01490054004d00a800c400db00f300f506e1006a0078005c0056006d00660053004d01 -a900bd00be00dd00e100dd00e100d900a600a100a700be00e100e200de007f007700c500 -b100b2006c00370022000e000f0022001c0124000a003000120024002200300022021b00 -39001b001c000a001c00260012000f00240130001700ba019f00ce009f00d400b300cf00 -ce00f700d600c700a90073007b00c800be01a4006900930084008e0082008d002f009500 -6a00bd007d01730066017b00730074007800750077007300780065007301660073017400 -660069007300770073006800750078007200770073016400720073006a0173005c006400 -590055004c00550057014b0055005000590057004c0055004c005d004b00710064005c00 -5000640057017200500059007200470049005a005d0055014e0059027201550059004900 -4e0055004900590072005c00540066016400590071015700590174005900720050007300 -59004b00490047004b0071004b004f00600066004d005000590050005100500051004900 -50004c0059005c004f004c0046004c001f004701230047014c004f00470150006a005c00 -490047004b0055005d00550059005700640071007200760057005d005701560057015600 -630073005c005900640056005c007400550066006c006a00790173006b0073006a006c00 -79006a0073017b0078006a0074007300740068016a0073016a005e006c006a0073016a00 -7c007800730076006600b100a600be00c4006e00a000360081008300800081008e00a100 -7b00a700a900be00a600740078004100b7006c008a00f700ce00b1004400ba009500d500 -d30033000f000c00120011000c00170013000c0012000c01110012000c000e000c011200 -0c00120024000c00120011000c0011010d0015002e00b100ba00c0006300c800e500e900 -eb00e900eb00de00be00f800be00c200e300e100bc00b100a400630066003e006d005b02 -56006d006600c200f301f501f100f502e600be00770053004d00670066006a0054005000 -66007b006e00a400c101ce00be006f007d00a600a7000700d400c800aa006400c100b100 -a0006b00300022001b000a00220024020a000f0030000f000e00300022021b001c002200 -2400220030000a0110000a00240030001700b7019400b10093009f00a2009f0043005f00 -b70052005a0073006600bc00b200a4016b008c008500980081008d002f0089006e00a800 -770070007300780064007301660073007600770073006400660073007900660064006800 -73026a0066007301760074006a01740073006a007300640073006a007300660064015c00 -560064005c00640055005a005c00710055005c027300550064005c007200570073006400 -590073005a00590064005c004d0066005b00560057005d00730056006400630073005e00 -7400660073015a00710072006400560066006a00730071016401730166016a005d007300 -64007400790073007400750074005a007b006d007b006a0073007c00a40278007e007900 -7b0079007a005b0079007c0379007a007c007e007901a800780076007300790060007400 -7600720078006a0073006400730174007200760073017b00730078007d006e007b017300 -7e007b0069007d00770073006a0073006a02630068006a0173006a0073006a0173006a00 -7300770072006a0073016a036c006a006d006601730076006a00780073006e0165007c00 -a400a100820084009700810098009200b100a601a800c600a600680073005f00b700b100 -f700d0000700d600a1000700b400d700d4002b0017000c020e00120024000c0012000c01 -11001200170012000c0111000c001200130017000c0011000c0011010c0012002e00cc00 -0700cf006d00d600f300f500f101f300de00c900a100bd00c800e800e300f700c100c800 -65005a0038006e003f005b005c00780065005b00be00f300f502f300f502e1006d007f00 -64005c006d006900650062006600a600bb00d200d600e200e500e800e100be00aa00be00 -c100ea00eb00e600c5006400d200ce00b10093000a0030000f000d00240032000a001700 -0d0012010a000c000a003900370030000f001b000f000a002200320117000b0012000f00 -22001700ba000700b100d4009300d500c100ba008c00ad019e007b0076007b00dd00c100 -b300be00a0009100860185008e002f008c006e00aa006d006b0073007800760073015e00 -73007600740078007300740073006800730474006a00680072007b0076006a0166007400 -780073006a00780073006a006600720075007600ab007e01a4007700720073007e007601 -ab00a8007f007d007f006d006a006400730066007700760066006a0076007300c4007700 -7b00a4006a007800a8006e00700069006b006e006a007600c300ab016600750073026a00 -6b007300750076006800640073006d00680064007300780077006a007e00aa017c007800 -a80073007b017e007b01b300c500b200b3007c00a800a4006e007b0079006a00b300ab00 -b300a900aa00b300aa00ab00aa00a800aa00a900780073017c00790074015c0073006900 -5c00570056007300720175017400790063007900aa00a800aa00c4007700ab00a4009f00 -ab007e0077006a0073026a00750078006a01740073026c0079006a007700730074007300 -740072006a0273005e006a0173017c0064007300740076007700a601bd00b200c1009200 -98008500800081008400b1006e006c007b00bb007e006d00a400b800d4000700b500cd00 -ba00cc009400f7008c00cd00ce002b011103150031001100170015000c00110015001700 -0a00120015010b000c001800170011010a000c00110115002c00ae009600af006d00c200 -d701e202d300bc00a500a600c700d600d300a500bb00a9003a0038003a005e0065003f00 -5301a801d200f502f100f500f100f501e1006600780056005a0066014d015a00be00c000 -cf00d700e101e200e500a700c300a700ae00e500e900ea00c2007300db00c000b2009f00 -2b00320022000f000a003100320024000a01320031000c00170030002500300032002600 -240139003b0031000a0031000a0024013100cc000700af00ce004400ce00c100d400cc00 -ba00d700ce00aa0076006d00d60070006c006a006e00a1002d008e00840086009b009200 -6d00be006d007b007300780066006a0073006a0073027200730066017300760072007500 -6400610073006a0064007400730072007300640073007200740073006a00770066007700 -73007200710072004f00500055005c0057004b005d004c004b004e004c0150005d004d00 -53005c0057004c007400550058006500500057005800550020005a0050005d0072005000 -6600560073005c0066005000720049005501490072007400730064006600720066005600 -64007300550072006402720073007600720055005000490055005d004700490055005700 -490055005900490020004c0046004c005000470056005c00490050004c0147004f004c00 -47014c0050014f0023005700760055011f004c004b005d004a005d004c005d0059006401 -5a005c0058004e001f005c0047004c004b005d004c0055015a005c004f0173006d007900 -730064007600720074007302660174006c006a0266007300750073007200780074007302 -66006a00760075007400730064007300740064006a006e00a4007b00b300960086018f00 -980092006b006600a600c100c8007f0073007b004100b0009e008900ae00f700a1006b00 -ce00f800cf00c1002a00170015001101170012000a011201130015000e00170012001700 -1200170012001500270017001200170112002900170015003500b100f700bc006b00c000 -d600e200e100e200e500d400b700a100a700c800e100dd00bc00b100a90066005b006500 -7b005b003f005b005a007001c100f301f101f400f502e100a800780056004d0066005b01 -4d017b00a900b100bf00c100c200ce00c2006e007d007000a600c200ce00d100a6006400 -be00b100a00044002b0030000a0012010a003101320012000a0211002400260032000a00 -2401170031010f00120032003100170032000a00b700ba009f00c1004400ad022b004300 -b40043006a0064006600c200bc00b300a300730043002c0092002d008300860092007b00 -c4007b007e007800640073026a0072007300640075007301720066005900740164006a00 -61006d0066006c006a006600780064006600640076006a00650073026a00660064005c00 -4b004a00580057004e0047005d004c004e014a0047004f005d00490050005e005d004700 -6a004c005700640055005c005d004b0020005a005000580059004a0157005d0057005d00 -4b007500550059004b00490059007200710056006600590073005c0073005d004d006400 -710072007300640357005c005000580059005101600057005c00500058004d0047014500 -4c004a00480055005700470055004c0046001d004c0047001e0046024c0047001e005700 -720059005800200048004e005d004800500158005900640066005c004e01550047005500 -46004a004e01470055005600660074007b005e007301740073006a017300660068007800 -73016a0073026a0066006a0076017300660073036a00730074007500720064006d006602 -6400a600a900c800aa00a9009200850180018600ba00a600c100dc00df00a80064006e00 -6b00ae019200b900cc01a000cc0096000700ce0033001601280015002e00180031001800 -2e002b0018001600310034001500340018002e0016002e00180029002b00120034001600 -1800150016002f00b100b700bc006700ce00f400f300f101f300de00c500bb00c600d200 -eb00e500bc00be00bc00650038004d006a005b01650066006d004d00a900f300f500f100 -f504e1006f007700540053007c0069006d005b0064007b00a800c100d400d501d600d200 -a500bb00b101d500e000d600c6006800c800c100b800a100400032001700340031013b01 -0a002b0132003b0034003b0031003a003200310013002b0035003b003100290031003b00 -18002b000a00c100d100b000d3004400cc00ae00b9008e00ad0193006a0077006600db00 -d200c700c1007b00930081002e00160080008400af007b007d0073007b00730075007300 -770073006400760073026600720175027200640074007900760073006b00790073007200 -75006600730075006a017300760174007200740072004b004e0059015c00470072005000 -4b0148004c005000580047004b005e005a004b0072005500560072004b00720057004a00 -4b005c00500057005c004a0048004e0072005c014b005d004a004b0047004c004e005d00 -590055007300560072006400760066006d00680072007600680173007600730079007b00 -7900600073007c00a4006a007400a4005c0073005b005c0147004f00470157005c005000 -5c0055004f0250002000460147004c0120005800730055005000470155005e0049005700 -4b004e00580071005d0059004e005500510023005d00200047004a005100470050005c00 -4e014700500064006a00730168006a00720066007300720073017b007302770073006600 -7300740072006a006c006400760078007300740076006400730078006400780059006400 -750073007b006a003e00b100b40084008e0084008300b600c0006b00a500b200be007b00 -73007000ae000700f701b900f7019400f7009000cc00b7002a001200110012000c001200 -130026000c0015000c001700150012000c0031000c0017000c00120017000a000b000a01 -130031000c00180015002b0094009100a1006900c200e100d702e200d300be00af00a600 -c100d500d600a500aa00c5003e0038004d005b003f004d005a005b006d007b00c800f506 -f300dd005b007f00640056006d0079005b0049006600a400a900c800d601e000e100d600 -c000af00b101eb00f500f300d2006900be00a500b1009f0031003000130017000c000a00 -17010f0012010a002400170024010a00120024000f002400170024010a00310024010a00 -3100b200c100a100cf006b00ce00b100ba00f700b100d400c100b3007601c100bc00a400 -bc00a600b700f800340184008c00a10073007b0068006d007300760064006a0064007500 -7600740073006a005c0064007400720075007401720076007300640073006a0074007301 -64017300760066006c0066007500760074006400720059004a0048004e0057004e002000 -58004b00490055004800460050005d0020004b005c005d004a0071004b0057005d005000 -5a0072004c004b0059004a00550060004a005000570072004d005c0055005c004c004e00 -5c007400570066005c00570071006400730164007300780064007500780068017b006800 -79009f00a600a400a200a000a9017b007800ab007c009400a4017b00a8006c006a006c00 -730079006c0079007c006c00a3007900a3006000470046004c0048004c001d0057007200 -50005a001f00490059005d004900590058004e005901660055004e0055005a001e004b00 -20004a015d004700500155004e0046005000730069006a00740066006a00720073017400 -6a00780074006a0073017400730166006a00720073006a0074006a0074006a0272007500 -78007400720175017600ab00bd00a500a700950083008600850083009000a1006e00b100 -c100c200aa006a014100b70093008900ad00ba00b0006b00ba009500d500ce0033000a00 -0c0112000c0113000c0011000c0111000c02120017000a000c01170012000a000c011800 -0c00110017003500b100f700bc006900bc00d600d501d700d600c200bd0070007d00a500 -cc00c1006e00a6006e0065005b003f006a0065003f004d01aa00d800dd00f500f100f501 -f100f300f500f300e100a8007800550056006e0068005a0049003a00aa00be00ce00d600 -d300d601d300a800a700ae00a500e100e501be006d00a900a100ae0093000a0032000f00 -31000a0032000a0012000a000b00120031000f000a0230000b000f000a0030020f000a00 -31000f0024010a00c100cf009f00cc005f009f008a00ad0035005f00ba0041005e007200 -7d00df00c200c800c6007b0044002d008100800098008f00b1007300c40077007d007300 -6400770073056a0073017400730064007300720173006a00730074007200760073016a00 -660173015e00730075007800730064015d0047004800580057004e00460058004e004c00 -500048014f005c002300570059014a0071004e0057014b005c0071004b004a0057004a00 -4e005a0047004b005000720055004d004e00590048004a0050004c0058005a005d005000 -7200590072017102750164006a0066007c007b00730061006a0061006a02a40073007900 -7c0077006a007c00a8007b00a800a401a9007b007c00b200a4007c00a402a90079007400 -5d004e004c004f001d00590071005d004e001e0047005c006000500059004a005d005700 -5900730057004e0055005c0020004e00230049004c00580047004b00580055004e004600 -49006a006600730066006a00730174007300640073007900730069005c006a007b007400 -6a017301770066016a0073006d0073006a00780073006c0073007600730074006601a900 -c000a000a4008100980083002c0080002d00bf00a000c100c800db00bd006d00a800a900 -d400ce00b9000700cf00ce00a700cc00b400e700d60040000c0111001200130017002400 -170012000c0111000c000a000f000e00120017001100170131000c0012000f0015001200 -110012003400bc00cc00c0006a00d200ed00eb00ed00f400eb00e100c800a900be00d200 -e501b100bd00a9006d003e003a007b005a005b0055005c0066004d00be00f300f100f500 -f300f100f400f500f100e500bd00730053005c00770067003f005b005a0079007000a500 -ce00c700ce00cf00c200a800a0009600a100e001e500c1006800d900cc00b10094002a00 -30000d000a0012000a0112010b000d000b000a01240030000a0231000a01320112010a01 -0f002900cf00d500b700cf006b00d100b700cc008c009f00b800a4006a007300a800e400 -be00c501a000ae008f00860083009801f8006600c4007e016a00630073006a0073017500 -720073007402730063007300660073007500640066006a00730164007500730166006c00 -730066007300720064006a00780075015d004c014a0055005000470058004a004e004b00 -480150005c001f005000710059004a00720050005500720050005c0059004c004a005c00 -4c004e0057004b004e0057005d0050004b00570074004c0155004900570060005d004d00 -72005700640059005c0064005500720071007200570066005000720055004c0147004a00 -4e00480046005000640073005c01730066005a005c015a005e00740073005a0073005c00 -600052005e0060005c0059005d0055004701230059007500500055002000500057005a00 -4b0071004b00570071005700660058005501580020004e00200048004a00580047005500 -57005800500046004b0073016a007b00740073006d0073016400730079026a005f007301 -7c0073017700730079007302740073006400750073006a00730074006a016b006a00c400 -c100b000a40093008e0080008e0084008200b1006a00a800aa00c100a1006c007b00b100 -0700ba01f701b700a100f7009600cc00ce0029000c0317000c000a000c0011000c011500 -0c00120017000c010b0012010f0112000c0031000c010b0017002e00a100b700bc006700 -d200ed00eb00f200eb01de00c400bd00a700c100e000dd00bb00aa00bd004d0049016a00 -33005b00560066006a006500c200f300f502f300f500f101e300730078005c0066007b01 -5b004d006a00a400a700c800d601dd00e100de00b100bc00c000b100ea00f100f300d200 -6800da00c100b1009f0032003001170012000f000a000c000a0012000a0010000a012600 -2401310022010a0030003a003200290031001200310024002900cc000700f800d4009f00 -d100c1000701cc00e000c700b30066007c00c700a400a900a300a000ad0090009b008d00 -8e008c0093006a00aa0077007d00660075006d006a017300750073007601740072007301 -74006a0064007500730166006a007300660076007400790066006a00660073036a007400 -72015c0049015000530050003800550050004d0050004900470050005a001f0053006400 -5c0049007200500055005c004d005a0057004c004b005c004900570059004b0057005000 -66005c01640073006a0073006a007a0072007300630073015c0066007700650069005c00 -640057006400560066005a00720057004c0051004f0050005d004f015000730066015c01 -66005c00600066005e01730066005a005c005a005100520051015c0072005a005c005600 -4f00370059007200550147004d0057005b00550072004e005a0057006400660057005a00 -55005d004700500047004f00500051003a0050005c015a004f004d00730068006a007800 -7400780064007400730064006a02660074006a016c0074007800740064007b0079006c00 -740066007301660074006a006601730066016a017e007c006a00a3009400870080008600 -84002e005e0066007b01c500a00077006a004100b7009f008a00b700bc009f006b00c100 -a100cf00ce002b000c000a000c0012001700130024000e000f00240013000c0012000f00 -17010c0017000f01210024010a0013000e0017023500b100ba00b10063000900e800e200 -e600e900e000da00be00a5007000be00d100d4006f0065006d00530049005a015b003300 -5301bd00c900de00f300f501f400f301f501e5007b00770055005b006d005b004d004900 -4d00aa00b800c100ce01d100d300c800a601bb00a500d602be006800c200b700b1006b00 -32001000300012000c001b0024000f0031000e0012000a000f000a00260013000f002400 -1b003900300131000a0017020f0030001200b100ba009300b8004400b700ad00f7002f00 -6b00a20040005e0073007c00ce006c0079005e006c003600830098008401340093007300 -620064007700640075007302640072007500760173006400760073006400730175007300 -74006a007300760073006400740066006a00660073007800740073006400730074006400 -720066005b006a0073007b006a00a3007b007c0079007c007b006a0073007b00a4007b00 -77006600630064007400760166007b0066005a0074007f00ab0077007e00aa0078007c00 -68007b007e0078007c00c5006d006c00aa007c007d007000a90065007b006a007d00a600 -7b00aa0076007e00670077007300a80076007c00aa00a400c400bd007b007c00c4007d00 -7e00be00a6007e00c300aa00a800b300c500c700d100c501be00a900c4006e00c501b800 -a6007b00aa007000a600c500ab007600750078006800a900a80077007d007e0166009f00 -7d00a80068007e007b01770079007c00c700b300a600a400b300a4007001b200a400a600 -73017b006a00730177007300770076007700730079006a0073006a006c00730076006a00 -660079007b006a006b0073027700730066007400730466006a017301a400890095008600 -97009800840069006800a500bd00c800a90066006c00a200f700ba00cc00d500cf00d400 -a100cc0096000700cf002b000c00110212010e000c010f0012000c000b000a0012010b00 -11000c0012000e000f0013000a000e000a00120111002e00b100ba00c00077000900eb00 -e900eb00e500e800d300c500a100a500ce00e100e500a900a600a4005b005a003a006800 -65003f00530057007c006600be00f300f101f500f100f500f400f500ed00d20077005600 -5b006d0066015c00560065006b00a000b700b100c200cf00ce007d01a800a600d600d000 -d500be006a00c100b700f7009f000a0039000f000a000f000e0024003100130017000f00 -0a0026001700130030000a000f001b00390030002200240013000f000c0031000a003000 -3100b100d100a100d4006b00ce00b200ba0082009300b0008a006c007300a800e100c800 -be00c5007b00820083009900800083002d00820064007600640078007700730275005c00 -73006400760074007300750073006400750066007300760073006a017300750073007400 -760064007700730864007b00a400aa007b00c5007c00c500a900b300a900b301aa00a600 -a4000900ab0073007b00680064007e0078017c00aa006c0079017e00c5007c007b00aa00 -7e00ab007b00a80178006800b300b200a500be00a4006e00a400b3006a007b017f017e00 -ab007f00a40069007c0073007b006400a400b300a400b300a8007c00c4017f007e00c100 -7b007f00c3007f00a800aa00c400b800d100b300aa00bd00b300aa00c500c100c500a900 -7801ab007000a700b800ab00770075007600a600c700aa007b006e007e0166007b007800 -7b0074007b006a006f007800a7006a00b200a40077007e00aa007c006c007b00a300b300 -a40073026c00780074007800730178007500780073006a0079006a017300640069006a03 -6b006a007300680074006a006600640073006d00640073016a006600a600a8007b00a100 -86009b00850197008500a7007300a801c800aa0066007b00c100cc01cf00d400c100bf00 -b100f70092000700ba0032000a00110213003100240012010f000c000a000c0017001200 -0a000d000a000b000c000a0030000a0030000a0031000a0031003b0035009300b400b100 -6900d400ea00eb03de00bd007000a900c800e200e600bc00a500b2005e004d0049007c00 -33005b005500780066005600a900f300f501f100f500f300f501e300660077005c005400 -a60068005a004d007300a400b300ce00d600e200e100e200e100aa007d00bd00a900e100 -e901d2006900c800b1019f0030000a010c000a0013000f0017000e0012000a0030010a00 -0f000a010f0022010a0030000a02120031000a0031002900f700ba009f00ce004400d400 -a700c100af00bc00ce00b800a90073007700c700a900a400a90079008c00850098002d00 -8400980084006300ab0077006e006d007700640073006400730072007300750074007300 -74006600770072006a007301740073007600730077007300740075017300740172007400 -780064007500760071007200660051005200500060005c004f005d005c015e0051015c00 -5f0052004f00600057006400730050004e00580055005c014f0057005c0051005c015a00 -740050005c01650064016a0079006a00790073007e007b006e0066007800730078005d00 -57004b005c02580072005a0064005d0051004f00470050005d004f00500057015c025600 -5c005d005c005000510160005a015e005a00600051015c0071005d005a005c015a003e00 -660074005c0074004f0047007200500055004a0055014b005900710055004c0055004a00 -4700590020014b0050001f00490055014d001f004900730077006c006a00730078006400 -73007501740075007b0073007400730066006a0074006a0066007700660073006d006a00 -730264007500730077006400780073016a007700be01a401840092009c0083008601a500 -73007700aa00c900bd007300a800b10043000700ce00c1004400cf00b1000700f700d500 -c1003e005e006c006a003e015f0061005f013e0039005e026c003a0065006a003f003e00 -6a005e0179003e005e0052005f019f004300d400c2006b00ce00e100d600e000e100d600 -c8006b00a600b100c800e000dd006e00a600a40037004d00470050005600490055005c00 -ab00c300d900f502f100f300f100f501e1006d00680056004d0069006a005a0049005300 -aa00bd00c500d500d600e300e500dd00bc00a7017b00df00e500e300c6006d00bc00a700 -6b013a015e005200400052015f003b005f003a003e015e0252003a003900610052015e01 -5f0040005f004100a2004100b700b800a000d100ad0007004100a400b200c100a2005200 -a80063007b00c700aa00a60069007800ad008500840195008200f80068007b0078007b00 -640076005600640073006401750164007600640075007600710075006400680074007300 -640068007300660068006401730064007300640066007300660073016600710056004900 -370050014c004700550049024700200050005a00230047006000550057005c0050004700 -5d004b0055005700200055005c0047005d014e005d006000740079006a0074007700ab00 -a800ab00a8007e007c00a4016600730061004b0050004e004b0055005701580071005500 -57014f00600174006002720059005a005c00740059005d005c00660057005d005c005d00 -4e005c0074005d007400600174007201740072015d005500720073006600720050015900 -47004a004e004b00500055005c00720058004a0057004b00470057002300250051006002 -5c0060006a00520066007b0070006e0069006b006e006f006e007b006d006e006f006e00 -73006d007b006b0094006e026d007b006e02a0006f007b0077017d006d007d006e007b00 -66007b007300be00c500a8007d0035002c002f00160080008300a70078007f00c300be00 -a9006d00ab00a0002f00cc00b9009f003500e200ce00d700f700e100d60041009f004100 -a20040005f016b0040005f003e006c0040006c0040005f0040006c005f026c0040005f00 -6c0040005f0040005f003b00a2006b00e800d6006f00c800d600e100e000e100dd00d100 -a5007b006b006c005f006100500056005c004b0050005500570059005c004b005c00a800 -7b00c700f500f100f500f300f503e900c2007b0056015b006f005301540079007b007900 -b800c100da00de000900a101a0007b00c700d101be006b00d200d1009f00a2003a005a00 -3e005e005a006c0052005e003a005f003e0040005f005e003e00520051003a0039005100 -5e0051006c005a003e003900a000390061003a00ce00d600b800e500bf00eb003b00a300 -b800ba00c7002b00a70064007b00da00a800a9006a007400930080002e01340042009400 -77007c0077007b006400750064006d006e007b006d0077016f007d006f017b0077006f01 -68007b0070006f007001a0006b00700069007b006f00a6006f017d006e00a6006e00a000 -6d007000a4006c0066007b006a00610079007a0066007a00470020004f00500047002000 -5c004b00590072004b004c0057004a00570059004a0072005000470059005d004b005900 -500072004b0057005c005d0047004c004f004c0050015a004f005800490060004b005000 -4b004e0050005e005a005800640050005c00550050005d0050005c0060004f0050005900 -570050005d007200550057005a0050004b0050014e004800500057004e014c0150005500 -71004e0057005c00500047005d0072005700710049004700720046004e014b0050005700 -5d005c0057004a0055004c017200a301b300c500d900c400aa00c800bf00e500e300b402 -8600b6008f00cc009000cc0092009c00f7008400f7008f00f7008400b6008400b6009c00 -9200cc009200cc00840007008f00b5009200b4018f00f7008300bc0068007d006d00c800 -c600a600a4002f002c002d0081002e0080006e007300a800a900be00a8006d007e006d00 -29009f0036003201e000ce00d000b700e200d6006b00a2004400c1004000b0004100a500 -4000a2009f00a5006b00a1005f00a2003b00a100b000a0006b006e006b005f00b0009f01 -9300a2004100b800a100e200d600a800d300ea01ed00ea01d3005a00640055004d001a00 -1d004e00570056004b01550257004e00550073005300a900f503f300f100f300f500e500 -6e007e00550057005600640059005700560053005e0053005e015c015a0069005b006d00 -6f00dc00d500e200ce006d00db00cf00b100c2004300a2009e00a1005f00b0005f006c00 -5f00b2006b00b7009f00b2006b005f006c00a2009f009e00a3005200b2005f00b0009f00 -b1005f00b2004000ce00d600c100e500c000e20040003a004000b20061003200bc006a01 -b3006c006e006a0077009300830087008100830182006800a80078007d00770078006800 -f7008e0007008f00cf008b00b9009600b500b4009800cc008500cb008200cc009500cc00 -b40092009c008600cc00840007008100cb008f009c019800b9008f00cc0084000700e900 -d600a600bd00aa00a900790073005101200045005000550047004c005d004e0057007200 -49004c0058004b0050005d004700580047001f005d0150004e004b0059004e0059022000 -480146004e0151004c004e004c005c0047004c0057004b004f005a004d0057005c005500 -7400570050004a004c005d005c0020005000550057005000580057004a004e0058004e00 -4a0146005000470155004e004c001d0046004e004b0059004c00550050004c0020005c00 -6400570059004900470073004c004e0155025900560057004b0058004700200050003700 -39004f0050006e0070006e00a700af00d000cd0098009900980086009d008500b6008600 -9d0097019800860098008600b50085009d008600990098008600b6008600b6008500b600 -85009800860098009700860098008500af007700aa006700c801bb00b100ad0082002e01 -3d008d00a700a800a900be00c800aa00680077005b003f00610066004d003a00c800af00 -d000bf00e200dc0041006c004000ae002b009f0040009f008a009f0035005f0040004200 -3c0042005f004000930040008a004100930042028800340042004300ad00b700e200d500 -a500d600f100f301f101d600730071004b0049001b0023005c00560066005c0055005c01 -56005a005c0055007b00a800c700f501f300f500f300f100f501e30066007b005c005900 -5700560071006400710055005b0137004d00470048004c005c00550056007700e600f400 -f300d3006f00de000700cc00c1006c00a3005f00b8005f00b2005f00a2005f00c1006c00 -b700a100b8006c00a2006c009e00a2006c016100a4006b00b100a400b2006c00a2005f00 -ce00d300b100e500bf00d2003e004d0161004f005a006a0073006e00d600d100bc00be00 -7000a1002c00830084008300840095007b00aa007d00a800640068006e009b0085009c00 -8300b6008500980097009801860098008500980086009c0086009d008600970099008500 -b5008500b60085009d00850097008e0085009b008500b60085009d00cd00f7006d007c00 -770073014f0023001f00450150004b00200048005701580071004b004a0058004a005100 -5800200058004c0047004e005d004c0058004b005c005000550064005d00200048004c00 -48005000550050004c004a0048004e0020004f004b004e004f0050005c00590071005500 -59004e014a004f00570146004e005700710055005800710050004b005d004e004b004c00 -47005c00490150004c00550047004900550157004d00550050014700640072005c005d00 -4f0049007300460050004d01500055005900660063004f005c0050004f005a0037013a00 -56007c00a9006e0069009400980097009d01b6009800ca009700cb009a00ca009a019d00 -98009d009900b6009700ca0099009d00ca0098009c009a00ca009900cb0097009d039a00 -ca009700af007700c3007300c800dd00be00c000d40042003b009f004200ad00d200be00 -c801da00a90066006d0033005f006c003e0055005a00dd00b100d500f700d60143003c00 -18002e033d002e00340018012e0134022b002e0018013d002e00340018002e0018002e00 -34002e008400a100e100d500b400ce00e800e902e200d300680073005c006100a3006c00 -6d0079006d005a015e006d0065003f003e005300a600c900dd00f101f503f100f500ea00 -bb006e0056006400630068007600640077005c0066006d008a00a20051003a0050005500 -560064006800e300eb00ed00d2006f00db00d100ba00f8003c0042001800870018004200 -2b00420034004200180042003401180034002b003400180034013c00340018003d003c00 -3d002e0042003400ba00ce00b100e500cc00de00680073004d00a300370038005a00a600 -7b00da00d200b100c200b100ce0036008c00890035008c00cc007300c4007d007f006800 -66006d00b6009900cb009700cb009700cb009c00ca019a00ca009700cd009900cd009900 -cb009d00ca00cb009900cd009800cb009900cb0099009d00b6009900b6009900b6009a00 -9d009700920073017700a8007b005f0040005201600073015a004f007300570159005701 -58004e005a0055002000570047015900720048004e004b005c00490056005c0058004700 -4c0047004c004d005c005a004700490050004f0047004f004700550047005a0055015800 -4c0071004c004e004c0047005900550046004a0058005700550059006400550056005900 -5000550050004f005c0079017b007300740079007c007400720073007c00730174017201 -66007300a8007c00740050005c0066007900690073016a00a300a400aa00c800c700c800 -c700d400d2007e007f00c4006d006900940097019d00ca00b6009700cb009700cb009a00 -ca0098009a009d009800ca009700b6009700cb0099009a00cb009d00cb009a00cb009900 -cb0098009d00b601ca01b6009700af006f00aa006a00c500c8007d00a40095002e002f00 -820096002f006e00a600c800c500c100be00a900a60030003d00d1006b006c01e500cf00 -d500cc00e200e10040003d011700180027003100340017001801880018023b0018008a00 -1800270017003c003401180126002701180082009400e100d600a000ce00e202e700e200 -d300a600a4006b00cc00e500de00a600bd00a6005b004d0049007d005b01730064015600 -a900f300f100f503f100f500e600a6006d005b01a6006f007b006300650066006700a500 -d101b201aa00680077017000d300d601be006600dd00d400a000b40087002e0016002e01 -8b002e0080002e00840280022e0118002e018b002e008b00180080018e0080008b002e00 -0700d400b100e500c000ea00a600be005e00a1006c0037003b00d9007d00e300c500be00 -aa007b008a008300b6008f0081008400ac006a00bd006f007d00640073006d00cb009800 -cb009900cd009700b6009c00cb00ca01cb008600cb009d00cd00ca00cb009d01ca009900 -cd009700cb009900cb0099009d00b6009800cb009a00cb0098009d00970092006d007600 -6800d9007f007b00e500e200e500c800c900d200dd00c600680073007200580059005500 -57004b0055005d00510066005e007900730160007400720073017b007a00740079007a00 -79017a007901a900a400a801b300a901a800a400660073005c0074005000560050005700 -5c004f005900550047005000720057007800750076007c007e0066007c01a400a700a400 -aa007c00a80078007e00a900a400730077017e0078006d007c007b0078007300a6007700 -c400c5007800a8007b00a600aa0070007f006e006d00bd00be01d300dd00e100e500ed00 -f200a801c40068006900900098009c009d00ca019a00cb009800cb009a00ca0098009d01 -9800ca009a00cb009900cb0098009d00b6009c00cb009a00b6009700cd009700b6009d00 -b6009d009a00b6008600bc006d00c4007400c300be00a600a40043008401850098008e00 -a700a900aa00ab00c100bc00a400a70031002f00d500cc00d300b700d700ba00d000f700 -d700d6005f0040003c003b0140003b02520039003e003b0139005f00390043003b025201 -40005f0039013b028901e000d3006e00b900d700e000e200e100e000d300a0007000ae00 -cc00e200e100a500a700a6003e0049004d0063003e0038006400730068007300be00f500 -f100f501f301f501e30067007d0063006200a6007b005b004d006600a601bc00cf00d100 -c100d100ce0094006d00a600a700d600d500d600c8007300da000700b000a10031003900 -260027003100420031003b00170034003b03310039012200390031003c0026003a002600 -32003100a20031005f003100ba00d400b100eb00cc00e900ce01bc00d300ce0010004100 -da00a800d100bc00a700a6007b00b70085008e00810082002f0088006a00a6006e00a600 -73006a006d00b6009900cb009700cb0098009d009800ca009d009a00cb009700cb009800 -ca009d00cb0098009d019700cd009700ca009700cb0097009d019900cb009900cb009900 -9d00990098006d0077007300d200a900a500ed00f400f300d201e000f400d3007d007300 -640059006400630064005b0068007c00d900a600c600c800a9007b00c4007c0078007b00 -7c007d00a6007e00b303aa007b00b301b200a400aa00b300aa00ab007c00aa0077007a00 -790178007300660073007c005d00590073006a007a007400730074007501770073006a00 -5c0078007900a900a400b300aa00a8007700a800b300a9007b006c007300aa006a004100 -a6007b006a006e00a0006d00790164005e005b005a01650068006d006900bd00b100c800 -de01d600e100f300f500a5007b00c30073006d0092009a009d029c009700cb009800cd00 -9800ca00970098009d009700ca008600ca0097009d0086009a009801ca009900ca009700 -cd0086009d01ca009901cb009700a5006f00c9007700c600c800a900b000840086009d00 -830086008300b1006a006600a300b300a6007000b10043008900b4009600f7009100ae00 -93009c008c00b4013500420035008900820087004202430035012f0042012f003d003400 -4200280035003c0042003d004200340040003d0035012f008900ad00f8006b00d400e500 -e601e500e800d600af006f00a101ba00a9006d016a003a004d0153005a004d005c005a00 -aa00d900dd00f100f503f100f300f500e500a6007b0062003f0070007700530049003e00 -aa00be00ce00cf00dd00da00e100d400a900a800a0009400d501d700c8006d00d100ba00 -44009f006c005e006100420040005f0152005f014000390042009e005e005f0052005e01 -6c005f0052005f0052005f019e005f00a2004000f700ba00ae00cf00ae000700ae00b101 -c100f7002b008a00c8007b00cf00c000a4007b00a000ae008600850086008f0083008c00 -7700bd007000a500690073007b009c009900cb008600cb0086009d0098009d019800ca00 -8600cb0097009d009800cb0098009d019700cb009700cb009700cb0097009a0098008600 -cb009700cb0086009a019800680073007800c800a500f800e000e100ea00c800c600db00 -e500d600c100a6007d00a600a000a500a700b700a700a900dd00c000d600d300a5006b00 -6e017b006e005f006c008a0064004d003a005a0050005c005a005c0149005c014d004900 -4c00550049005c005500510060005d0073027a005c00730057005d0073005d0066017200 -64026602a300b200a000be00a700a400770066006c005e006a009f00a1009f006e009f00 -a2007001a200a000a100a500b1006e00a0006e016c016e007b007000a4004300b100c100 -c200c800c700d300d5009f007b007d0073007b0090009a0199009d00b6008600cb008600 -cb0098009d0098019d0086009d008600b6008600b600850099009801cb008600b6008600 -b60085009d009c009d019700b6008600af006f00d9007700c400c800a600a40081008601 -830085008300a0006800a600d100d200a900a800c800bc00cf00f700cc00d500ce01a000 -b700ae00ba00b800310018001101150018000c001700150011000c0116000c0012001801 -110015001100150018001100150113001501110017001600b100f700cc00a600dc00f301 -f500f100f300e300c4007f005c014f004c00aa00770049004b004e005500590055005700 -550173005b00b300f504f100f500f300ea00be0077005600660077006400540053005c00 -63006500be00b200b300a900aa0079006d006800bc00b100e900eb00e900c8006b00f700 -9f018a003b00240032002900310024003100260024003100120024001700340024011701 -320031003b00310026001700340012000e0031003b0017009f00b0009e00ba008a00ba00 -b700cc00b900b200d400b700b900d3007d00dd00d100b100bb006d008200860083008602 -90006600aa007000a600680064006d009d009700d0008500cb0085009d009c029800b600 -86009d008600b6009800cb00980099009a008600cb008600cb008600ca0097009900b600 -8600b6009900b60086009d009a0098006d0074007200a4006e006900a301b200a4007b00 -7900b200f800910089009100f8008c0090009100820044006b009300f800920089009400 -4300890084008c0084008f008d0084006a007c00a400c50079007b0073017c007b007700 -79007b0073007900770070007c006a00a40073006a007c006a00740079006a0066007200 -730166007000a400770076007c0078007b00a700a900b300b800c100e300d200be007f00 -bd00c700b8008a0081008200f8002f008400820043005f003b0041002e00430041004300 -42009301f8004301940089009f00ac00c1006e00b3007b00a900b8019f00770173006f00 -90009a019d019c0086009d008600cb009800ca009901980086009d008600b60086009d00 -8600990098019d009700ca008600cb0086009d0098009c0098009700b6008600af006d00 -df007d00c800ce00a000a6002b00840080008300010083006b006900b100d100d300bc00 -7b00be006b00ad008a008d00b900ce00bf006b00ba00ae00d500ce003e000f000c030e00 -12000c0212000c0411010c0013000c00130311000c0012000c003400b100b400b600a100 -d300f300f102f300de00c4007e0056005a0039004900aa00760053004e01550057025501 -73005300a900f300f502f101f301e3007b007f0056015900560059005700710050005a00 -c5006c004d0149004c0064007300bc00f700e900f501d30069000700b700b2009f000a01 -120017001301170112001500120031001700310017000f00170324000a00240012001500 -12000a0017000a001200ba00ce00b000d4009300d400a900cc008e009300b7009f00b200 -c7007b00d300c500a40070006b008900830085018300810089006800a4006d007d006400 -720069009c008600cb008600b60086009d0098009d009c009800b6008500cb008600b600 -9700cb009b009a009d008500b6008600b60086009d00970098009d008600b6009700cb00 -86009d009700980067007301a6006c006600a300b2016e00a5007000b2009f00b100af00 -b400b7009500f800b400a10044005e003e00400088002b003c0034008200800084018c00 -350088007c00be00b800d200c800d300c800bb00d300c800be00c100c600bd00d200be00 -ce00a700c100c800aa00a700be00b800a800c500a6007b01aa00a800a600aa00a9007b00 -7800aa00a801a900c700ce00d400d500d400d200c900c400c100da00c5007b0043002e00 -95008c008700880134002b003c0042003b005e0140009e00ad01f8009f00ae00b7009f00 -8900b2006e00a9007b00a700a900b8006b0077007b006d007d008c0097009a009d01b600 -9700ca009700cb009800ca0099009a00ca009700ca009700b6009700ca0097009a009d00 -98009d009700cb009700cb0097009d00b6009c0098009a00b6008600af006800d9006f00 -c800ce00a700a600930084008e00160083016b006d00a900c700c800aa007f007b006b00 -f700ad008c00b500f700a100a200f700ae000700cf002b00290015001100150011001800 -150012001100170012001101170015001100160015001100150017001501170031001600 -17000b0012001600b700b500b900f800d200eb00f600e900eb01e100c6007001a700b200 -b300a6006400560155005c0066005600550056005700a800bd00d900f300f400f501f300 -f101f500e5007b007800560064015602640053005b00c50079004f00500051004d006400 -6300b100c000ea00f500f100d3006e00d700b9009f00a2000a00300012000c0013001b00 -260024000a000c000a000c0031000f000a01240413000a0030000a02240032000a00d100 -d600c0000700f800ae00a700ce008c009300b9009300a000a9006e00cf00b800b100b200 -6e008c00830185009800800043007700a8007b007f00720078006a009c009700cb009700 -cb009700b60098009d00b6009a00b6008600cb009700b6009900b60098009900ca009700 -cb008600b6009800ca0099009d019700cb009d00cd009900ca00990098006d007b007300 -a6007b006800a401a9006e00a100a400b30042009f018900930087008900820042003400 -400052003c008b0042002e008002860083008e00840082007d00b300c100d100d200d601 -c000d500d300b100ce00c700bc00d300a900c100a100a700be00aa00b700c100b200a600 -a700a400a300a400be00b300a900c200c100a700be00dc00c101d600e000e200ea00f400 -ed00e100c800b100a900c700aa006a008c0095002e0080028400800015003d0088004000 -3c00270135005f00520031005f008a005f0043008400b8006e00b3006e00a6006c00a400 -6e0073006a006c00a0008c00970099009d01b6009700ca009900cb009a00cb009a019d00 -9a00cb009900b6009900ca0097009a009d009800ca009900cb009900cb009700ca009d00 -9c009a009900b6009700af006e00d2006f00b800c100a700a3008c008000830185009800 -a0006f00c701db00aa00c400bd00b8000700ba00b900d500ce00cf00a200b700ad000700 -d3002b001700110112000c00180013000e00110012000c0312000c00110217010b021202 -0f0012003400c100cc00ce006b00c100e200d702e500c800bd00a600bb00c100e000d300 -a000a60164005c005e006d005b005a004d005a006e007b00c100f300f500f300f100f300 -f502ea00c4007d0063006200780077007c0068007e007b006e00c100b200a200b800d100 -c1007d01a500be00e300e900eb00c9006d00d500b900ad009f0032000a0032000a003101 -300024003000120231000a0032020c003102170039000a0031000a001700310032002900 -ba00d400b000d5009300cf00b8000700cc00ba00d500ba00c100d200af00e600d100b800 -b3006e00ad0080008f008301800043007300a9007b007f00720076006e009c009900cb00 -9700ca0097009d0099009d019900ca008600ca009700b6009900cb00980099009a008600 -cb008600cb0097009d0099009d0199009d009900cb009700ca009700860066006a007300 -7900770064006a015e006b00a0006c019e005f006a006c01400041009e0193008a003c00 -18002e003c0018003d012e008d01b400f800b2007d00c100be00b801c000cc00f7009200 -b4008c00920088008400b4009500b400ae029300ae00a100b000a2008c019f00b000b400 -cc00b900b400b500b400f700b500b4009b019c00cc00c000d401ce00be00a600b300dc00 -c7007b009f009500b400950187012e0187002e003d0088018b008800a2005f003c004200 -88005f008a008700b2006c00a4006a016c0173037d008200970099009d01b6009700ca00 -9700b6009a00cb0099019d009800ca009700b6009700cb0099009a009d009800ca009a00 -cb009700cb009700ca009a009d009a01b6008600b1006e00de007d00c400c500a900b200 -8200830186008501a1007b00b300c800de00be00bd00a4006b00950043009300f700c100 -c0009f00ba00b4000700cf00350015000b000c000b00120018000c000e0017000c000e00 -0c0012020c00150011000c020b000c0017000c000b0112000c003400b100cc00c0007700 -da00f101f300eb00f500e300c100a700bb00c800e300dd00b100a700a50065004d003a00 -a6004d003a005a00700069005300a900f300f500f301f500f102ea006800770054017d00 -66005b003e007b00a400a900ce00d500e100d600e800e000a600bb00af00b100e500e200 -e900c6006800e500ba00b700a000320024000f000a0017000f0124000f000c0012000c02 -13000e0024000f000e0024000e000a001200240017010a000f0030003100c100d400b200 -d1006b00d100b800cf0095009f00b000a200b000be01e100dc00c500aa006e008c008300 -860083002d00800082007300a90070007f00760075006a00b6009900cb009700cb009700 -b600ca009c009d009a00ca009700cb009700cb009800ca009d01ca009700cb009800cd00 -97009a0099019d009900ca009900cd009700ca0097008600640173007b01660061026000 -73006a005f0034003c0052003b013c018701820035008700800184002e02800084008b00 -84008d0043007000b100a900c200c100f700b9009500b4008d008e018401800087002e00 -42008b00880018008a00420040003a003d002e003d00340087008c0082018d008c01b000 -ad009500b400b600cc00cf00d5000701f700a900c700d100be006d008a008e0080008400 -95008200840080012e00160084002e01820016008b002e028700420082008d00b8006c00 -a4006a006e00a400b000770173007800770091009a009d00ca009d00cb009800cb009800 -cc009800cb009a01b6009700ca009900cb009900cb0099009a009d009800ca009900cd00 -9900cd0098009d01b6009d009a00b6009700b1006f00de00a000c800c600aa00b1002f00 -80008300860083008000b1007b00aa00c700ce00be00a601a200ba00b2009e00b000a900 -a201b0009f00b100bc002a000e000c0012000c000e00130017000e000c0312000f000c00 -13000c021700180013000e0013010e000c010e001800a100b700a5006d00ce00e200e100 -e201d700d600be00a000bd00c300d600d200a000a700b10041005b00380066005b003e00 -60006a00a8007c00c800f300f100f401f503e4005b007d005b0054006e006b005e003800 -5e00a901d200d501d400e100dd007f01a701e500eb01d9006800d300b700b0006e002401 -0f0017020a0013000a000c0011000c020e001b000f0224000e000a0124000c000d001000 -0f0030001300b000ce009f00ce005f009f006c00b2004201ba005f00a100a700b800d300 -c200a900a8007b0044008300800084002d00280082006700aa0077007f00770064006900 -ca009900cb009900cb0086009d04cb009700cb009800cb009d00cb009d01ca009900cb00 -9800cb009900cb0099009d00cb009700cb009900d0009900cb009d009200730071007500 -79007b007300a30179007c01a400b800a1009500ac008a0040005f00520031003c001800 -3c00340218003d0034008700b0003d004000b000b400cc00a700c800d200d601dd00e900 -b7009e003d018a015f003b01270018004200400026003b0034003c003d003c0134002700 -3400b00042003c003d003c003b024200b700ba00d400e900eb00ea00d7000700b800d400 -e300d200a000cc00ae0088008a0095008b01ac009e003d00870088003d003c0088008a00 -8800b700ad009500ac00b9010700d400bc00c80070007b00b2017c0068007b0074006600 -91009d01ca029800cd009d00cb009a00cd009d00ca00cb009a00ca009a00cb009a00d000 -9900ca009d009c00cb009a00cd009900cd009700ca009d00b6019a00b6008600af006f00 -d9007000c100c700a601350015008500830016019f007b00c800e000d300c800c400a900 -c1000700cf000700d700ce00d600b000ba00f8000700ce002b000c0011010d0017001500 -17000e0013001701110017000c00110112000c01160118001200150012000e0018001100 -12002e00bf00cc00bf004400d500f301f102e300bd00af00bb00c900e500e100bc007c00 -a4007a007e007c007b007e007b00c401a800a600d200f300f502f100f500f100f500ea00 -bd0079006a0065006d007b00790066006900a700c100c000cc00d500cc00d500cc007f01 -a601dc00e001c8007700bc00b100a2006c0024010c00120017000e0022001b000a001200 -0c00120024000e01310024010a002403320012000d0030000f0030000a00b000f7009f00 -c1006b00b800b200cc00b400b100d400c101bc00c200d600c100a7006c006a0042008301 -86008000290035006d00a6006f007d00730077006600b6009a00cd009900cd009700cb00 -9c009d02ca009700cb009800cb009d00cd009c00ca009d009700cb009800cb009800b600 -97009b00cb009900cb009900cd009800cb009d0092006800730064007b007301a400a300 -7901bb00b300d10096008400950084008d00f80093008800820084008000840280008b00 -87002e0095008b0087002e0084008d006d00a800bd00c200b800c100920095002e018700 -43008000420087008800ac008b008e0084018d0084009b018d008e008300800088009500 -8d008b0095008200420088008d008b00ac009500ba00cf02cc00b700b100b800c100b200 -4300950084002e008d0083008700ac008b0087002e0087002e00840087002e0088008b00 -9f008c008d0084008d009200b400ba00af00c100a7006b00a9017c00680070006a007d00 -8c009d00ca009d00ca019800cb009700cb009a00cb009a00ca00b6009800ca009a00cb00 -9900cd0098009d00cb009c00cb009800cb009900cd009900ca01b600cc009d00cb009700 -96006b00db007d00be00b800a900a6004100810085008e0084016e007b00a800c501c801 -b1009f00b700f8008c00b900cc00f7009f00ba00ae00d000d3002b00120011000c001200 -1700150012000e00120117000c01130012000e000c0012000c001200160012000c001100 -17000c0012000d0011002900b100f700bf006900d400f501f100f501e300c400ae00c000 -d300f300e500be005c005a0050015600550071006400c60168005400b300f502f100f501 -f100f300e6006f007000d200be007b0078007e007b006c02bc00e200e700e100eb00e100 -bd01a700bb00ea00ed00f300d300a800d300bf00b000930030000a0112000a000f000a00 -17000a000d0012000c010f000c000a000f010a000e0012000f010a0012020a02ba000700 -b000d4009f00d400b800070082009400b0006c00a300c400be00e500d100a9017b009300 -830085008600800018002f007b00aa007b007f0073016800b6009900cd009700cb009700 -b600ca009d00ca009d00cb009700cb009c00cb009d00ca009d009a00ca008600cb009d00 -cb009800cb0099009d00b6009800cd009d00cb009d00cb009900b50067006d006100a600 -77006600a4017b007c00be00c500dd00c100f8008c0142009e00a3009e008a002e009e00 -3c01180027003b003c0040003b0018003d0035008c00ac007000a500c800d300c700d100 -0701a100b700ba00b100ad004000a200b200a000c100b002d4000700cf00b70193008200 -8a009f00b000ad009500cf00b700b000b200d401ba000700e000e300e201d600c800a900 -dc00e100d3006e00c700a1008a00520027003c004000270039003100260140009e004200 -5f00ac00a2003b005f0042009300ba00e001c000d600be006b00d10170007b00b1006b00 -a70090009a009d00b6009d00cb009800cb009700cb009d00cb009a01b6009b00cb009800 -cb009900cb0098009d00cb00b600cd009800cd009900cd009d00ca00cb01cd009d00cb00 -9700bf007b00db007000c500ba00b700a70089008f01860098009200a50066007c00a600 -bd00be00c200a101b5009400f8009500b7008a008b0095008c00b900c0002a0012000c00 -0a0012011800170012001500120013000b000c001701120129000b001200290012001500 -1100120011000c001100120029006b009600a1006f00de00f501f100f501e300c600b100 -be00d900f300e600bc005c015b025c00780073000900c9007b006600b800f302f503f300 -e3006700bd00c900be0073005c0056006400550050005a007900ea00eb00e300f301be01 -a700bc00ea00f301d3007d00d300ba00b00044000a0030000a00120024001b0024003101 -0a00170013000c000b0031000f00170012003102220026000a00290031000e0031003200 -1200b700cc009400d1008a009300a100b70082008a00ba009300a100a600a000ba00a100 -6e006a007b00ad008e009b00860083012f007b00bd007e007f0064016d00b6009900cd00 -9900cb009800cb00ca03cb008600cb009c00cb009a00cb009d009a00ca009700cb009c00 -cb009900ca0099009d00b6009800cd009d00cd009800ca0099009b006d007b006600b300 -7f007b00d100c7007b01aa00a300a2005f008a00870027003c0034003b02180027012600 -17001800170027008a00310042009500b600cc00ba007b006d00b300c700c800d300d400 -cf00ac00ba00b000ad009f00b00142004300a200ac024200ac00ad019500b500b900f700 -ad0093008c018a00ac0095008c008a009f00ac00b9000700d401d100c700bc00a700b800 -be00a9006900b100b400b9009e002e008b0088002e0b3d002e00840082008c00b800a100 -ce006b006e00c100c7007c006c00a0007b00940091008e009800b5009c00f7009c00cb00 -9c00b5009c00b5009c01b401b9009c00b5009b00b5009b019c00b400b9009b00b9009800 -b9009200b500b400b502cc00b900bc006f00de007b00c400c100a900a40090018f009700 -8e009600a7007300a800c800d600d300de00c100c7000700ce00cc00d500cf00d300a100 -b700f800d000d300330031000c003200120017020a01290012000c000b0017000c001200 -11010d000e0017000a0017000a0217000c0015002e00b200cc00bf007b00e300eb01f300 -eb01e100bd00af00be00c900ea00e100a5007b006e006f007000a7007b016d00a0006900 -a800c800d300f301f501f100f501f300e3007d00a8000900a9007d007b00770073016000 -7b007000e601e100f300eb00be01a700bc00ea00ed00eb00d6007000c000b40094006b00 -0a030f0024000a000f0024000c010a000c0112000c0112000c000f0217000a000c001200 -0f001b000a001200b400cc009100d1008a00ba00c000cc01b400d400c100b100bd00c500 -e100d600bf00b1006e00a10084008301850083008c007b00aa007b007f00750066009400 -cb00b60007009c00cb009b009c01b5019c00b6008e00b6009600b5009b00b5009c01b500 -9b00b9009c00b6009000b6009b01b5009b00b9009b00b5009b00b5009200f80068006d00 -77007c0077006a00a400a70073007b00a800a100ce008d008300840180012e0084008300 -84018d0087002e002c002e018800350016008400860089006b0068007b00be00a900a400 -c10095018b002e0087002e0088009500870084008c00420087008400800084008d018400 -800084008d009500890095008e008d008e008d008300840195008d01b500ba00cf00ce00 -c100a4006e00c201be006900a00094008b0087008b002e0087012e0284022e008d002e00 -800184002f0095008c00b900d400a700b7006d006800a800b2006c006900650073005b00 -6c00b002ae00b100b700ae00b701b001b700b100b200b000b700b000b200b701b000b200 -ae00b000b700ae00b700b000b800b000b200b700b800c100ce00d400d300a5006f00c800 -68006e00a900a600a7002d002c00830086008301b1007b00be00d900db00c801a0005f00 -9f0093008c00f700ba00c1006b00b700a100d500d4003e000c0012000c0018000c001700 -12000c0012001502170012000c0117000c010e0017000a0011010f0012000c0015012c00 -b700b900bf006f00e100e900ea01eb00e900e000be00a100c000be00e300d6007000bb00 -aa005b0063003f007b005b003a005a005e0063006200a900f300f502f100f501f100e600 -bd007d0066006500a8007d00a600680077006a007b00c100d600d300d600ed00e100a000 -aa00a600a800e100e000e200cf006f00d200ce00b7009f000a00310024000c0024000e00 -0a000f0017002b000b000a0017000f0012000a000f000e0024000f001b00240031002a00 -12000a000c0024001201b7000700b100d1005f00d400b100070044006e009f005f006b00 -bd00c500e600da00c700be007b009f002d002c00840085001600420074007c0077017601 -6600cc01cf000701b902ba02b901cc00f700ce00f700ba00cc00ba000700ba00ce00ba00 -ce00f700cc00b900ba02c100ba02cc00ba00f7006d007b0073007e006a01c500b3006800 -7700a800c500e100d500d4009f005f009e00420052003b00a2005f015200390025013900 -270039015f01ba00d600e100a6007000d200d300c500ce00b900ba00420027003c003b03 -270042003b00270018002e003d0027003d00400027003c0142003c00270034008a013d00 -8800430087003d0042010700e001d600d300c700a700ce00da00d900a000e600e000b200 -5f009e005f003b0052003b00250139003b009e0052005f003b005f004000b000a200ba00 -d700e200e500be00c8007301a600b100a00073007c00790073006b00b501b900b500f701 -cc00b700ba00f700ba00b900f700ba00ae00b900b400ba00b5000700f700cc01f700b900 -b500cc00b500ba00f701b901cc00b9000700cc00a5006f00c9007d00bd00c500a500b000 -2f00800216008000b20066006c00a400a800aa00a9006b01b700b0009100ae016b01a100 -8c00f701320012001100120015000c000e0017010c01120015001200130017000f000c01 -11000c0024000f00110130000d000b00110012002e008a009500a0006700e300f400f502 -f100e100c2009600c000c800e300e100a500bd00a9003f004901660053003e005b006900 -6d005b00a900f400f501f100f302f500e5006600780062005400a6006a005b0053005c00 -7900a400c100d6010800e000d600af00bc00be01e600eb00ec00d6006d00be00b100a100 -6b000a021300240112000f001700120110000c000f0013000e020f0024000a010f001000 -0d00310017011201ad00b7009f00ba006b00b7006b00b00042006b00ae008a00b0007d00 -7000c700a4007c0079018a0080002c008e018d0091007900a8007e007d00680075007300 -cc00b9000700b900cc00b901cc00ba00b902b500ba00f700d100b900ba00b500b700f700 -9500b700ae00ba00ac00b700f800ad00b700b400f701ba00b000b900b400ae006a007400 -73007b016600a900a80067007700c300c500d300cf00ba00b800b7019e0042003b003c01 -27003b0027003b004000870088008a009e00b700ad00ba000700d400a5006e00c100b800 -b300b200ad008c0080008400420087012e0087018b0087002e018700ac00880087018800 -8b0087008b0084008b002e0095008400800082008b008d009b018e00b500ba00ce00ba00 -ce00b800b100c000ce00c8006e000700b900ad00b400ad0088008b0187003d0034001800 -3d0034013d008b0095008e00b500b900b500b600b900d100a800b300770068006a014400 -6a0073006a005600410084008d0095018a008700ac0088008c008d0095008c01ac008200 -95008b008c008d00b50095009b00b401b5009500b9009200b5009200b402b5009c00cb00 -b600bf007b00d9007000c800d900be00b200f80095002c00840082008400bc007d00c101 -d200be00c7006e00a900d400ce00cc000700c000d100a000b700ae000800d3002b000a00 -12001101170024000f000e000c000f000c00110012000c0012000c030a000f0013001101 -0f0012000c00110015002e00b100f700c2006d00e600eb00f300f100f500f300dd00b800 -9600b100c100e000de00a600bd00c4005e005c005b006a0056005b0056006200a800c400 -d900f503f300f502e6006a007d0056004d006d0066004d004901a900c100c800d702e200 -e000bb00bf00a500be00ea00e900ea00d300c201ae009f006b0033000a000f0031002600 -0f00300031000c00290015000d000a0031000a0024010f0024000f0030000a0039001000 -0d0031032900f7000700ad00cf009400cc00b100cc01f700d400ce00c8007b00aa00ce00 -a900a600a400a800a1008e008400950084009d00b4006e00c5007b00a600680066007000 -cb009c0007009b00b5008e00b400f800ae00b4009500b5009500f700f800f7009500b400 -9501b4008d00ad008c00b4008c00ad008200ac0184008a008b008c0089008d0193006500 -5e00660174006a01790066007b01a900b7008b0080018e00830184008300800184018000 -8304800084008e009b008400430065007900a900b201d300d500b900ac00b0009f003d01 -4200ad00ac0143003b0026013b0031003c004000a2013100180088009e0027008c008800 -420031003b0031009f00b900d000e000d700e202cf00a100c100be01690089008e009b01 -2e0084008500830080008d0080001500870082008e0095008e008400800085008e008000 -83008400b8007b00c4007600680073007b006b006c0078006a00640043008e019b028d00 -9b0095009b028e009b018e00b5008e00b5009b018e009b018d009b008e00b50086009b00 -84009b01b5009c009d00ca009800bf007d00db00a000be00c800a000a700920098008000 -8302a5007d00b300c700d200be00c80066004100f8005f009200b900ce00cc009400f700 -9500d500d60040003100290011000b001700240027000f0017000f000e000c0012003100 -0c00240017010c000a00240031000a00120017001800120128002e00b100f700bf006d00 -f200f102f400f500e300c600be01cf00eb00e500c600c40065007b01c900c40064005700 -6400710068006a00b300f500f101f502f101e600be007d00660063006f016c007b007300 -a600b100ce00d500d401d301a800b700b100bc00e600e200e500d300d201cc00b7009f00 -320030000e00310024000f00310017001200110015000c0012000a001200310024020f00 -0a00130024000a00120011000c00130024001700cc00d400b100d4009300ba00c1000700 -92009300b700a2006c006700bd00d300c100a4017c008a00800083018000990084006900 -a900a500a60069017b00cb009d00b6009b00b50084008b018d0084008d00950084009500 -820095008e0095008d008e0095008e0095008d008e0084008e019b008e01950084008e03 -8c005b006600720073036a006600790070006e00b8008c0080008e00b5008d0084008c00 -ac01880035008900800084008d008b0090008d00ac01b000b700f7016f00a000c100b700 -b800c000b600b5009500ac0087009501ae0042003c008800420134002e013d0034003d00 -93003d002e008c0142008800870193008c009300f800ac00b500b900cc00d600d500e000 -dc00c800a600be00c8019f00b800b900f700ad009f00ac00ad00ac01ad008b009e008800 -8700ac009300ac018a00b400b900f70093009500c100a600aa0073006a00730079017300 -640243008e019b0095018d009b008d008e009b0095008e00ad0095028d0095008d008e01 -9b00b50095009b008e009b008e009b00950192009b00b6009d00cb01bf006f00db007d00 -c400d100b700b100b4009b002c0080026b0068007b00be00d200c800be006e009400b900 -b700ad00b400f700a1009300b500f800cc00cf002b00110317020c00170012000c001101 -0c0012001700120015000c000a0031000c02110015000c000b0011002e00b100f700bf00 -a500e500e900ea00e901f100d600c600bb00be00d200eb00e900d200c9005a0064005c00 -c600bd00560059005500560062005400a900f300f101f500f300f400f101de0067007700 -5b0066005600a600c900aa0064005c006a00d600e200eb00e500f300eb00a900c100be00 -c600ea00f101d600d201f7009f013b00220024003100300024003100240031000a003400 -0c0012000c0031002400310012001700310124010a012900120017000a001200ba00d100 -b000ce009400ad01b900f800ad000700ad00a2006800be00ce00c800a9006a005c008a00 -80039b008c006d00c500bd00a800770076007700b900ca00b6009d00b9008e0095008e00 -9b018e009b008e009b0095009b028e009b0186009b028e00b5009b008e009b01b5009500 -b5029c0096007300720075007300680073006400770076007d00bc00c100e000b900b400 -b5018801a2003b0042003d00870088003d008b00ac008800950087003b003c003b009300 -9500a1006d01a600b200d400c1009b0092008e009b029500ac008c00930095008b018c00 -80008b01800095008b01870082008b009f008a00ad008c00ac009500ad01b900b501b900 -ce00d401d100c100a700be00a600a7005e0093009b008d002e003d002e008d0084008b00 -3d00870084018300800087003d002f004200870084018b0084000700b100c5006e006a00 -73005a00770073005b00660065006b0095018e009500b4009500b40095019b00b4009500 -ae0095028e0095009200b6009b00b500b600b5019c00b9009800b9009b00b900b600b900 -b600ca00cb00b600b1007d00db007d00c500b800a700a0008900800083008002a100a800 -b300c500d200dd00c0007000c700cc00cf00cc000700ce00cf00b000f700ad00d500dc00 -4000120017000e000f002400220024000f00170024000f00120024000e000a0013000e00 -13000c00240022010f0117000f0013000a0012002900b700cc00c000aa00f200f100f301 -f500ec00e100c800bc00c600d900f300ea00c100c8007b0077007b00bd01550071005300 -56007b00a800c800f300f500f100f500f300f100f500f300e30065006d0056015500a400 -d200a800770056007b00de00e200e600e100f500eb00b100be00bb00be00e600f500f300 -ea00db00d200f700a1006b00310024000f000a000f002600130124000b000c0012001700 -0e0024000f000a000f011c0024000f0024000a0012010a00240030001700ba00d100a200 -d1006b00ce00c1000700cc00ba00d500ce00c5007700c100d100c800c500b3007d009500 -8001830080002e0036006d00be00a900a800680073006f00cc00cb00cc009c00b4009200 -b4009c009b01920095008e00b4009500b4009500ad009502840095008c00f8008d009500 -8d018c01ac008c0093008b0095008d008900730076007500660064007600730066006400 -7b00a900b200b800ad004300180034001801270031002b0016002e003401180317013400 -3d00ad00f700a0007b007d00bd00b100d100d600d4000700ce00a100b0009f0040004f00 -3b0231002700310017003c003b003d003c00260027001700340027003100340042008a00 -42008a005f0042009f000700cb00e201e502d300a700c800be00c8007000c100cc00ad00 -34003900240117002603390027001300260024013900240131005f00b700ba00a900c100 -6b00680073006a016c0070006a006b004300970098009c009b00b5008e00b9008e00b500 -98009c009b009c019800b5009800b5009800b6009c00b601b400cb00980007009800cd00 -9b00b601b9009c009d00cb009800bc007700e300bc00bd00c100a90070008c0086009800 -8300800083009f0079007c00b300c800e100be0079005e009300a1008c00f700ce00b700 -6e00c100ae00cf00ce003e0012020c00310017020c0017010c0117000f0017000c010b00 -13010a0010000c00180012010a012e00b400f700bc007d00e300e900e200e900eb00d700 -d600c000a601d200e200dd00a501a600680065005e00690066005b0053005a00a300a400 -c700f300f501f300f500f101f300e500a90077006400560074007e00c500bd00c3007000 -a700d3000700d601ed00e100bc00bb00a700bc00e500e901e500d600c200f700b7009f00 -30002400130012000c000e0113010c0217000e02170024000e0124000f00130026001700 -150031000e0013001200b000ce00a100cf006b00ba00b700bf009000f800b70093006e00 -68000900e000c800aa00a6006a00ac008000830085008e00800082006a00a900a7007f00 -67006e01b6009c00cb009800b9009b00b5009b00b5019c00b6008e00cb009600cc00b501 -9b019c008e00b6008e00b9008e00b6008e009b02b9009200b50086009d00970092007300 -76017c006c00660169006600a200b200b300d100ba005f0140013b002601270139003700 -39002700260027003c003b0140009f00b900d400d600a800a600c400c100c700c100cc00 -b700ad00a1009f00930043003b00930087008a0087002e0034002e00ac00870088008700 -88008d008701880087008b00ac008b0084008b00a2008a008d008e00b500ba00d400ce00 -d400ce00c100b200c600be00d200a600e100d400f700ad005f00400052013c0031003b02 -3d013b003c003d0042008a009e00a200b700b900d100a600c8006800730077006a017c00 -a6006d006c00820099019d009a00b6009700cb009800cb009900ca009a019d009900cb00 -9900cb009700ca0099009d00b6009800cb009900cd009900cd009800cb009d009c019a00 -9d009700af007b00e100b100c800d200aa00a700820083008500810080019e006a007800 -c700ce00d600a800a400bc000700f701cc00f700ad00b100f70096000700cf0040000a00 -2900150134002b011702180017003100180031003b003100180029001700340017003200 -170034003100290012003c002e00f701c0006800e600ed00eb01ed00eb00e100be00a900 -be00c900e500e300a500be00a70065004d003a0079003f003e005a006a0066005500a700 -f300f100f503f100f300e6007b00770056005400770062005b0062007300a000a700c700 -0700d500d300e800d600a500a600a900be00d600d701e200c800c200f700c100a1004000 -3103170031013c0034001800340018003c00340031003c0017003c0031003b0231003c00 -3400180034003c003500b000f700b7000700b100b701cc00b400ae000700ae00b1006800 -c600d300c200aa0066005e0042008000830085008d0082016a00b800a7007f0068006d00 -6e00ca009900cb009700cd009800b6009c009d019800b6008500cb009800cb009c00ca00 -980099009d008600b6008600cd009700ca0097009900b6008600cb009800b90086009a00 -97008600630074007800a40093006a0073027900a300a400a30093009f00f800b5008d00 -3d00880034003d0034008a0040003c003d0087008b00870084029b009500430093007700 -6600a600a901a700ba00ac00b900b400b500cc00f8009f00b400b500880018012e001500 -1800270018013c0034003c0018003c01340042002b0018013b005f0042008c009500b000 -d4000700d400cf00c100a300a800a000a4005e002f0087008d00840083019b008d008401 -8001950084002e00840080008400800084002f00360081008400ba00a400b80068006600 -770079006a017b0073018200860099009d009a00b6009700cb009700cb009a00ca009900 -9a009d009700ca009700cb009900ca0097009d019800b6009900cb009700cb009800ca00 -9d01ca0099009d009700af006f00e300bb00be00c8007000a40040003500800081002c00 -80009f00a400a600be00c700d3007b00a700c200d500d400cb00d0000700d300b100f700 -ad00d000d5002b001100280015001100150112000c001100120011010b0017000c021500 -11000c0012000c001100120011000c00110112002b00ba00b900c0006800e300e500e600 -e901e500d200be00a700a800c600e100d600a900be015a0049015e005a00370050005600 -73005a00b800f301f504f300e4006300770056005400660063005a004d005a00a900c100 -d2000800e100d600ea00e100af00a700bc00be00e400f400ed01d200bf01af00a1002b01 -310032002b001200310115002801150117012900310032010a00310032000a002a000a00 -1700290017000a002900ba00ce00b700d6009f00d100ce00cf00b600b800d300c100bb00 -7300c800d300be00a8006c018900800183008400930042006600a400a60168006e006b00 -9d009900cb009700cb0086009d0098009d00b6009900b6008600b6009700cd009c00cb00 -980099009a0086009d009700cb009700ca0099019d009700cb009700cc0097009d009900 -8500630073007200a8006f0073007400760075006c00b700a900c7009f008a0187008400 -87008b008c0088002e008700ad0082018d0082004200890086008e01b000a700a2006800 -7c01a100be00c100b40088008e009500b400b9008c0084008b008d018b00870184008b00 -80002c00870042008b0184008b018e01950080018d0095008e009b01b700ba00d401ce00 -a6007300aa01a4007900b700b900b5009b008e008d008c008b01ad0084002e00ac008700 -180087013d00820088004000a1009f00b400b200a400b3007300690073026d00a4007300 -7700360099009d029c009700cd009700cb0098009d00980099009d009700ca009700b600 -9700ca0086009d00b6009800cb009700cb009700cd0099009d00ca009d019900ca009700 -af007d00e300bd00be00c800a500a400440081008e00850083009000b100b300be00c800 -d300e3007000a600a000b900f8009000f700ba00b1009f00b700ad00cd00d6002b003100 -0a00150012001700310032001700120018001200150017010a0111021700180017013100 -170031003200120018002b00b700b500cc006700c800d600dd00d500d600d300c5007b00 -7d006d00a900c200c7006c006e007b0050014d006d0063004d0050004900aa00be00d200 -f300f503f101f500ea00a600780055004d00650063004d013800a600a900bc00c000ce00 -c100d200d300a0007001a100cf00dc00d400d600bb00ce00c000b1009f002a0031001700 -0a00170024003100170128010a000d000a01310017000a00240017000a00320031000d00 -1202310032003100ba00d400b100d4004300ba00b000cc0084005f00a2005f005e006400 -c800e300c800c100b200b000f8008e00800086008e0042016d00a900b100a7006d00a600 -69009c009900cb009700b60097009d0098009d019a00ca008600ca009900cb009a00ca00 -980099009a009700b6009700cb009900cb0099009a009d009900cb009900cd009900ca00 -9a0086007300760075007f007e0073006a00780073006a0079007000a0009e0040009e00 -5f008a0040003d003c02420040003c008c00ac009e00880042009500b4009300ad00b400 -cc007b007900a800bd00da00d300ce00ad00b900ba00b000b70093009f00b0005f008800 -3d00340018003d00340088009300ad00b901b50095008800ad00b500b900cc00b4008800 -9500b500b9000700cd00d000e201ea00d600c7006a00a9007d00a800690095018b018d00 -8700840080009000b400840018002e01870080012e0042003d018a0044008c00b2007b01 -64006a02730079007b006600680044009d03b6009800cb009800cb009900ca0098009900 -b6009800ca009900cb009900ca0099009800b6009800cb009a00cb009700cd0098009d02 -ca009900b6008f00af007700df00c100be00c700a900a700a1008400860185008f00b100 -b800a400c700c800d2007000a900b100f700ae009600ae01ad004300ad008900b900c000 -2900280011020b0011000a0012000b010c001500170012000a00110412000d000b001200 -0d000a004000420035001500ad009200f700a000ce00d300d400cf00d600d300c5007c00 -7001a900d300d200a700c000a9005c00550049006a00540063004d00730064005300a400 -f300f504f101e500a80077004d0049006800770054005b00630073007b00a900f700d400 -b700c700b2006e007b006e009f00f700c100ce01a600b300b700a00044002a000a002400 -0a0031020a0111010a000b000c001200170024001200240017012400310011000b000a00 -0c000f00300012009500f7009300f70043008c00a100b40081008900b90093006c006400 -b300ce00c100c500aa00a600ae008600850086009800810089006e00b800b100a5006b00 -70006d00b6009a00cb009900cb0097009d009800ca009d009900ca009700b6009700cb00 -9900cb00980099009a008600cb009700cb009700b60097009800cb009800cd009900cd00 -9800ca009a0098006600720075007c007800680066007400680077007e00a400b100b000 -a0008a003c00270134001801340018002e00180034002e0034003d003400180034018a00 -a1009f0067006400aa00be00a900b1008f008c01ac0095018200950042003d002e008000 -2e00ac008d0084018e00b4009c008e0195008b009b018900b5008f009b008e009b008e00 -9b009c00b9000700cf00d100c100a9006c00be007d00a8006a00b100b800420017003100 -180027000c0031003b0027001700420017004000340131003a00260027004000a300ba00 -d400bc00c800760073017900730077007f00770069008c009a019d00ca00b6009700ca00 -9800b6009a009d009a009d019700ca009700b6009700ca0099009a00ca009800cb009a00 -cb009900cb009800ca009d009c00ca009a00cb009800af007b00dd00c000be00d100b800 -a5002f0080008f0098008301b700c100b300dc00d100de007000c700c100cc01b5000700 -cc00ce00a400a100f800cc00c2003e000d00280011000a0031002a00130024000a000f01 -110017000a00170031000c001100170024000a00320012011701350034002b002800f700 -bf00cc00b200e300e900eb00ea00eb00e900dd00c500a700bb00ce00e201bb00bc00be00 -5e00490165003f003a005a0066006301a400f300f500f100f504e600680078005c005300 -7d0068005a004d007300a400aa00c200d000d600ce00cf00d300bd007d00bd01d600d701 -e100c000bc00c000a1006b00320030010a0124000a010f0011010c02130012000a001200 -0f0012000a0112010d001200130024000a001200b400f7009f00d4004300cc00ce000700 -f701d500ce00b3006600c500d600c800b2007b006a008200800083008e00840182006500 -a900a500a9006e007f006800b6009900cb009700cb0097009d00ca009d00ca009a00cb00 -9700ca009900cb009d00b6009d009a009d009700cb009c00cd009900cd009901cb009900 -cd009a00cb009a00ca00990098006d006a007300aa007b0064007500760068007d00be00 -c100da00a300790047002000230021013900210039019e00260025003b00210024002601 -17003b009e00f700dc007d007300bd00c800b300b8009c0096008c009501b400ac009500 -93008b004300340018003d00340095009b00ae009300f700b50095009e00ac00ad00f700 -a100ad00b4009b009500b501b600b5000700d400dc00d400c800be006e00c5007e00ab00 -7b00d4009e00a20040002700340027023900240027003c00260039002700390024002603 -3c00b000c100b100dd007700760073016a007e00c300730069008c00cb019d01b6009900 -ca009700ca009a029d0197009d009900b6009700ca0097009a00ca009c009d0099009d00 -9900b6009a00ca009d019a009900ca009700af006e00d600c100c800ce00b100a7009300 -800082002c0080008400b700c701de00d300e3007000b2006b00a1006b008800f700ce00 -b1006c00b200f800cc00c70032000c00110112010a001200170012000e00240012001700 -12011b00120217000a000f001200170012000b0010000a0017002b00b100ae00b1007b00 -ce000700d501d4000700cc00a500a6007d00b100f700ce006d007001530051004d006500 -5b0038005301a800c900da00f300f506e6007d00770055005400650069005a0049003f00 -a800bd00a900cf00c100c500d300d100bb00bd01be00dd00e000e500d600b100c100bc00 -a7006c00310032002400310030000f000a0024010a0017000c0024000a003b0012003100 -170013000f000a003a000a0111003100120031000a001200b700ba00a100d1009f00ce00 -c100c000430093015f005e006d00c800e600dd00d100c700a5008c0084002c0016008300 -8000f8006800a700b100a6006d007d0070009c009700b60097009d0097009a0299019d00 -99009a009900980099009d009a0099009a0097009d0097009800990197019a0099009d00 -9a00980099009d00d700d000770064007300c800a80073006400750068007d00a700a900 -a3005f0042003b0027013400870018032e01180134003d002e0084008e009d009b009d00 -b7007c0075007e00c400a800a90092008e00840180008d0087008000870188002e018700 -2e008a00ac008c0080008401950034003d008b002f009500b40096009b018e0095009b00 -8e000701d300d500ce00c4007b00c40068007d006b00960086009b018f0080008d002e01 -3d002e0080002e0134002e0180018b0043002e0080009500ce00be00db00700076017300 -6a007700bd0073006d00ae00f400e7009d00990092009a009d0099009800990197009901 -9d0097009900980099009a0099019a009800970099008600990098009a0097009d009801 -9a0098009a0096006b00e100f700c700d900a900a500820084002c0080018400a1005e00 -6a006e00b300c1006e00b8009400cc009400a100b700ae0094006b0093008900f700b100 -33000a00120029000b00120013003200120011000b0012000d010c00170012000b000c00 -17000c0017000c0012010a0011000a000c00170029009f00ad00bf007b00dd00e502e100 -e500d600c400a800c400c800e100e500a000a7007b0064004d0049006a0063004d005a00 -660073006600b200f500f101f300f502f100f200c9007d0053004d006d01630054006300 -5b0070006c00b000a401a100b0006f007d00a400a700d200d400d600cf00a100b800b100 -a100a20030000a0024000a000c000f0024010f0012000b000a000f011300240031001b00 -17000a0024001c000a0030000a0012000d00170030000a00b200cf009f00ce006e00a200 -b101ac008a000700a100a7006900a700c700a900a4016e00f7008e0180008d0084009300 -7700be00aa00a8006d00af00b500860099008600970099009a0099009a00990097009900 -9700990097009a0097009900980099019a009900970099009700990297009a0097009800 -9a009901ca00ec00d700680076007300c500a8006400720068006d007c00a700b800d400 -b40082008c0043002c0080048400800184008c00820095008d018e0084018e00a1006700 -7500a800a700be00c800cd00b50093002b003400180034013d0127001803270042008d00 -8b0087008b008c0034003c00340035008d00b900ad009500b90195009b00cd00d000e200 -e100e500d600be006e00aa007d006e008900ae009b008d009500ae00ad00b700b000a100 -ad0087002e003d013c01420087004200ad009400ad00f7000700e100be00d2006f007303 -7d00a8007a0069009600d7019d009a00b5009d0199009c009d0098019a019d009a019c00 -9a0297009a00980099009a0098009a00ca00980099009d009c009a0198009a0096006f00 -e100c000be00c800c500a000a100880035008e008401a100a3006c00a900d900de006f00 -c100b100cf00ba00cc00d500cf0007009f00b700ae00d500e10044000d002a000b001700 -290112000a0011000a00120011001500170011001700110112011700150112000c001100 -0a00120011002f00ba00b900cc006d00e100f303f500e300c500a900c500c800e001b700 -bf00a9005b0050004d006a005b0166006c006d005b00a400f300f101f500f300f502e300 -68007d005b006200bb006d006300530068007b00a000a900d500e003a700a600be00b100 -e100e200e500e100a100c200c000b100a0003300300132000c000a00300031000a001200 -0a020c00310112000a0031000f0030000a001700320012000a01120030002a00b700d400 -b700d4006b00ce00cc000700b900b700dc00c100be006400c800e000d300c700a900a400 -ad00860185002b0089017300b300bd00aa007000b100f7009d009a0098009a019d019a00 -9d019a009c009a019d00b6009a00ca009d009a00ca0099009d009a009d009a00ca009900 -9d00ca0099009d009a00ca009d00cb00d000cc0070007301c500a600660073006a007300 -7e00b300c800dd00e000d401ae00ad019f009e0042008800b0005f003c00b000a2005201 -5f01a200b70107017d007700c600cc00be00c800950084009c0092018500b50083009b00 -b50083008f009501840095018e019b008f018e00b4009b019800b50095008e0083008501 -9b009c00cc00d4000700d400c100a9006b00c900a601a1000702b700b0008a005f004200 -3c009e013d00ac00ba00ad01b700f700c100b800ae00d500ba00b800ce00a500a4006a00 -730067006a0073006d007000790069009100ca029d00b6009a00ca009a00b6009d00ca01 -9a00ca009d00ca01b6009a00ca009a00ca019c009d009a00cb009a00ca0099009d039a00 -ca009700af006f00e500f700bc00c800be00a00090009c002d0083008501f700c700b800 -d300e300e6007d00b1004300ae009e009500b500cc00ae009400b400ae00d500d4004100 -29000d001200170031002b0032000b0017000a000c0029002b000a003200170012001502 -310012000a0012010a0017000b0011002800b700b500bf006800d300e500e900e700e500 -e900d600c000a901c200d600d500a000b100a7003e00490053005b0065003e005b003f00 -aa00c400d200f300f502f300f501f300e3006d007d00660063006e007b005b0049005400 -a800a700c100d700e100e502af00a700bc00be00e500eb00e500ea007d00d200ce00b100 -a0000a0010000f000a0010000e000f000a01110012000b001201310012000a0017000a00 -0f000e000a0012000a000d0017000c00310024002900ba00d600b100d6006b00ba00cc01 -95009f00ba006e006d007800c800ed00dd00db00c700a7008c00800083002c0036009000 -82006800b200bc00a9006b00be00b7009d009a00cb009900ca0098009d02ca009d00ca00 -9900ca009800cb009800b6009d009a009d009900ca009c00cb0099009d0097009d009a00 -99009d009a00ca009900b6009d009c006d0066007500a4007b006800750076017700a600 -a200a40044004300ae008c009b00b400ad009500b5019b008a0042013d0034003c003b00 -3d018d00b500ae016d007300c300be00aa00c800cf00b200c100ce00d600cd00d0000700 -cf010701d500d300a000b800b000ce00d400d500cc000701d601e000d400c000ce00c100 -ce000701d500cf00d300e100e500e300db00a9006900c6007b0078006900b4009b009500 -87008b008800420087008b012e0084019b0195008e01f700f8008c0184008a00b2006e00 -aa0077006d016a0066006c00a50078006b0091009a009d019a00b60098009d009800b600 -9a009d02ca009d019a009d0097009d0099009d019c00ca009a00cd009700cb009a009d01 -9c009d009a00ca009800bf007000ea00b900c000ce00c100a500900098008f008602ae00 -a500a400c100d300d6007b00c000ae00cc00b400b500b900f700f803b900cc002b002900 -110012010b00100032000c00110012000c0015002b0012002b0015000c00110215001200 -0a0012000c02110029001500ae009600af006300d200e201d700e201d600bc00a700a900 -c100d4016e00a0006900540053003e00690067003f005b005a00a600a400c800f300f501 -f300f502f300e600be007b0056003f006e00670063005a00530066007b006e00ce00c700 -d400d600d200a000a900a700bb00d400e001e1007b00c200ce00a1009f002a000a002400 -0f000a00320031000a0032000a0112000c0012003b000c000a00170032000a0024003201 -29000a0018000a00320024000a00b700c100a000b8005f00ad00b000f700f8009300b700 -9f00a4007300a900c200a901a4009f00ad00830084008100840098008f006d00c800c000 -bb006e00d200f7009a009900cb0097009d0098009d0098009a019900cb009900ca009a00 -cb009d00b60098009a009d009900ca009800cb009900ca00990098009d009900ca009a00 -ca0099009d00990097006e0066006400a9007b006400760172007c00c101ce00b400a100 -9f008c00950093008a0088008a0084003d009e003c005f003c0042004001420034018800 -6b00a7006e006a007b017900aa00b800a401b300be00c101be00a400a300b300b200b300 -a4007c00b202a302a400a300a900a3016a007b0079007c00a300a400a302a400b801b200 -a400730066007b00740073007b00c100a1008a0026005200390131003b0039003b002700 -87009e0040013b0040006b00a200a300b200b800d500dc00be00d20073006b006e007300 -6c007900aa0078006a0091009d00ca00cb00ca00cb00b600cb009d00b600ca019d00ca00 -cb00b601ca00b6009d00cb009900ca01b600ca01cb009d00cb009d00ca01b600ca009a00 -b6009800b1009400ea00bf00c000ce00be00a400900086002c0085018600cc00a900c100 -d300e100e5007b00be00bc00d400cc010700cc00cf00a000ad00f800cc00ce002b003100 -0a0018001200310024003101120017003100120017000a000c0029000f000c0017011200 -31000b00170012000a00170112002b00bf00b900bf007d00e300eb00f101eb00f300e300 -be00b100c500d100eb00e500a100bc00c4006800530049007c004d0063005c0078006800 -5300a700f300f506e6007b007e0054016f0067006d003f007d006f00a700c000d500dd00 -e100ea00e300c500bb01af00d700e200e500ea00a000bc00b100b000a4000a010e000f00 -17001b0024000f0013000a0010000e000f0224000f0013000f0024001b0022001c003000 -0a00120013000a001b000a00ad00ba00ae00d4006b00cf00f700cc01f700d400c100be00 -7f00d100cf00c100a700a600a700ad0083008f002d0080008f0090006e00b100bc00a700 -6d00d200bc009d009a00b60098009d019c009d009a019d00b60098009d009c00b6009d00 -b6009c009d0199009c009b009c009800b6009c009d0199009d029900ca009a009c006d00 -73017c007b006a007300770076007800a401c500b2006c00520039015100390131002700 -9e003b002600250126013b00390021003100a300ba00d400a5007b006600790074007900 -6c005a004700510079006100a3006000470048001d002001470060002300460020012300 -4f00200046002000230147004e0047004c00460047014f007a0061027900600074007300 -6600740073007b00d100b200a2003b0018008a009e0027003c0026002700240034003c03 -9e004000180031004201ac006c0069006d0066007b006d006a006d017b0073006a00a100 -cd00d000cd00cb04cd00cb03cd01cb01b600cb00cd00cb01cd00cb01cd00cb01cd00cb00 -cd00cb00cd01cb00cd00cb00bc006f00dc00c0007000b100a900a400360081002d001600 -83008e00bf00a700be00d100e100e30070016e00f7006b008900cc000700ae009300b401 -cc00d40040000e00120015000b001701130031000a0017010c0011003100170012000a00 -0c0112010a001000120017000c001700120017002900f700b500c0006f00d600e200d700 -e700e500e200d600a900a700a900c700e000d600a100a900be003e004d005a0065005b00 -3e005b0055006d007b00bc00f103f300f502e30067007f006400620070006a005b003800 -5b00aa00b100c200d500d600dd00e000e300c300a600bd00bf00e500eb01ea00a000be00 -b800b000a4001000300024000e00240213003100120117000a003000310130000a002400 -26000f00300131000b0012010a0032000a00b700d400b100d3006e00c000b700ce004400 -9f00b0006c007b007700c100cf00c700a900a400a9009f0084008d0082002e008c009400 -6900a700a6007b006d00be00a7009c009d00b600ca00cb00b600ca04b6009d00cb02b602 -ca019a00b6029d00b602ca009d00cb00b602cb01cc006d00730068007701660073007d00 -680078007b0079006c00400042003d0031002b0042013c023d008a003c0042003b003d00 -2700870042003c00340040005f0089006f0068004d0050014f003700510039094f005100 -5a00260025003900230025003903250039014f0039033a00510039045100600066005a00 -7b016b0043009f0042003d00870084002e0080002e003d0087003d0087002e0287012e01 -8200950089009200d300a900a70068007f00a80068006d01a6007301f800cb00cd00b600 -ca00cb009c009d00ca00cb009d00cb009d01ca00b600cb009d00b6009d00cb009d00ca00 -b600ca00b600ca00b6009d00ca009d00cb00ca019d009a00cb009a00af006d00dd00c100 -bd00c500a701f80084008c002c0081009500f700a500c100d300d600e200a0006e00af00 -0700af00b400b900f7009500f800b4009200cc00ce003e00240017000c0029000a001700 -31001701310024003100170224000c001200130024010a00300012001300120024001200 -31001800ad00b400bf006f00d300d700d500d702d300a900a500a900be00d400dc00a000 -a400a6005b013e0065005b003e0054004d00a600c400d200f300f501f100f300f501f100 -ed00be007b005401440069005b004d017b00c500a400c000c100ce027f006f00bb00ae00 -ce00d400d100d400a000be00b1006b006c003800220124000f00310024020a0017001200 -0c003001240022001b00210122001c003001120017000a00120030001000ad00b7009f00 -c1004100b0009f00b00044009400b7009f006e007700c700dc00d100a900a4006c00ae00 -84008d008c0089009500b4006a00be00a900a6007000ce00b2009c0098009d0098009a00 -98019a00980199009d00990198009d0098009d009c0098009d0097009d0098009d009700 -9d009801ca009900b60099009c009800ca009d0098006e006a0074007f007d0069006a00 -7d007b007c00c101d6000700f700b0005f008a0040003b0031023b0139003b0039003b01 -3c0140003d00b200b100f8007000bd007b017c00b300a900b301b200b800d100c101c701 -ba00c700c100d100c100ce00b700ba00ce00d101d401d101d401d100d400d100d401d300 -a900d1000700d400dc00d100d200c80070007d00db00c100a000ce00c1005f0040004200 -9f0042009e005f003b0040004200a20042003c008a003b005f0039009e00a2009f00b700 -d000e300c800db007b00a800aa00770073006c00a8006300730093009800cd00cb009d00 -cb009d00cb00ca00cd00ca00cb009d01ca009d00cd009d00ca009a00cb0099009d00cb00 -b600cb009d00d0009900cd009a00cb00ca029d00cb009900bf00a000ea00c900c600d900 -be00a900f80083008200160080008d00b800be00c800e100e000ea00a000a400bf00cd00 -f700b600cd00cc00d500f800ba00ae00d000d3003f0012000f000c0012000a000f001200 -17000a001200170012000a0017000f002400120113000f0017000f01120011000c002400 -0a011800b200cc00ce006f00e300eb04e100c200b700be00d200e500e900b100c800bd00 -68005a003e006f005b005e005b0073006a005a00a900f300f504f300f500ed00a9007d00 -54016d0065005b0065006d01a400bc00cc01d400d601bd00bb00be00f700e000d600e100 -e200a000c100b1006b006c000a00240030000a0032000a0112000f00290012000a010f02 -1c001b0022001b00220137000a0017002a00310024000f003200ba000700b700cf006b00 -d100ce000700b900ba00d400b700c5006f00de00ea00d600c200c100a700f8008e008100 -160081008e0092006d00be00bc00c3007d00db00c100b6009d00ca009a029d01ca009d00 -9a00ca009a009d01cb009d00ca009a019d009a00cb009d00cd009d00ca019d00cb009a00 -b6009d00cb009a009d00ca009c006b007301c300a8007301a6006a007b00a700b200ce00 -cc00ad00420093004200340088024200b0009e004000420034008a029f00420093008a00 -ad00ba00a600c300c400c100c500e601d300eb00e200e500f400e500e700e501e901e500 -e900e500e900e200e500e900e200eb02e500f400eb02f400e900f500f400ea00ce00e000 -e900ed00f400eb00e000d3007000c400e000c5007000b000ad008c0188008c008b008c00 -9e00340087019f00f8008a008d008700880040003400420034008d009b00ba00a600be00 -6d00a801770074006e00be0069006c009f00b600cb00b6009a009d029a009d01ca009d00 -9a00ca009800ca009a00ca009a009d009a009d01b600ca009a00ca0099009d009a00ca00 -9d00ca019a009d009900af006e00f200c900be00c800c000a900ad00820091008c008200 -8c00c100bd00c500dd01e600a500a0009400b40093008200b500c000b100a000b700ad00 -0700d3004000290012000a00170032001200310015003101170231011700310017012901 -170031000c0015003200170015002b003400ba00b900c0006f00e100e900ea00eb00e700 -e900d600be00a700c300c400e101b100bb00be00630038004d006a003f003e0066006a00 -65005b00a400f500f100f501f100f502e50065007d0068005b00a8007300660054006700 -aa00c100d200d500e200e300e500e100c400a600c400be00ea00f400f300ed00a000d300 -c000a000a200310130010a002400300031002400170032000a000f00310024000a002400 -0f0024001c003100220030000a00170012001700310032000a00f700cf00af00d3009f00 -f701cc0088005f0093005f006c007000de00ea00d300be00a901ae00840081008d009200 -860092007b00b300bb00bd007d00d300c0009c009a00ca009a029d009a029900ca009900 -9d02ca009a049d01ca009d019a00ca009d009a009d009900b6009900ca01b60094006500 -7300c500a80073007b00bd006a007d00a000a300b8008e008300840080002c008e008300 -800284008000840080018d008000840080008e0084028c006d007d00be00c800a900ea00 -f300d600f100f301f100f300f100f500f300f101f500f400f300f500f301f400f302f500 -f400f501f300f502f100f500f300d300f302f100eb01d3007000c100ce00b30070004200 -93003d0087002c0084008800800088001600800034003d003500340080002e0042012800 -8c002e018e00ba00a900a7006d007b00a6007b006a006e00be0069006b00f800ca019d00 -9a00b6009700ca009a00cb0099009d0099009a00ca0098009d009700cb009700ca009a01 -ca009c00ca009900cb009900ca009900ca01b600ca009900cb009700af007d00f200d200 -c200c800bc00a600a10035013d0034008c00be00a600a400b800c200d3007d00a600af00 -b900f700b901ae00ad009f00ad0091009600b700290015011100150017010a0012000a01 -15011200310018011203170012000a00180015001200150117001500b7008e009600a600 -d300e001d701d600d200bd00a5007b00a900ce00c10094006f006b003e0038004d006a00 -5b003f0053003a00a900d800de00f500f101f500f100f502ed00a5007b00620053006d00 -73005c004d017b00a900c200b100ce01d500d400a900a802d300e200d700e1007b00b100 -ae00a1009f0032000a0030000a00320131001c00130031000a011700310130010e003100 -0a002400310032000a0031000a000b00310032001700b400ce00a1000700a100b700a100 -cc009600a100ce00ad00b800a800c700e000ce00a700a900a600b1002d002c0082018000 -90006d00b800a700a9007d00db00c000b6009a00cb009900ca0098009d009a019d009900 -ca009700ca009d00ca009d00ca009a029900ca009a00ca0099009d019a009d009900ca00 -9900ca009a029c006b006501c8007f0066007000a9006a007d00a700a900b800b7002f00 -40003500310040023c003b0132003b012600270039005f005200400031003b008a00b000 -a800aa00d301d200ea00f1000700f400f102f300f500f400f500f100f300f101f502f100 -f501f100f502f102f502f100f300ed00d300eb00f300f500f000f301e300a000d300e600 -d100a000b100a20052003b0052005f003b01250021004000390052013b00a2005f005e00 -5f0052009e00a201ce00d300c500db007700be01bd0068007b00c30064007300f800ca00 -cb00ca009d00cb009d00ca009d00b6009d03cb009c00ca009d00cb009a009d009a009d00 -ca00b600ca009a00cb009a00cb009a009d00ca00b600cb00ca00cb009a00b1007b00e600 -c900be00c700c000b100900084008f008d008100840094007000a900c100c200e3007e00 -a800b2000700ce00cc00cd00d100d5009f00b7009100cc00ce002b000c00170112001701 -0a003100110012020c00130017010c0012010c00130012000b0011001201240012012e00 -ae009c00cf006d00e100e901eb00e501db00b8009600bd00c800e500e2009000bb00a600 -6a005b003a00690053005b004d005c007b006a00be00f300f501f101f502ed00c9006a00 -4d0054003f007300660053005a005b007300a000b100bc00c000cc00d100a600a500a700 -a900d100d6027d00b100b400f700a1000a0124000a000f0024003000240012020f000a00 -0f000c000f0024000e001701220024000f02120124011200b700b900b700d4006b00cf00 -cc00cf00cb00b800d600c100be007d00c800d300c200b800a400700094002d0080008400 -830181006f00c500a900bd00a800d300f7009d01b6009d00cb00b601ca009d02cb009c00 -cb00b6019d00ca009a00ca019900cb00ca0007009c00cb009c009d00cb009800cb009d00 -cb009c00ca019c00670073006d00c800a8006a00a900dc0066007b00c600b300c700ba00 -ad00b0009f008a003b005f019e005f003b009e005f003b00390027003b003c0027005f00 -5200b000cc00d4007c00aa00c800d301f500f300d600f300f519f100f501f300d600f300 -f501f300f100eb00e300a000ce00d600c5006e00cc00b600b0009f005f0087009e003c02 -420043008a003d0040009e003d0042003b008a0193008a00ac00a4006a00c8007700a900 -a700c30078007b00bd0068007900a100cd01f8008c0082018c0084008c0082008d008401 -8d00820084038d0084018d00840090008405820084009500830084008f00a1007000e300 -c900bd00c500a900ae0082009c00850090002c008300b700a900b800d100dd00e600a800 -7b006e00ae005f008a00f700ce00f7005f00b70091000700d600400012010c0224001b00 -0f000c040e0112000c000e000c010e0012000c0312000c011600f7009200ce006d00e300 -f500f400f500f301e300c500b100a800c600e100e200b100bb00a6005b003a0038007000 -540053005c00770064004d00a700f300f500f101f300f100f501e60068007d0062016d00 -73006a004d005c007900a600c000d000e000d600e000e100a900a700bc00a900e300ea01 -e6007000c200cc00a10130010f010e000f000a000f000c01110012010f000e0030000f00 -0c0013000a000f00310012010b0011000c00120031000c00ba000700c100d3006b00c000 -b700cf0090008900f70044007b007300d900e500ce00c700a900a6006b002c0181008f00 -b40036006800c400be00bd00a600d300ce00b500820042002e0088002f0082002f008900 -2d00840095002e0093002f008c0082008c0082012e0095008a0089005f0042002f008700 -2f008c00880093008b0042008a00ae00d700d0006f0076006a00b2007b0066006c007900 -7400780065005e00a3008801420018002e0328002e0087013d0088008a003d0034008700 -2e0093014200840094006d00a600a700c101e800f300d600f300f519f100f501f300d600 -f300f500f301f400ed00d3006f00b700d400be006d00ae0095008a00a100400018003c00 -180027003400270034003c0034002800290018001600180124003d0035008800a3007b00 -a90068007d00a600aa0073007b00bc0077006c00b700e900e30040003100340042011500 -890040002e038800400034028a00290087003401930018002e013d002b00340018004200 -340080003d0034006b00af00e500c200bb00c500a900a5003600840142008401ba00c201 -d601e500d200a100af00cc00f700b700cc00c100a1009f00ad009300cc00ce002a003100 -0c000e0011000c0024010f0012000c011101130117000c0111000c0013000c0212000c02 -17001600f700b500cc006e00d600e202e101d300a500a000a600b300d400d300a000a601 -3e0138003f00540038004d005b00a800be00d100f300f502f100f501f300e4006d007f00 -6300540065007b005b0049004d007a00a600bc00d400d300cf00d300d600a700bd01be00 -e600eb00f100ea00a600c800f700b1009f003200300024000f00260022001b000f002400 -0c00170012000c001300240022000e0031000e0024000f00310017013101170013000a00 -1700b000ba00ae00ce009f01b000f70093009400cc00a1006e006600d200d400d100c100 -be0079006e002d008f0082008e002f0043006800a8017d00aa00d300c100410029008a00 -34008a002b002e00340287008a002b005f0034002e013d008a0082003400870042005f01 -3c00400042012b003c0042005f0040003b00a200f500d7006d0076006900be00a8006300 -be00c50077007e00be01a300b000a2003a002200260052009e003b004200310027002603 -3b00400039003b009e00b800b0000700e100a700db00d900d600d200eb00f300d600f300 -f519f100f501f300d600ea00f501f101f400de00a600d300ea00de00a200e200c100ba00 -b8006b0052003b005f003b0226003b004200ad00a1009e00b000a20026003100ad00b700 -d500d600c200db007b00a900c700d3006d007e00c4006f0069009600f100ea003e003b00 -31003c00310018008a0042003d002e00350034003d00520027004200820043002b003400 -3b003c003b0042009f002f003d001800820093008a0093008d005f00ad0094009600ee00 -c801d300be00a90094008d0084002f0084008000b700a900c800d600d300e500d600b200 -be000700ce00cc00d500cf00d300a100b400f800d500d600350012000c00120011001200 -130012000a000c01120015010c0012000c0012000c0011000c0012010c00170112000c01 -11001600cc00b900d3006d00d600d501d701d500ce00b100af00a500bc00d400d1009400 -6e005e003f003e01650066003f003e01a700b300c100f300f501f101f302e600c6007700 -62005b006f00670054004d0054006500a600a000c000c100b800c100c000a100a000bb00 -bd00e100d500d700e100a600c700cc00a1009f000a010c0224000f010c00120011000b00 -0c010a000f0124000e000a000f003000120031000b0112000c000a000d00f700ba00ad00 -07009f00cc00b1000701c100d500ba00c1006d00dd00e500c800da00c100a40043008000 -8f0082008e008d008c006700c200f700bb00a600d600c2006b008a00400043009e003c00 -4200400027004000880042003d003c002700430018003d009e0093004200ac0027001700 -3900310032003b01390027003900240031019300eb00d700f80068006900c700bd006a00 -a900b80073007e00a401b200ba00b4008a004000290040008a004000ad02ac0042009f00 -9e00ac0093008a00ac005f018a00ac00ba00a600c100c700d301eb00f300d600f300f50c -eb01f50af100f501f300d600eb00f500f300f100eb00ea00df007000d100d400c8006a00 -f80089008d0082018b018402420088008d008e00b5009500820080002e0182008e019b00 -c100b100a7007700a700a000b1006e007d00bd006e006a00ae00d500d400350034002b00 -180034002e01150034002e0216002e0080002e0080002f0018002f00890135002d008900 -2e0082012f0043002f0082008000440082006b00af00f200c800c200d300ce00b200ad00 -8400800016008f008d00c100be00c400d201e000d3006901b700a0008900b400f7009400 -6e00ad00a100cc00c8003200170012001700150012000e00170012010c0112010c001700 -0c0112000c0112000c001700120017000c0012000c0012002800b100f700c0006d00e600 -f101f400f500f100e100c700b100c000c800d601af00a700a4005b0038003a00a6005a00 -41007b006e015400a700f300f400f500f100f500f100f501e6007b007d0062005b007d00 -7b0063004d00560066007000b8000700d403a500a700a500be00d600d700e1017000be00 -c000b1009f00300024000e000f0024010f010c0012000b000d000c010a001b0024000f01 -220013001b000f0031000b0012000e00130031000a00b700ba00b000d4008a00b700b000 -ba0043006b00b7006b006e007b00dc00e000c700c800c500b300b7008c00900035002e00 -8400b5006a00ce00c100be00a600db00bc0042002f003501420182003500890184008c00 -830084008200b40082002e00820084008d00840087002d0043002d0093002e002f008800 -3d008900820089008100b400cd01f80073006a00a00070006a007b007c00760078006c00 -a400b200f8009b008e00950084008e008100420081002f0087002e00280016012e018800 -80002e0195008d00f8006e00c101ce00c800e500f300d600f300f519f100f501f300d300 -eb00f500f300f500f400e800db007d00d100d400c8006e00b700b400ae008c0084009500 -f8008200350087002e0089003d008200b40091008c009500b901cc00cd01b600d400c700 -c8007b007001aa0073006d007b006d0069009400b5019201b4008400b40084009b008e00 -920095009b00b4008d0092008f00b4008400b5009000920096009000b4008f00b4008f00 -9b0090009500920090009201b4008f00af01f300d200c200d100ce00b100b40082008d00 -8c008201c1007b01a300a900dc00d3006f00b1000700b7009600cc00b700a1006e00ad00 -9400cc00c0003e001300120017010e001300170212000f0012000a0024000c0012000c01 -0e00120013001700130012010f00170012012900b100b700b1006900e200e901f400e901 -e100a5007000a500bb00d300d500a500a9013e0038015a005b003f005b016d006f00c100 -f502f100f501f100f500e6006700a80068005b007d016300490055007c00a800b800cc00 -d402d500bc007d00a700c100e500f100f301bb00a000a500a0006b00310022001b000f00 -1b000e001b010f000a000c000d000f0012000e001b010e0121011b0024010c0012000f00 -13000f000b009f014400b80093009f008a00f8004301b7008900a0006d00b800ba009f00 -6c007900a300c10042009300a100f800920007007b00c600bd00c400a800db00c100b500 -9800b6009800b60098009c00b6009c009d009800cb0086009d009b00b6009c00b6009c00 -98009d009800b6009800b6009800cb009d01b6009b00b6009c00b6009b00b6009d009c00 -930073006b007c007b006600a4007d0076007d00c600c800d500d700e700e200e000d500 -d400d100b0029f009300b002ad00b700d100cc00d100ba00d500d700e200a900dc01de00 -d200ed00f300d300f300f519f100f502d600eb00f401f500f300e800e400a600d600ea00 -de007000e900eb00e100d700e001e200e000d601dc00d700d401e200d400cc00cf00ce00 -d500e100e500eb00e900f300d200df0077006d00690066007301660163005f009b00b500 -95009b00ad008e0095008400b5009500b4008e01b4009500b4009500b4008400b4009500 -8e00f801b4008e00f7008e00b5009500f700b400ae00b4009c00cc009c00af00a100e500 -c200be00c800a400a50089002d0086008e0083008c0041005b006900c101d400c5006f00 -bf00cc019c00d000cf00d400a100b700b400d000d30040000c001100150011000c001201 -0b00110412000c0011000c0011000c0117010c00110012000c0011010c001500b800b400 -c0004400e200ec00eb00f500ee01e300be00a600a500c100e000d600bb00aa017b007e00 -7c017b007d00bb007000bb00c800dc00f500f100f500f300f100f502ea00bd007d005600 -54006d0063005b004d00490073007b00a600f700cf00d600e000d600a5007d00a700b100 -dc00d700e200e500bf00bc00b100a000a200300024000f000c000e010f0024000f000a00 -12000a000c010e000f0030000f0124010e0017000e000c02170024001200b700ce00b100 -d1006b00cc00f700cc00f700b700d400c100a9006800d1019f006c005e00650042008401 -8f009200840091006a00a900a800c300a900d600bf00b6009c00b9009800b5009500b400 -b500b400b5009c00f7008e00b4008c00ad009500ad009503ad00ac00b0008d00ad008c00 -8d0095008c00ac028d009500830082005a0072005f005c00730068005c0074007500a500 -d301f400e200d600dc00d400d101d4000700e200d500e800e200e900eb00ed00eb00f400 -e500e100e001eb00f400ed00b100dd01d600d200f301d600f500f300f50beb01f50af100 -f501f300d300f300f501f301eb00e100a700dd00ea00db00a600ea00f400ea00eb01e000 -e500ea02e300e100e500e200dd00e500dd00d500ce00d100d400e000eb00e900f300d300 -e3007b0079006a0066006400730066016400410042003d002e04350034002e0134002e00 -35002e01340035002e0034012e0135012e0040004200f800ad00ae00b400ba00d500d002 -bc00ae00eb00c600be00d800bb00a70094002d0080002c012f00a000a600b800d601d300 -c4006e00b100cc009400f800b400ce009f006b00b700f8000700d600360018002b001800 -1500310034003c0017002b0015011800290018002b010a001500170031002b0031011700 -15002900170029002b003400b100f700cc009400eb00f100f502f300e300c600b800c800 -d200ed00f400c5005c035d005500660065000900c60068005c00a400f400f500f301f501 -f300f500ea00bd007b00540062006e00670069003f00650066006800bb00b800ce00dd00 -e200dc00a501a100ae00d300e700e200e500a100c800c100ae00a7000a00300017001100 -170012010c01110017000b001201310212002900110012000a0031001700310011001200 -29003101ba00d300b100ce006b00cc00b700cc00360044006b005e017700c800d100b100 -a400c100bc00ae002d002c0081002c00810089006d00be01bd00a500d600cc01cd00b900 -f700b00040005f0140003c01390026003101260027003b0027013900180027013b002704 -260039002700390026003b0042005f005c00730066007b006a007600730072006400a600 -d201ed01e100ce00c100c700dc00e000d100db00c100c700d100b800d100d400cf00ce00 -c700d100e000e800e200ed00ea00bc00de00d300de00d200f300f500d600f50df100eb00 -f504f300f503f300f502f300d600f300f501f300f400e800e300a600dd00e600de00a600 -ea00eb00d700ed00d400ce00b201c100ce00a400a300a400b200a200b800ce00dc01d100 -c100b000cf00eb00e300c800d90068006a01730078007b00bd006c006800f800e100d400 -8900820088002e0089002e043d0042002d0087002e004200800082002f00800089018200 -8300f8008400920090008f0184018f008d009200a500b100eb00c900be00c700c000b400 -9f00350089002e0042004300b700a000c500c100c200d200bd007900a100cc00ae00b400 -f700b40093004400ae008c00b500bf002b00110012000c010a0012000f00240017011200 -0c011200110012000c020f0017000f000e0012000c0312001800a100f800ae00bc00f300 -f101f501f100e300c800b300c400c900f300f500be005b005c0066005a005c0166006a00 -c900c4006f006600a400f301f101f501f300f500ea006300a80066005b00700079006500 -38006600a600a900c1000700e100dd00e200dc00be00bc01be00e500eb00f500f300a500 -a700a10093006b00320030000a00170012000a0031000a001200280012000a0111000c00 -170112000a00120017000a011800120131000a0024001200a100b100a100b7004100a103 -4400ce00a000a6007700c100cf00c100a400a700a60043002e01280084002e0089006d00 -a700bc00a900a700db00c200940082012f0088002e0035022f0018003b0029002b001800 -400031012b00310018001600180017003b0015003100180031001800340031013b001500 -9e00d500d30077006a007300aa00a60077006a00640073006c00a400a200d100dc00b200 -9f00a400a200b800b200a3005e003a005e005a005e00b800d600d400da00d201d500eb00 -e200e000e100a900dd00d600de00d200ea00eb00cf00ea00f500eb00f300f100ed01f400 -f300ed00f300ed00eb01ec00e901eb01ed00eb00ed00eb04ea00eb01ea00d300e600eb00 -ea00eb00e800dd00de00a800db00ea00de00a600e102ea00e100dc00da00d300dd00d300 -b8005e015f0061005f006c00a300c100ce01cf00d100e200a2006a005e016a0175006400 -7b00ab006d007d00b100eb00e100400031003b0017003101320015001700340031011200 -310042002b0082002b01350043003500420034009f002f0042019300430089008c008200 -930082009400ae00ea00be01d900ce00cc00b70036019301ad000700d201d600d300e600 -be007b00b800cc01b900cc010700a000b7008c00cb00ce003e0012010c01120024000f00 -13000c0112000b0012000c010a000c020f000c000a000f000c000f0217000f002e00cc00 -f700cc00c200eb02f600f100eb00e300c500bb00be00d900eb01bc00a901aa00a600a900 -aa00bb00a000a4007000a7000900de00f100f500f300f101f500f101ea006d007b005e00 -53003f005b004d027c00b300b800cc00d300d400d500d400bc00a701be00d600e100d700 -e100a700bc00b100a1006e000a0030000a000f0024000f0024000a000f000d000b021200 -0f020c000f000e0112000a000c00110012000a000b0030000a00b700cf00b700d4006b00 -cf00c000ce00f700b200d100b800a9007700d600e000d200be00c000bc00b1002f008200 -2f0084002d0044006800a900bd00a900a600d600f70094004300930036009f002e004200 -35002b002f003500420035003c002b00440032003b003500420031003d00310017003100 -170031002b0035003900180032001700320017009f00eb00e1006f006d007300c4007f00 -73006d00660078006e0069006c00b000d401d501d400da00a2005f009e006c00a2006100 -a200b700ba00b800b001ba00d100d400ba00cc00e000bd00d202c800c700d600b700d400 -e100d601e000d608b9009c00b500d400d502d600d400e000d501d600d301d401b100d302 -d400d100c800be006f00c200e500d20070000700cc00b700b900ae018c00ad00f700b901 -b800ae00ad00b700ad009f00f700d001d500cd000700cc00c800bd00c80070006b006a00 -730068007700c40076007f00b100f300e5005f00390031003c004000310042013c003400 -3b00400142003500420089005f002b0034002b0040005f0039005f002f00400243008a00 -93008200ad008200a100f700e100be00bd00c500a600b1008c009b008100920082008c00 -cc00be00c801d200e500b100a8005f00940143009600b100a1006b00b0009300b900c100 -3e0031000c00120015000e000c000a000e0012000c0017000a0012000c00310024000e00 -12000b000c0024000a010c000f001c000a00120030001800b800b700bc00a700e200ea01 -e900ec00e900e100be007000bc00c800e201af00c000a400630066005e006e0065015a00 -5b007000a300c100f100f400f500f300f503ed00d2006a0053016500560053004d005000 -5b006d00a500f700c000cf000700ce007000a600a500bc000700d500d701a500c000b100 -a500a2000f001c010a00220124010f000b000a000c000f000e001b010f000e000f002400 -0e000a0031000c020e00320022001200b700c100a700d1006b00b101c10035003e006c00 -52005e007c00e300ea00d200bd00be01af002f0028008200850092002f006d00a900a800 -aa00a600d300f7009f0087005f0031003b003c003b0031003b002b002f0040003c005f00 -2b00400017003c00430040003b0031005f0042012b00400043008c003b0031006b004000 -3a0039009f00f300d700700069006600c900ab0068006f0073007800a600bd00b300b800 -4400ad00b50095008c009500820016003d00310034003d008b0084008b002e0080008400 -2e0087002e0082018c007000bd01c400aa00c500d600ba00d400d600d301dc00d300d400 -d300d400d602d300e100f700cc000700e001e102d601e101dd00e100dd00d600dd00be00 -dd01e300e500dd00da00be006d00bc00d300be005f0090008e0084038002830084008b00 -82018c0082002d0095008000840081008f002c003600c800bc00c200a0006b006c007900 -6a007800c40068007f00f700f100e80043003b00400042013100280034002b0035002901 -4300350040002b01350042002f01430088003b004000280034002b0029002b0034003500 -29002b016b00c100f000d200bc00d200be00b100f7009c009500b5008900b400ce007000 -a900a401d400b100c500a700cc00b100b800bf00b100a700a000a1009300f700c1003200 -1b000a000f000c01170024000e000f0012000e000c000f030c0012000f000e000f000e00 -24000f020c0010003001a2009400b100c200f300f500f300f100f500f300e300c800bb00 -c500c800e200e600b100c000a900630049004d007b003f003e005600780066004d00a400 -f300f503f100f500f300ea006a007700570055006f0066003f004d005c007000be00d200 -d000d700e200e101aa00a700bd01e100e700e901a7016e02300037000a0124001b002200 -0f0024000c000a000b0012000e0022000f001b000f021b000f00220024000c000f000e00 -24001b000f009f00a1009f00c1006b00b2006b00b1008a006b00cc009f00a701e000d600 -be00a40070007b00c00090002f0090008600980092006e00c100be00bd01d600b1003600 -18003100180035002e002b01290028002d0042003d00340035002e012b0035012b022900 -2e002f0034002e01340035004000350031003d00ad00eb00d700a0006d007300c400ab00 -77007b0073007700a700c600c700b800350043009100950082008400b4002e0093003500 -82018d002e003d0080008e0085002c0080008d009b019500a6007f007b007c0073006a00 -b800a200b800a901a700b800b200b800b204b300b001b200a300b200b000a300a201b201 -a301a401a301a4007900a400a200b200a200a301660074007f00be00a7007900b900b500 -f70089008d0095008e0095003d002e008200ad0042008800420089008a00ad004200ad00 -940089003c004200d100be00d300a50067007700760077007b00c3006a00a8009600e700 -e200a100a0019f00b000a1009f00ad009f00a100b0009f01b000ad01f800a100ad00b400 -f700a100ae00b000a100f800ae00a100b000b200ad01b102a500b700e200c800a800be00 -c500a1008c0080008600980081008f009400a500b200c100d100d600bb00a9010700ba00 -f7000700cf00d300b1019200cd00cf003e000c000a0032000c0131000f010a0012000c01 -0e010c000e000c010b0017010a000c021200110012000a002900c000b400cc00b100e200 -e700e900d700e501d300bc00a101c100d400d600a100ae00a7005b005a00530063005a01 -53005a007b00a400c700f300f501f100f300f101f500e3006d007d006400530065006a00 -5a0049005b00a900be00d2000700e200e000e500e000c000b100bc00c500e600eb01ea00 -b100c101a100a200380037000a000f001b0022001b000e0024000a000f000a010f002400 -0a0024000f001b022400260030000f0124020a00b700cf00f700d5006b00cf00ce00d500 -cd00f700d600ce00c800a700d600e100c900be01a4006e002d019b008f002d0089006d00 -c100bd007d00a600c800a500f80096009502ad00b400ad009600b4009b009500b5009200 -b400b500b400b900af00b500b402f700b501b901b500cc00b600cc01f700b500ba00d700 -d5004400680077007b007e0073007b0066007800bb00bd00a900c7008a00410042003c00 -5f003d008a0087003c003d012e018800340084008e0181002d002e00840081008f007b00 -75006600730060007900a3006c00a400b200a300a900a200b2006a001f0019001d002300 -2501390052005e0052005e005f0261005f0061026c0061006c015f006a0079005f026c00 -79005c005a007300660079006a009000800082002f0084008f0083008e0080032e008400 -16008700880080008100950094002d002e009500ce00a600a8007d006600730075007700 -6a00a60069007b009400cd00d0020701d5000700d002cd00d002d5000700d500cd00d002 -cd000701cd00d000cd00d000cd00d00108000700d002a500b100d400be00a8017000a100 -8c008f0180008f01b100a700be00d200e100e400bd006a005f00f80042008200b900ce00 -b1009f00b7009600cd00cf0035000d001200280011000b0012010e000b0012000c011202 -0b0011000c0217000c0012010c000a0012010c002800f700b900ce00a700f300f400f500 -f100f501e100ce00b100c100cf00e500e600be01a9007c007e00c300bd005b0062005900 -5c00aa00b300d300f501f301f102f300e600c6007b005c003f006d007c0066005e006500 -a100c100ce00cc00d401cf01af00a501b100d600e201e100a500c800ce00af00a5003002 -10000a010f000a000f000b0012000b000c010f0124000f020a01120030000b000d000b00 -0a011200ba00cf00c000d6009f00b700b100cc0084009300b70093006c006d00dc00e100 -d200be00aa00a400a10081008f0081008f002f0091006800a8017f00a600bd00a500b900 -cb00cd02cc000700d001cd00cb00cd00cb00d001d500d001cd01d0009d00d000cd00d000 -cd00d000cc00cb00d000cb00d500cd000700cb00cd00b6009c00670064016e0068006400 -66006a0073007b00a800a900b200ae009f0043004200400127003c00340018003c003b00 -3c008800420034003d00420093006b00a000f8009500a1006f007700a800be00aa00da00 -dd00c900e100e000dc00d600e300dc00c5006a006c00a3016c00b302da00d600dc00d600 -e100e600e100ea00e501e600e501ea00e500ea00ce00e100e502e600d600d900c500a400 -dc00aa006c00bc00a100b1006d00a000a20042003b0040009e00520039003b0031001700 -390252016100a200b200ce00d900c3016a006c00690073016a0094006b006e008c009900 -b600ca009d00cb009d00ca009d00ca01cb009d01cb009d00cb009d00ca009a00ca009a00 -9d00ca009d00ca009a00cb009800ca009a00ca019d00b6009a00ca0098009100c000e600 -c800be02b100ad0090008200810084008e00c000a900c200ce00e100e200c2007b00b100 -cc00b700b9000700ba00b100a000b000ae00cc00d3003e000a000d0028010a0131000a00 -0c000b0017000c001800170012020b000d000c0012000a001200170012000d000a001700 -12002b00b700b500ce00a700f300f500f101f501e200c100bc00c400d200eb00f300d300 -d9005e0066006400c600c2005b0056005700550063005b00a900f300f100f500f300f100 -f502f200a8007000c100bc007d007e007b006e007b0079006e00b800e000e902ea00bf00 -b100a700be00ea00f300f100f300a700c200c000b100a500320130003200120032013100 -0a00290012000a003200240030000a00390024003102240031003201310032003b003200 -2b00f700ce00b100d400a000ad00b000c000f8009300ba00ae00a0006e00e100e200dc00 -c100be00a700c1008c012d009200b400f7007d00c400bd01a600d300f700b6009d00cd00 -9800cb009d01b6009d00ca009d00cd009900ca009d00d000b600cb009c00ca019a00cd00 -9d00cd009900cb009d01ca009900cd009d00d0009800ca019d006f0064006a00a5007b00 -68007300660064007b00a601d300da00a900a3004f0047004f001d001e001a004c004f00 -4701390051004f0037006000510052005f00b800d1000700a5007b00be00c700d100e100 -ea00c800ea00e500e200e700e500e000d200a700e500e000d400d601dd00c800e500e100 -e500e000ea00e202ed00e501e900e000e202ce00e500e202eb00d700dd00c800a900e300 -be007000dc00cf00b2003e00390137002500390126002100220061005200250037002500 -31002200390040008a00e000b20066005a0066006b016a0073007b00a6006a00a700ad00 -d0019c0086009b0083009b0086009800860098008600970098008500980085009c008500 -9800860198008600b60086009d0085009d00850097009b0098009b008600980085008f00 -af00f300d200be00c900be00a700a000430083008f008401c100a900c700d600e200ed00 -ce00a500c1000700ce00cb00d000cf00d300a500a101cd00d300410012000d0011013100 -17000a010d000a0012000c0012010f000a000e000c010a00120030000b010a010d001201 -2900c000f700c000bb00f300f102f301e300c500bc00c800d300f300f500ce00c9006500 -6a0077000900c800630053005700550073006600a900f300f506e5006500a600db00a900 -64015400560055004d0053006d00e500f500eb00f100f300bc00b100bc00be00e600f500 -f300f200c201c000b100a0000a0032000a0012000b000a020f0011000b0012000a002400 -0f00300024000f000a0012000c0013000a0012000b000a0112000a001200b700cc00b800 -d4006b00ba00c000ce00b900b700dc00c200be00a600e600ed00e100c100c200bc00af00 -8100840185008c0096006f00c600bd01a800d600b50098008600b6008500b60085009800 -9b0098009c008600b60085009d008500b9008e009c008e0086009d008500b9008500b600 -85009b008e019b008e00b9008600cd008600b600e700d700a0007b006a00be00c3007800 -680073007d00770073006600b200b1003200310127002400310024013b0131013c001700 -2600240026001300310029008a008900f700a0007300b300e300d600eb00ed00d300f400 -f100ed00f600f400ea00db00a900ea00eb00e600e100e500e100d600f300eb00f400ed00 -f500ed02f500f100eb00f300ed01eb01d300ea00eb00f400ed00f400e200e300d600c200 -c800a7006900ad0089002e004200400034002b00150034002e014200350029002b002900 -34003d002e0042002e029500b8006e00b300a6016e006a017b00c4006300be00b700eb00 -e600f8002f0035002c004200160091008100840082002e0093002e00890034003d001600 -87008d008c018200b0002f009e002e0042002e00870184008d008000950083008f00b500 -ed00d200be00c900be00a90044002f0081009c0084002d00ce00c000c100dd00e600ea00 -c000a0007000f700b1009100b400ce00ad005e00b000a100b500ce003300310012000b00 -0c0012000c000a001b000d000b000c00110012000c000a0024000c000b00120031003200 -0d010b0130000a00110031002900b100ae00c000a700ed00f501f100f300f100e300c200 -ae00c100d200f300f100b1006e0069006d006500a2006e0066005b0056005300aa00c600 -d200f502f300f503ed00bc00bb00c900c4007f007d007c007e0078007c007b00a700e100 -eb00e900f600f300c400bd01be00e600f100f400f500c000bc00b100a700a5000a002201 -0f010e001b0022010c0012000f000a000f011b0224001b0122010a000d000a021b000e00 -b700bf00b100cf006b00b101c10082009f00b2006b006e007000e000eb00dd00be00c800 -be00a5008c008100b6008f00360094006d00bd00a800bd00bb00e100f700960036009300 -2e008a002e002f0088002f0082008400b7002e00ac002e009f0088013500840088008000 -ac002e00ac002e0042002e013d002e009f0082008a003d00b700f400d700f8006b006a00 -c6007f00750076006d00c8007f00aa00ab00c700f800890082008900ac008a00ad002b00 -18002c0034008800ad0035004301880035002b0093009f00b400ad00a10070006d00c700 -d600ce00eb00f500d600f300f501f100f400f300de00be00f200f100eb00e500ea00e600 -dd00eb00f50df300d300f300f501f300f100eb00e100ce00c800dd00b200a200b800b100 -ae00b700a10088008a00890093018b00ad00930035002e0034002e00ac00820093008b00 -8e00b500b900c701d900a800be006e0068006e007e00c4006800be00b400eb00e6006b00 -320040018a00290093008c002f0040016b0041005f0031003c0036004300420240009f00 -29004200360042003b003400420082013500400082008900b900ee00d200be00c800bb00 -a60041002f00840090002c008100b101b300dc00dd00d600bc00a900a700cc00c0009400 -cc00b700b0006b009f009100b600ce002b0012000c010e00130024001b000e000c010f00 -0c000f020e0012000a000c000f000e000f000a000c000a030b002900b000b400bf00a100 -f400eb00f300f502e300c900b100c800db00f300f500b1005e003f0067003f0066007d00 -5b0073005a006a015b00a400f300f501f300f100f501f300e600be00a60066006800c300 -7b006600650068006a006d006b00d700eb01f100f300be00bd01be00ea00f100f500f300 -c000af00b100a0006e0010001c001b000f040a0012000b000a000f000e0024001b000f00 -1b000e0024000f001b0132000d000a000f011b001200ad00f700a100c10041009f006b00 -f70044009f00c100ad00b1007b00c000cf00c700bd00be00aa0069002f00160098012f00 -43006700aa00a800bb00be00d600be006b003e00430018005f003b023c002b0042005f00 -17005f005e005f00310040009e00880031003b008a005f009f003e0052004300ac002400 -3b005f0040003e0039009f00f100d70091016a00c800bd0064007801df00a800c600c500 -b200b400b90088018a003b00420034018900880042009e00a200a0009300b0008a006b00 -3e005f00b000f800cc00a6006e00c100de00ce00eb00f500d600f300f504d600bc00f300 -f100f500e100e601dd00f500f300f50cf300d600f300f500f100f500f100ed00e300db00 -be00d300b1004400b4008c00ad004300820088008a0043002f00ad00ac00350087008201 -840080012e0042002e008e0092008c00a700b300da00a800c600a0006a007b007700c300 -7300be00b100eb00e50040003000390031013200420088002b0027003100400131005200 -3100f800350034002b0029003e012900400082003500310042013400a20041005f009300 -6e00bf00ee00d200c600c800be00a500a1009100920098008e008d00b1006e006c00a400 -b800d600c000a900b100cc00ce00b900cd00cc0007009f00ad009600d000d30040001200 -11000c0212000a000c000b010c020f0024000f000c0012000c000a000c0012000b010c03 -11002900ba00b900bf00a500f300f400f303e500c800bd00c800d300eb0194003f005e00 -65003e006900a6003f0054004d006e006a005b00a700f300f100f501f300f100f300f500 -e60068007f0056016600680070006e00670070006500a000d000f100f501f300c800be00 -a900be00ea00f501f300c800c200bf00a000a5000a0022001b00240030001b0022002400 -0f000c0012000f010c000f001b000f020e011c00220012000c020f0024001200ba000700 -b700cf005f00cc00bf00cc009c00b700c100b100b8007b00ce00cf00a4019f006c00a000 -84008f0098018900ad006d00bd00b100bb00bc00de00be003f006b005f0043005f002b00 -400031003c004000350040003400430040005f003100270040008a003b005f0024005f00 -300032002400180034001300390022003100300039009e00ea00d600ae006b007300c300 -a60073007b007900a8007b01a800b2008c01820143003d0042002e00820095003d002e00 -42008a00430036009f005f00410032008c0089008d0096006d006900c100d200c800e500 -f5000700f300f501f300f101d700c000f501f300e500e601dd00f500f300f50cf300d600 -f300f500f100f500f100ed00de00d200be00d300b1009300f700b40093006b009e008a00 -5f0041004300930042005f003c0040003e00350042015f0093009100ae01f800cf006e02 -6d00660067006a007b00aa007700c300a000d400c8002b0031011500310018002b001500 -29002b0028002e002b013500170035002b00160042004300400044003500940080004301 -880043002b0040002f0044002f004100b100f300d200be00c900c100b10094008200b400 -810080002c00b700c100c700d300d600e100c200a8006e00ae009f009300ad00b100ad00 -6b00ad01cd00cf0041000c0112000a000c000f001c000f000a010c0012010a000f010e00 -13000e010a000f000a000b0012000c000f000c013100ae00f700cc00bc00f300f401f500 -f100f500e500c800b100c100d100e200e500bc00a8017d007b00a4007d0077006801a600 -bb00c800dc00f300f501f400f500f100f300f500e5007b007d00560165006300a8006500 -3f0065005a003e00d500e900eb00e900ea00c600bb00be00bd00e600f100f500f300c200 -d200ce00b100a70030000f001b000f000e001b010e0112000b000f000c0012000e000f01 -0e000f000e000f020c011201300024000c00f700cf00b000cf006b00c100ae00f7008400 -43009f0041005e007b00dd00e600c800be00c100a70094002c0092008400920040008c00 -7b00a900bc00bb00be00d300b100410043012f00430035004400350193002f0093008400 -8a0042009e004000150029002e0018002c0029002b0134002b002900180031002b002900 -3400170028008a00d400c0006b0066006400a800a6006a0068007b007c007b007d00b300 -e300c000b100b0009e008a003b003c00400031003b0024002700400034005f003b013900 -37005a005f00b000ba00e1007f007700d900e400d300f300f500d300f300f100f503d600 -bc00f300f500f300e100e600e500d600f100f300f50cf300d300f300f502f100eb00e300 -db00c800e300be006e00e000c0005e00600050002200390031003b009f0040023b002600 -31003b0131009f009100f700b900d500e100c1000900a60009007c006d006a007b00be00 -6d00aa00a100e000d6009500960091008f00f8008400930082008c008200840095008400 -92009000890082008f008401f800810090008d008900840096008c008200900082009000 -8600430083009400c000f200d200bc00d200c800bb00910081002f002b002c008100b100 -a700a600be00bc00ce00a9007b00a500c000af00ae00f700af00b1004300f8009400b900 -cc0035000c000a0012000c000a000f000e000f000a000b000c000b0012010f000c020f00 -0a000c010b000d0012000a000f000a000c000a00a100ae00b900d400f101f501f100f300 -e300c800f700ce00c200f300f200c7007900660068005b0065005c0078007700c400c600 -6f006c00b200f300f503f300f100f500f200c9007f00560168006f00aa017d00a800aa00 -c200d600e601e900ea00be00c000a700be00e300eb00f300eb00d200bc00b7006b004300 -0a00300024000a0024000f000e000c010b0011000c0112000f020c000e0124000f010c03 -0f010b00a1016b00a1004100a1009f00a100ae009400b700a0006e006500c100c200a900 -b300be00a800a1002c002e0082002b0144006700b800ce00be00bb00d600f70090008f00 -f8008f0096008f008d00b50084008e00840090008600b5008f00f80092009b0092009b01 -8600b4008f00920086008e0092008400b5008f00b600980095009700b500eb00e1006f00 -6d007700c3007f00730077007d00bd007d00a600a100b800ae00b50095008c0042023d00 -2b002e0042008a00840080002e008800340042005e015a005f008a00420068006a00be00 -d301eb00f300d300f300ec00f500f100f500f300e100be00f300f501e500e600e100d600 -f100f300f50cf300dd00ea00f502ee00e900e100ce00c100d300a8006600f80044005b00 -4d005d005a00ad0088008c002f0082018c003d0017008800420035008c003d0082009b00 -9200b400c100a00079007b0070007300770079007b00c6006800c600b400f400eb00d000 -ca00b4009700d0009a00cc009700ca0098009a009b009700d000ca009c008600cb009800 -9d009000ca00d7009900cc009700cd009800b9009800cb00d0009700cc009700af00f700 -f300c900be00c800bc00a70091008f002d002e008d009500a700bd00a900c200d300e200 -b1006e00b100b900b700b500cd00c100cf00a000b700f800b900cc002b0011000c000b00 -11000c0012000a000b000f0012000c0011000c0212000c0111000f000c0012000c010a00 -0c000b022900bf00f700b900d700f000f100f301f500f300e300be00bc00c100c900f301 -c800530056015700550057005c006400c60168005a00a300f300f101f501f400f501ea00 -6800760056005700550070000900a800630064006600de00d700eb01f500ea00bd00bc00 -b100c100e500f500f300f100e600ce00f700b100a1000a0030000e000f001b000e010a00 -0c00120011000c0112000c000f000e000c000a000e000f030c020a000f001200b700b100 -a100bf004100ce00c000d400cc00b100ce00b800a9006800c000c200a700a4016a009f00 -820028002d018c00a1006700a900b100a900b100d600cc009d008600cb009900d0009800 -9c00cb009800ca008600b6009700cd009800bf00b6009d00ca0086009a009900d0009800 -cb009a0098009a008f00cb009a00d7009800cc009a00cd00ed00e1007b0068006d00aa00 -7d0066006a007b00a8006d00a701c100b400950082012900350040002b01350034004000 -34002e0042008a0042005f0051005a0066005e008a00a1006f006e00be00d100c100ea00 -f300da00f300f100f500f100f500f300de00be00f300f500f300e500e600e500d300f100 -f300f50cf100dd00ea00f502f300eb00dd00ce00c100dd00be006d00b800a2005a015000 -4c0039003b015f0027002600390122003100220026003b003a005f019f00ce00dd00c200 -de00a600c900c4007d0068007d00be007b00bd00b700d701cd009a00d0009700cd009a00 -d0009a00cb009d01cb009a00d0009a00d0009900cb009a01cd00ca00d0009900d0009900 -cd00ca00cd00ca01cd009a00d0009a00af00f700ee00d200be00d900be00bc00ae008400 -2c002e008d009b00c101c700dd00e500ed00d2006e01ad0093008c00b400c100b1006e00 -b000ad000700cf003300150311000d000c00310112001101120029011700120028001100 -17002900170011000a0029001700110029000d002b00c100b400cc00d000ef00ec00f401 -eb01e100be00aa00be00c800eb01bc007b017301790068006e006d00bd00aa007b00a800 -c100f101f500f300f500f100f501e60068007700570150006e00d900a800640056006d00 -d600d700f500f100f300f200bc00be00bc00be00e600f400f300f100e500ce00f700b100 -b0000f0030000e000c000e010f0030000a000c00110012000c010e020c010f0124000f01 -0b000a00100012000f000c00b700ce00b100cc006b00c100b100d400930069009f004300 -6a006400d301c700c801be00b8009500890043002f008d00f7006d00c800be00bc00b800 -e100c0009d009a00d0009a00d0009a00ca00cb00ca00cd009a00cd009700cb009a00d000 -cb00ca019a009d009900d0009a00cd0099009a009901cb009a00cd009a00cd009a00cb00 -d000ce007b0067006a00aa00a80077007900a900b800c300d300c100d100c700a2009f00 -b0005e00520022002600390037003900190021002700520025001f01390142003b005f00 -ce00a8007b00d200e400d300eb00f300d600f300f100f500f300f501d600c000f300f501 -e500e600e500dd00f100f300f50cf100e100f300f100f500f300f500e500e400de00d200 -dd00bc006e00b00040013b003800490038003000310042003c002600240039015f003900 -40018a00b70043006b009f00b200a600db007d00a601700073006a006c006d0068006b00 -98009c009d009a00ca009900ca009a00ca009a00ca009d01ca009d00cb009a009c009a00 -ca009a01ca01cb009a00cd009a00cd009d00cb00ca01cb009a00cb009900bf01f200d200 -c500c800be00b10044002e0084002d0083009200c101c200d300d600e600dd006f00c000 -0700cf00d501ce00c2009f00b4010700d30041002900280016002901310011002b002900 -150229002b003101170018001500170040003100150012002b00310129002b002900b700 -af00c000cc00e700e900f400e901e500dc00bb00aa00bc00c800e000d7009400aa00a600 -7b0066005e006f0065005b02a8007000c100f502f300f501f300f100f200bd0068006300 -560073007000c5007d017b00a700ce000800eb00e700ea00e500af00bb00a500be00e300 -e900eb00e900e800c200f70094009f000a0030000e000b000c000e000f0030000d000c00 -0b0012000b000c000e010f000c020f0230000c0112000c0024000c00ad00ce00a100cc00 -6b00b100a100ba00ad006e00ba00a100a4006600d100c200be00a900a601a00042003400 -8c008a00820094006d00aa00a900a700d200e100c0009c009900cb0099009d0099019d00 -9a00ca009900ca009700ca009a00cb009a009d009a0099009d0097009d009a009d009700 -9d0097019d0097009d009a009c0099009d00b60092006700640073007b007d0068006400 -7b006e007e00b100a400a30035005f003c00400042012b0034008a003b00520031003401 -42013a005a0040003c008b008900430089007b006a00b100d300c700e500f300d300f300 -f500f100f301f500d700bf00f501f300e500e600e500d300f500f300f50cf100d600f300 -f100f500f300f400e800d600d300be00c100a7005e00ad008800950093006a0069005a00 -4000f800820135008a006c004200ad003d00930043008c019302ce00bd00d2007700a800 -a7006e0073007700a8006700a800a1009d00cb0099009700980085009a0086009d009700 -990097008600980085009a0085009a0085009a0097019a0097009d0085009d0086009a00 -86009a02980086009a008500b600cc00f300d900c600d900c600bc00a1008d008e008200 -84009200c100be00c200d400d600e000d6006e00a500ba00b800b400cc00ce00d4009f00 -ae010700d600410032000a00170012000f0012000a001200310012000d0011000b000a00 -0f0112010b000c000a0010010b0031000a00120011000a002900f701c000f700f300f401 -f101f200e300c200b100b700c200e501af00be00a9005e004d003e007b005a0053005b00 -66007b005600a300f502f400f502f100e600a6007b00540168005e003f005b006d006e00 -c100ce00d000ea00e200e500e300a700be00b100be00de00e200e901eb00d300c000b100 -9f0032003a00300012000f0017003100240031010a0030000a0039000f00240026002400 -0a0031010f003b00310024002900170031011100cc00cf00c100d6009f00cf00ce00d400 -cc00b100d100c100a9006600e300d600d100c100b100a600b7009600f8009b0089009200 -ae006f00c500be00bd00d600e100ce00970085009d008500980085009700860097009800 -86009a0083009a008500990086009900860085009a0085009a0085009800850099008501 -990085009a0085009d0085009a00d000cb00700074006300aa00c3006a007300a900a700 -a800c200a900c700b700ae009e0042002b008a00a1009e016b006c012b003c008a00b000 -5e006b00a7009f00ad00a101d500a6006c00d100e100d300ea00f300d300f300f500f100 -f500f300f500e100bc00eb00f500f300e502d600f301f100f50bf300d600ea00f100f500 -f300f500eb00e300d300d200e500c1006a00d4009f016e006b00b1005f008a013b004200 -3e0052003900520040003b00b0004100400035008a00ba00cf00e100c800de0077007d00 -be007b0073007c00a6006a00a800f8009d00ca009a0097009d0086009d0086009d009700 -9a00980097009d0086009d0097009d008600990097019a0097009d0097009d0097009d00 -97019d00980099009700ca008600b500c000f300d300c200d200be00b100ae0082008400 -2d018400b7006b00bc00c100cf00d600cf007001b700a4008200b400bf0093006b00a101 -cc00d300400030000a000c010f0012000f000a000c000a000b000c000b000a000f000a00 -12000c001100120031000b0112000c0111010a003100ae00b400cc00b900e500e200e500 -e200e900e200d600be00a700be00c800e100d600b100be015e0038004d005b0054003800 -5b017b006600a900f506f100ea0066007e006400540064006600620038003e00a500b100 -c800d600e600e500e600df00c300b100b700b100e300f500eb00f100ea00d600bf00b100 -a0000a00310030000b000a00120024010a0015001100120010000a000c000f0024000f00 -0c0012000f00220024010f0012020f001200b800d400b200c1006b00b700a100ba008900 -4300b2005f0065007b00e300e500dd00c800c500aa009f008001840095008c009f006d00 -be00b100bd00d300d600c100980097009a0086009a0086009702980097009a0085009d00 -970098009700990097019a0085009d0098009c0097009a009701980097009a009700b600 -970098018f006500720064007e007b006a006500a2006d007e00c400b300d300ae00f800 -2e003d0093009e006b005f003e015a003e005f003d008a00290035008800430040003b00 -350189006e006d00c500dd00d100ea00f5000800f100f504e100be00eb00f100f500e500 -e600e500d600f301f50cf300d600ed00f101f500f100eb00de00c000a700d100b2006500 -5f004300420043002b0082008c002e003500930135003e00390051005e009f00a100f800 -43002e002c002f009f00b200a4007a0073017b0073016a00a7006d006900910086009a02 -9d009700ca009a009d009a00ca009a029900ca009a009d009900ca009a009d019800ca00 -9a009d0099009d0099019d01ca009900ca0099009c00bf00f100d300c100be00a900a100 -8900980086008f0098008f00a2007000a600be00c800d300d200a600bc00cc01f700b900 -f700b100a200f80089009c00f70029000c0012000c0011000b0112010c000b0011020c01 -12000c00110112010b000c000d000b000c000b000c000b001500f8009600b4000700d600 -e000e200e102ce00aa0070007d00c300d3016e007b006a0053004d003a0065005b003800 -53017d00a800c800f500f101f503f100e500aa007d005b005a00660073005b005a005e00 -a900c200c000ce00d300d100d300c200a800a600a700a100d600d702e100ce00bf00a500 -6b000a0030000f0012000f001b0022000f00120011000c000f000d000c000f000e000f00 -0e000a000e000f011b0030000d000b020f000d00a100c0006b00b8004100b200a000ba00 -f8009400c100a000a5007000ce00c100a900a3007b006a00a10085008600980086008f00 -89006f00bb00a700a900d300de00bf009c009a009d0099009d0198009d0099009d009900 -ca0097009d009a009d009a009d009a0097009a009700ca0098009d0097009d009a009700 -9d009a00b6009800b60099009d00ca009700650064007400a80078006a0066005a007201 -66006a00a700a10042004300340042009e009f015e0038005e0140016c003e009e008a01 -a2005f00a1009f00b1007b01c800dd00f700ea00f300d600f102f501f100d600bc00f300 -f100f500e500e600e100d600f301f50cf300dd00ed00f100f501f400ea00de00d300be00 -d300b1006c00c100b1009f00a200b1009300a0006c01a0006c005f005e005f0039005e00 -6b00a100930040005f019300ce006e0066005a005c0073005a006a0068006e00be006800 -7000ae009a00ca009d00970098009700990086009d0097009a0097039d00970098008600 -99008600990097008600980086009900860098008500860098008600980086009c008600 -b400c200f200db00c900c400a800a400f8008f00860081008f01a500b100a900c200d200 -dd00d9007b00a500f700bf00af00cc00ce00d3009f00ae00f800b600d1002b000f000c03 -0f0112000c0524000c0212000e0024000f000a020f000a000c000a01b7009600cc00d600 -ea01f400eb00f500ea00de00c400a700c300d800e100e200b100bd007c0054004d003700 -79003f003e005a00780073005b00a400f503f300f500f101e500a800a600be00bd007b02 -7c0173007b00bc00d600e100e300e500e100c300bd00bb00bc00e100eb01e901c000b100 -bc00b100120030000a00170030000f010e000f0011000b000f000b000c000f000e000a00 -0c000f000e001b000f00220010000d010b0012000e000c00ae00f700a100c2006b00c100 -ce00cc00b400a100b800b100a9009f00e000e100d200c100be00a900b10083002d008301 -8f0036006f00be00c100bc00d300de00bf0090008300980085009700860497009c008300 -980085009800860397008600970085009800850097008500860185009800860098008500 -9d00cb0098007000770073007f0177007c0073006a0073017900a400b2009f0040009e00 -42003d004200310039003b0040009f005f003b013a0051003b008a005f003a0032005f00 -a7007b01ba00e200cf00ed01d200f300f500f100f501f300de00c000f300f501e300e600 -e100d600f301f50cf300d600f300f100f500f301eb00e300db00bc00c800a4005f00b200 -690041002b0089002f0041003a00520089005f004300350089002e0040003e008c002e00 -8e00920082008400b400b800a600bb0068007800a400c500a6007300a70073007b00ae00 -99009d00cd009d00cb009a00ca009d00cb009d00cb00b600ca00cd009c00cd009d00cb00 -9a00cb009c00ca00cb00ca00cd009d00cd009d00cb00ca00b600cd00b600cb009d00cd00 -9800cc00c000f200db00c9000900c800b100af009000820095009001c000bf00bc00c800 -dc00e000de006d00a500ba00a00069009300b100a0006b009400f800cc00d40040000f00 -0c02120010000b0012000c00120011000c00110012000c0211010c000a0012000b001201 -0c0010000c000a001100ae009200cc000700ea00eb03ea00d600c000b400a900c800e100 -d500a000bb00c4005a0038015e003e0038004d005b0066005b00a400f500f100f503f100 -f300e6006300a800c800c3006400660056024b0055006a00e500f100eb00f300ea00be00 -c300bd00be00e600f400f300f100e900d300b101bc002b0032010a0012000e0311011200 -0c010a000f000a000c000e000f0022000f0024000a000b000d0012000c000f001200b700 -ba00b100c1006c00b100a100ba0093006900a4005f006a006e00e200e100ce00c100c500 -a600b1008f0082008f008d00910094006f00c100c000be00d300de00bc00b5009c00cb00 -9a009d0098009d00b6009d009c009d00cd009a00b6009d00cd009c009d0098009d019800 -cb009c00b6009d00ca009d01cb009d00cb00b600cb00b600cd00b6009800680077007300 -78007e0076007f007e0068007800aa00a700b200b70092008d0092018200810040004200 -8d0095008c008a00b700a1006e005f00430082009600a0004400a000a5006e006c00b800 -d600ce00e500f500d300eb00f101f501f300de00c200f300f101e500ea00e500d600f301 -f100f50bf300d600ea00f500f100f301eb00dd00c800bd00d900c3006a00c100a500ae00 -b400b900900093006b00a700f700b100b000f8009500ad0093009f0092008e0092009c00 -b6009c00cc00d100be00c90077006800a200a9007d007700a60073006a006c008d00ac00 -b000ae01f800b401ae009600ad00b401ad02ae00ad009500b400ad00b401f800ad00b400 -96029200b500cc00b601cb02cc01f100dd00d201c700b10091002f00280116002d00a100 -b200c100c800d300e000d3006e00b100d500c001f700b100c0006e009300f800cc00d600 -41000a020c000f000a010f0012000a000c0112010a000f000a000c000b0012000a010b00 -12000c000a000d000c000a000b00b100b400bf00cf00e100e201e100e001d300af009000 -a500af00ce00d10044007000a6005a003e013f0066003e005b004d00a800bd00c800f500 -f100f500f300f503e6006d00a600c800bd0077007e007300680076005c007300a600e100 -eb00e900f300ee00c000bd01c500e500ed00f301e900ce00b700a0006e000a000f010c01 -0e000a000e000f000c040f020c000e011b020f000c000b000f000e000c000f00ad00b700 -9f00b8005f00b100a100c100b100a000ce00b000a400a000d501ce00c700c500a600b100 -2d0015002c00280036016d00c500c200be00d301bc00f700cd00b500b6009c019200b500 -92019500f800ad00f8048c00f800ac008a00ac00ad00ac029e00ac019e03ac009e015f00 -66007300660077006d0077007b006a0077007e00be00bc00c100f700b500cb00b9019600 -b502b000b400ad029f00a300a2009f009500b900ae01c100c000a0006a00c800e3000700 -eb00f500d400eb00f500f300f500f100f500de00be00f300f101e500e600ea00dd00f301 -f50cf300d600f300f501f300f100e800e300d600bd00d900a8006c00ae019500ad00b500 -92009f0041006b0090008c0042008900820091009c00af008c0082009b008f0098009c00 -f800ba00a900c9007d0067007b00d9007d007800bd006a00600047002304250122003702 -25002200300037002500220025003900310039003b0052005e005f00a200a000c100d101 -e201e901eb01f100cf00f700f100e300d200c700c100b20089002d00360011002c002d00 -b200c701d300d200e100c9006d00ae00b400b1009600b600ce00d500a100ad01d000d600 -41000d000b011101100012000b000d000b0011000b020a0012000c0011010b0212000c01 -11020d01b100f700d300ae00e503e100e200de00bb01a900d200e101a500bd00a6005c00 -53003e00700062005b0066005b007b005b00a400f506f100ea00a900a6007b006d00bd01 -70006f0077007d00a600bc00d500d601e201b100bc00bb00bc00d300e500d700e500d700 -0700cc00b100a1000d0032000a0112000f0024000e000f0012000a000c0012000c000a00 -0f0030000e01220024000f0024000a0012010f0012000a000c00b700d400b700d1006b00 -c100ce00cf00f700a400c100b20079007b00d300d400d200c100c800a400a00029003501 -2f0144006e00c100bc00be00c800d300bc000700e901e200d701d600d400ce00cf00c700 -b100c100b200a4009f005f023b003a00390026002200250021001b001a0021011a001900 -1a021d011f00470050005c00ab007e007700c800700077007b00c800b200c100b7009600 -89008c012d00350095016b00890093005f00880082004000520040002d0087006b009f00 -6c00b0006d006e00c100d600cf00ea00f500d600f300f502f100f300df00bd00f300f100 -eb00e500e600e500d300f301f50cf300d600f300f503eb00de00d300a900c800c3006600 -f8003600f8004400f80036006900440042008d0043018c00360043008c00430035002c00 -860084008200f800ae00ce00be00d9007b006600a600de00bd0074005f004d0047011f01 -230039005100520061005f0061015f006c009e00a200b000b300b800c700d101d300e000 -e100e300ea00eb00f104ec00f100ee00f101f300d300c000f100e300d600d100ce00b800 -f8008f008100820081008200bf00c101ce00d100e100d3006d009400ae00a1006b00b700 -bf00b7006b00a1009400f700c0003f0010000d0111010a000c010b000c000b000a000b00 -0d000a0017000c000d0112000a010d000b000a02120030002900b700ae00f700ba00eb00 -ed00eb00f300eb00ed00e300bd00a600bb00d200e600d700ae00be00a8005b0037015e00 -3f003e005b006600670054007000f300f504f300f500ea006e007b0062005b00a8006d00 -4100380064007d00a900d100d000e900e200e500e900bc01bb00c500e300eb00e900eb01 -0800c000b1010a0032000a010b000a0117000a020b010a0230000f0024020a0037000a02 -0c00120030000a00b700ce00c100ce006b00b800b100ce0044005e00b7006b005e007d00 -d100d600d200c200be00aa00a7002f008900820091009000af006f00c800c400be00d300 -e100ce00d500ec01f100f500eb00f100ec00f100ec01e900ec00eb01e901e700e500d500 -d400cf00ba00b700a2009e008a009e016b0052005f004000520031003700260022004902 -50005a006600db007d007400a600c800b800b300b1009f005f008700ac00430040003d00 -8a004000430042005e005200ad009e005e016b005f0040005e0040005f005e006900c100 -e000d300f301d300f300f501f302e100bd00f301eb00e501ea00d300f301f50cf300d600 -ea00f500f300f500f400e900e300db00b300be007e005b002f0036003500890036008900 -5f0088008b015f00420088002e00880035002e0082008e008f008201f800ae00ce00bd01 -680078006e00c800a60051004d005a0051003e005e00400143009f009500b700b9000700 -cd00d003cd00d700cd00d700d000d700d003d700cd00d700d002d703cd00d001cf00bf00 -f100e500d600ce00d300b7008c008e0081008f0081009000bf00ce00c600de00e100eb00 -e300a600b100cc01ce00d500f700ce007000b000a100cc00c1003f000b020c010b000d00 -0c0012000c000b0012000b010a0012000c0011000b000c0012010d000b000a000b010f00 -0a002900b800af00b100b900e701e901e200e100d600be00aa00a800bc00d600d5009100 -be00a6003e0038003e0166005b005301a600a800c800f300f500f100f502f300f500ea00 -6e007b006400530065005b0147005a00aa00c500d200d500e500e300e500e100ae00a100 -a700be00e100e200e900e700e200ce00a000a70133003e0030000a00320131010a002900 -2b000d000a003101120031000a0330003a003000310032000c002a0031001500ad00b100 -a100d300a000ce020700b100d600cc00c100bc00ea00ed00df00db00d200be00b1008200 -8100890081008f0096006800d800c400c800d300e100d200f700b600d700cb00d000cb04 -9d00cd009c00d000b600cd00b600cb01b600cb009d00b6009c00cd009b0098029c009000 -b400840095008400f80096009400a600a800a4006a0060006a00a9006800760073007b00 -a300a400b100ad00350029003400420029003b001700180042003c003a00390034013100 -3a003b0140003e009f00a100a6006a000900e000c800ed00f300db00f100f501f302de00 -bc00f302e301e600d600f50ef300d600f300f501f301eb00e100d200c100de00c4007900 -ce00af004100520031013a0031003b003100390031003c003b013100240031005f002b00 -3b01b000cf00b8007901640073006b00c700d200c500aa00c800be00bc00b6019c009800 -b60097009d0098009c009a009d019900b60098009d009a00ca009a00ca009a009d019a00 -ca009900ca0098009d0098009d01ca00b6009a00ca009700b900b500f100e500dd00d200 -d300f70092008f008100360082008c00cc00ce00c800d600e100eb00de007000a100b700 -ad00ae00cc00ce00d600a000b100af00d500d600410010000b0111000c000a020b020c00 -0b0012000b000a000c010a000c0012000a0012000b000c000b0212000a00c000f700ce00 -f700eb00f400f100eb00ea01d600c100bd00be00c800e500e600af00be00a40063005b00 -3e006f00630065003e004d007b01be00f300f501f102f501ea00be007f0056013f006200 -54005a0053006600a800a700a100a900c700ce00c100a0009400a601cf00d000d500d700 -d600ce00f700a501100030010d002a003a0032000a0012000c000b000a000c0012000a00 -0f000b000c030f000a000f000b000d000a0012000a01b700ce00a100c1006b00ce01d400 -b500f700ce00ba00b800be00ea00f200d600d301a700b700f800b400ae0095009c00b400 -6700c400a800be00d200e100d200980097009d00990098009d009c009d0099009d009900 -9d0099009d0098009d019a009d00990197009a009900ca0097009a00990097009801b600 -99009d0098009a00ca01bf00c701c600c800dc00d4006e00730166006900b800f7009300 -310127002b001700260027003c003b002400390024003900310037004900370039003b00 -8a00cc00070070006e00c800e400c800ea00f500db00f100f500f101f500f300de00bf00 -f100f301e300e601d600f500f100f50cf300dd00f300f101f500f400eb00e100dd00c200 -e300be006a00cc016c003b003a004d023e0061003a003b0017003b005f002b0031003b00 -31005e003a003b005f009300b2005e005a00770079006b00d100d600dd00be00c800c400 -f7009d00ca019900ca009700ca009700ca0099009a0099009a00cb009700ca009700ca00 -9800ca0099009d019800ca009700cb0097009d0098009d00ca009d009a009900ca009700 -b9009c00e900e001d301bc00cc00f800820089008c01c100ce00d300e101e500d6006f00 -9400ce00a7009300b700f700ad006e00a1010700d3003f000d0111000d000a0012001100 -2a000b0111000b000d002a000b0012000b00110012000b0012000d000a00100011000d03 -2a00b100f700cc00f700f300f500f101f301e100c800a5009600c800e100e200b100c700 -be00680038017d00540065005400770068005400a700f300f501f100f501f400f500ea00 -68007b0054016f0068005b00530073007b00a700c2000700e201e501bd00bc00bd00be00 -e100eb01f400ea00d300cf00b100b0000a0030000a0030002a000d000a000d000b000d00 -11000d000b010f00120311000c000a0012000a000b0110000c000d000b00f700d300b100 -d300a400a100af00ce00f8009f00ba00a001a600d600dc00d400d100c100bc00b700f800 -b40089008200b500af007b00be00a900be00de00e100d3009c009700ca00970098009700 -98019700980097009a0097009c009a009c0099009a00980097009900970098009700b600 -970098029c0097009c0097009c0097009a019800b100be00b300c400a900b800c5007c00 -64007e00bd00b200d100f8008e00820089003600f80093002e0034003600f80036004400 -2b00400041005b0066004100a1008c008e009c00900069006d00a900d300c200e300f300 -d300f100f300f503df00be00f300f501e300e500e600d600f301f50cf300dd00ea00f101 -f500f400eb00d300c700a700c800a7006d00b900b600f700b700a700700065003f004300 -4100890093003600ad0089019500ad008c00f70093008200b500b900d300c90009007d00 -6d006a00a200b800a7007000a900a600f80097009900ca009a00ca009900ca009a00cd00 -9a009d02cb009d00ca009a00cb009900ca009a009d00cb00ca00cb009a00ca009900ca00 -9a009d00ca009a009d009900cb009a00cc00f700ea00e100d601c900a700f80082008400 -98018f00c000c100d300d600e500e900e500a500ce00d500cf00cc00d500ce00d300a000 -ad00a100d000d600410030000a000d0112000d0029000a010b0011000d000b0030002a00 -0a0111000a000b000a000d000a000d000a0012000a000d002a002800b100b400ce00cf00 -d600e000d700d600e000d600d300a700a0007000bd00d100d4006e00a700a6004d003801 -3f00630033004d005300a601c800f300f501f100f503ea006500770064003f0070006600 -5c0038004d007e00a700c800cf00dd00d400dd00e100a700bc01bb00d600e502e200d300 -c000a000a1000a002a00320010002a000a0030000a0010002a000d000b000d000a000f00 -0a000f000a00120032000a0132000a0312000a000d00b700ce00b100ce006e00ae00af00 -ce00f700b100ce00b100a700bb00d400e000da00c801be00c00090008f01900095009100 -6800c500be00c600e300e100ce00b6009a00cb009a00ca009a01ca009d009a009900ca00 -9900ca009a00cb009a03ca0097009d01cb009900ca009d009a009d009900ca009a00b600 -9a029700a500a801aa00bd00b300be007c0064007b00bd00a900b800b50092008c01f800 -910036009100890044009f0035008a00f800ae0091004101ae009f00a0009400b500b400 -6e007b00be00dd00c800ea00f300d200f300f400f500f301f500de00be00f300f100f500 -e500ea00e600d600ed00eb00f50cf300d600ea00f500f100f300f500e900d600d200bc00 -d100b1006d00b4009c0094006b004300ae0043008b00b500920191003600f800ad009100 -89002f008c009f00930092019c00b000a900a400770065006a00b300c201bb00c400aa00 -940099009a0199009d0097009a009700ca0099009a0099009a009d0099009d0099009800 -9900ca0097019a0299009a0097009d0097009a009d0098009d0097009d0099009800b900 -f100e500dd00d200c800b100bf00960090019500ad00c201c800d300dd00e800e100a000 -af00ba00b700b400b900cc00ce009400ad00ae000700d30041002a000d000c0011000b00 -0d000a0011010b0011000c000b01300012000c0011000b000c000a000b000a0111000c00 -0b012a001500f701ce00b100e600e501e200e601d600bc00a600aa00be00da00dd007001 -7b005a004d0165005b0038003e004d00a400be00d100f502f100f501f300f500ed00be00 -77004d013f0067005a004d0038006600a8007000f700c102ce007d00a000a700a000ce00 -cf01d600cf00d300cc00a500a1000d0010000f000a000f000a0010000a0030000d011200 -11000b000a000c000f010c000f000a020b02100012000a001200ce00d400b100d3006e00 -ce00cc00cf00b500b100b700b100a600be00e000e500ce00bc00c800a900b10092019800 -9c00920096006d00a900be01e300dd00ce00980097009800970186009702860199008500 -990086009b00970398008500990086009800860099009701990086009d009700b6008600 -99009d009800a700c600c800c100b800d100c200700068007b007c006c00b2008e008900 -820180008c0036008a008201ae008c008d0095009000810036002f0092006b0069004400 -f800360063007b00c500da00c100e600f300d200f300f400f500f101f500de00bc00f100 -f500eb00e500ea00e600d300f301f50cf300d600ed00f502f300ea00dd00c900be00d900 -c1006e00b401a101ad008c00430087008400900091008900ae00b10093004300a100ad01 -8200b100a100ae00b500d300be017e00c9006e00d300d601be00d200c800af0098009c01 -9800b60099009d0097009d009c009d0098019d0097009c0098009d0097009a009d009801 -9c0199009d0097009d0098009d009c0098009c009d00b60098009c00f700e900e100d600 -c800c200b700b100af008200960082009000c000c200c800dd01e500e1006e00a100ba00 -a1009300f800a10041006b009f00a100b101330010000d000b00110010000c000b001200 -0b010d0111000a0010000c00120011000a010b000d0012000a000b020d00110029009f00 -ad00b100ce00f200ed00f100eb00f301e300c200bc00a600c800e500e6009100be00a900 -65004d00380070005a005b00640077007b004d00a400f505f300f500ed00bd00a8004d00 -53006d00680066005a005b006a00a700c7000700d400dd00d600dd00bd00bb00a500be00 -d600e200e900e200ea00c100b101a1000b002a0024000a000c0024000a000f0010000b00 -12000c0011010f020e000a0012000f0130000a000b0010000a000b000a001100ad00b100 -a100c0006e00b1009400f70082004100a2005f006900be00d600e000d600cf00ce00c100 -af00810082008f009000b400ae007000c100be01de00e100d2009c00860098008f009800 -8600980186008f00860098008600920098009201980092008f0092009800920090018600 -8e008f0198008600960092018e009c00b600ca00c000d901d200db00e100e300a500bd00 -7b00c400a900a400f80041009300ad009000960093004000410042009f0095008c008900 -93008a0041009400b500a500b700b401b7006e006c00c700dd00d200f300f400d300ed00 -f301f500f100f500df00bb00f300eb00e200e500ea01d600f300f50df300d600ed00f100 -f502e600de01c100d200be006900b700ad00b400ae00b200f7006b004000a100ad009300 -89008c009f006e00690065009f008c00b400a10044004200ae00b000a300a9007d00c800 -6d00d300d600d300c700d300d600cc00d000d5008c00840081018c008400810082018101 -8f0084008f0081028f008100840182008c00830084008100840082018400810090008100 -89008100b400c100e500e100dd00d200c200f700ae00a100f80095002c008200ce01d900 -d600de00e200d600a000b100cc00ba00cc00f700b100bc006e00ad009400bf00ce003e00 -30000b0011000d000f000c0012000b000d000b0011010b000c000b000c01110012000c00 -0b0112010b000d010b000d002900a100b700c200ce00e100e500e200e501e300d600bc00 -af00a700be00d6019400a7016600380050003f0065003e005c0064007b01b300f300f506 -ea0063007f005b016d0073005b0038005b00a600bc00be00cf00dd01d600dd00a5007000 -bb00be00e300ea00ed00ea00e600b1006e006b0044000b002a000f0012003b000f010d00 -30000c01120011000b000f010a000c000a000c000f0024000a010d0010000a000d001000 -1100a100bf009400f7008a00ae00f701b500ae00f700b800b100c700e100dc00d300cf01 -ba00b10089002e0096009300430094007000c100c400c600e500e100d200f8002f008900 -2b003600800082008800350036002e0082002e00880034012e0035004200430293005f00 -9300880040008a004300930043009f006b0044004000b400eb00d700bf00d300da00c500 -c200b800c0007000a800660068007900b300cc0040002e003c008c00f8005f005a013c00 -42002e002f0089008a00410040002b0089003e008a0089003500360044006e00bc00d400 -c100e200f400cf00f300f100f500f300f100f500df00bd00f200eb00e900e300e600e500 -d600f500f100f50cf300d600f300f101f501eb00de00d900be00db00a9006d009f003502 -3a0042003a0037003a005200400018003c002b003e003a004d004100a100420033002b00 -4300ce00d100b300c8007d00c6007800d900dc00da00c800dd00e500ce00eb00e6004100 -36002b008900430016008c009300420035004000430044012f002b00890135012e008900 -440035004300890036002b002900890088008201a1004400ae00cf00f300e100de00d300 -d200c000cf0091008900ad0093004300c100ce00c100c000d200d500cf009400a100f700 -b100ae00b900cf00ce006e00b100a1000700d60041000a02300024000a0330000a000c00 -0b00120130000a000f000a0212000a0012000a0230000f001500f700b500cf00b100e300 -e200e100e500e300e100d600be00a500a600be00dc00da00440069006d0054004d016900 -67003f004d005300a900c700da00f300f501f102f501e600bb00780055004d0063006200 -53004d0038006a00a800a600b100be00c100b800bc00a0006f00a600a000cf00d400e000 -d500d400d300c000b100a1000d00100030000a000f0024000f000a000f0012000b000d00 -0b000f0030010f010a0012000f001b0030000a000d010f000a010d00c100d300f700d500 -a000ce00cc01b400a1019f00a200a900d600cf00b100be00b300b000a00041004000ac00 -4000a100b7006e00c500bd00be00e500e300d2006b00a100b80040003500820035001800 -1700350089004300170035005f003e002900350093006e00400035004200520042002900 -32005f0140003100420040005e000a00ad00f400e100bf00db00e300dc00e300e501bb00 -bc006f00c600c500a4009f00400152003b01320037013100390026003900310139003700 -220040015e004100a100c1007b006b00d300e600d300eb00f500d600f300f100f500f101 -f500df00bc00f301eb00e500e601e100f502eb00f50af300d600eb00f500f100f501eb00 -e400df00c800d300b2006b00f700b40091006c0040003b013e0040003e0042003e005a00 -5e0042005b004f0042013d005f009f0088008a00b200be00c800a600d9007800df00f400 -f300d300de00e300cf00e900e500410032003e002b0039003400430042003b0040003a00 -320029002b0042004100940041002b004100430235006b0043004200430040005f003500 -9f0093018c00b700c100ea00e100e300d300c200af0094002c00840080018900b100c100 -c000d300d600e200e000a000a500b100a5006b00ac00b2009f004100b000a500bf00ce00 -3f0030000a000f001000220024000a0030000a000b000a000c010a000f0030001c000f00 -30000f0030000a000b0010000a000f000a0012000f000a00ae009200f700ce00f300eb01 -f400ed00ea00e100c100a500c000c800e101b100be007c005c005500380069005b026600 -7b005500a300f500f100f502f300f501ea00b300770053004d006700630073004d005c01 -73007b00a700a900c100d100c700af007f00a800b100d400d500e000d701ce00c000b100 -9f000a0010000f000a000f001b000f001b0022000b001100100012000f0130000f003001 -12001c0030001c000f000b000d0112000f001200ae00c000b100ce006b00b000a100b100 -44005f00b1006b006c00a7000700d400c100be00b300a400b20089003600840082008d00 -8c006d00bd00aa00c500e300e100db006b004400a2004301180035003b00290042003400 -43002b003200310041002b014300440035008a003b000a003c002b003100320029003500 -29003500240032002a008c00d700d600f700d100d300d200d600e101b1016f00a400a300 -6e0093008200930044004300ac006b005a006000410069005f0093008c0093005f006900 -6e006b028c009c00f80069009300b100d300ce00eb00f500d300f300f100f501f100f500 -de00be00f300f100eb00e500ea00e500e100f301f500eb00f50bd600f300f501f100f400 -eb00de00db00c000ce00b100410096009c0092006b0036006c00b000690089009e009f00 -440065006e0089005b005a0093008c00950093018c00f800b2007000a4007b00c5006d00 -d300e000e100c200c800d300c000cb0007004400350036002e0043003500430036012f01 -3600820089002f003600810043002e00890091008200f8008200f8008100900082019100 -3600910081008c002d0096000800e500dd00d200c800c200af00f70092008d002f019200 -f700ce01d600e200eb00e800a100c100d400c200cc000700c000c800a000b100a100cc00 -d3003e0012000a0012000a00300012000a0210000b020a000b0030000f000c0010000a00 -30000f000b002a000c000a010f0032002a00f700ae00cc00d600e900eb01ed00eb01e100 -be00b100b700c000d300dd00a000bd00a8005c0049016a0054004d005b005e006a005a00 -a400f300f100f501f100f501f100ea0068007d0077005300a6006f006600380066007700 -a600c2000700d600d300d501b700bb00a800bc00e100eb03c200b100a500a0000a010f01 -0a001b000f001b000a000f000b000a000c011b0024000f0024000f000a0024000f003700 -1b000f000a010d000a001200ad00ce00a500d1005f00b800c1010700b100d300d200c100 -c000e201d300c800be00bb00b10082008100830082009c0092006500bd00a900be00e300 -de00c8004400890043002d0089002f00890082002d008200800090008201800094008200 -89008c0082008400810091008900930082008c0082008100f80081009100820091008100 -9200b6009c00b100c801be00c800d600d400b100c1006f00c600be00c100a0009f00b000 -6b0043004000410037004f006b00a7005f009f0093005f003e006a00b0006b0041005f00 -ad00ba00e000a5006e00da00e600cf00eb00f300ce00f300f400f503de00be00f300f100 -eb00e300e501e100f500f300f50dd600f300f501f100ec00eb00e300d600cc00d600c600 -7b00d400cc00b100a100ae00430093005f01400042014300b1006b003e00400335005f00 -4000f800d100be00de007f00db00a000dc00e100e500c500c800d300b10098039c008500 -9c008f009c008f0098019700980086009c0086009c0085009c008f0092009c0092009c00 -98009c008f009c0098009c02b5009800b6009200b400d600f500e100db00d200c800b700 -cf00f700f80035018e00cc00c000c800d300dc00e800e00070006b00ad00f801f700bf00 -cf006b00ae00a100cc00ce0041002a002b00120032000a013100320029002a010b000a00 -33002b003e00300032022a00310017003201290032010a002b00f701cc00c000d700e700 -e203d600a700a500a100af00ce00c70044006e0069004d0049004d005a00630054005b00 -5300a900d900db00f300f500f400f100f501f300f500e600a6007d006200540065006700 -55004d0038007b00c300c2000700d600c700d500d100a900a600bb01e100eb00ea00eb00 -ea00ce00bf00c100a0002a000a000f000b0015000a040d000a000b000d0030000a001000 -0a001200300012002a00320030002a0032000d0028000a01ae00bf00a100ce006b00c100 -c000cf00b4009f00b1009f00a400bc00e100e200d600d300c800bb00af008d002c008000 -2d009b00b4007b00be01c800e500e100c800b4009800b6009800b60098009c039800cb00 -9800b6009800b6009c00b600980086009a0085009d0097009c009700980097019d008600 -ca009700ca0086009902b500c801c400c500da00c700a800a4007c00c600bd00b3008a00 -5f0140005f003c0042009e005200a20043009e0252005f0052008a00ac0093008a009300 -4200430069007700be00d300c200ea00f300d300f300f504de00be00ed01e900e300e100 -ea00d600f301f50dd300eb00f501f301eb00de00d300f700ce00c4006800430035004200 -36019f0042003c004001420043008a0042005200400082002e00350040008a0088004300 -9100b800a400aa007800a8006d00c101ce00a100c100ce00ae0097009a00ca009d00ca00 -9700ca009800cb009d00ca0098009a00ca009900cb009900cb008600cb00d002d701d000 -d700d000d700d000d706c000dd00f300e100df00c801b100f7009100820089002d008200 -c000a700c100c800d100d500d300a600a700f70096009400b100a000ae006b00ae004400 -b900cc0040002b0029020a00280029001200290011002a000a000d000a002a0031013000 -0a0029002a000a00290017000a0015000a00150029002800ae01f700c000e901e200e700 -e900e200d600c400aa00be00ce00dd01a000aa007d0064004d003700700062005b005300 -5b0079006a00a900f300f100f500f100f501f300f500f300d9007d005600630166005a01 -3a005b006600a700b400c100be00d100c7007d00a600bb00a900d300e800e201e500bf00 -af00c100a1002a00320030000d0029000a0032012b000a0032000d002a00100032003700 -300032000a003e000a002b0031003a002a000a00300031002a000d009600f700a000f700 -a000ae009400ce0043005f00ba00ad00a200be00e100d600ce00c700b800a000a1008100 -16008e008200350094006800c800be00c800e200e100d200cc00d000d500d700e700d701 -d501d003d700d002cd009a01ca009900cb009d00ca009a00ca009d01ca009a00cd009a00 -d0009a01990086009200b800a9007b00a300a400790068005e00730065005e006c008c00 -9f002b0040003c00350015002b000a00180034002e002b0131023b001800320031002b01 -70006f007b00c200dc00c800e200f300d600f500f100f503de00bb00ed00f501e300e601 -d600f500f300f50dd600ea00f501f301eb00e300dd00cc00d40009007e00a4005e004000 -5200220026002201260031013900260024002601170131003900310017004200b100a400 -7c0177007e00a800dd00e100dd00c100c700d300f70099009800b6029700b6009800b600 -9d009c019d00cb009800ca009d009c0098009d00cb00cd01d000cd00cb00cd00cb00d000 -cd01cb01cd00cb00cd00cb00cc00d600f300e300dd00c101bf00cc00cb00920089008200 -f8009f00a900c700c200d300d600d3007000c200d600cc000701c200d6007000a101d000 -d5003f000a0010001200110012000b000a02100012000f000b000a0217000a000d001000 -12010a020d000a000b000a002900b100b700cf00c200ed00f500f401eb00f300e300c400 -bd00a500f700d3019400a600a80063003801a600540053005b006d0065005b00a400f300 -f100f500f300f501f300f500ea007b007700560054006d007b006d0038006500a600a900 -c2000800e200d600e101a100a900bb00bd00d600ea00e500e700e500cc00c000a100a000 -0b000a0037000c000a000f000e0012000d000c010b000c00120024001b000a000f000a00 -0f0012010a010d010c000f0030001100ae00ba00b100ce006b00ba00bf00c000b400b100 -cf00ce00c100ce00e101cf00be00c100a900b10036002800800084009c0096006d00c500 -c100c800e300e400d200b400b600cc01cd00b900cc00f700cc00b900b601b500cc00f700 -b900b601980286009c00860098008600980385009b009700980086009800b6009c009200 -c100be00bb00be00c701a80077006a006e00a2018c0082002e0088002900360088008a00 -350088003d002e00280088008a005f005a015f005a004000820035002b005b007d00a700 -c700d200e500f300d300f500f100f502f300df00be00f300f501e501e600dd00f301f50d -e100f300f500ec00f100f500e500e100d200a700b100b20065009300430141005e004200 -5a005e00400042008a0135002f008a004000420088009e0034002e01ac00ad00b200b300 -bd007700a600b300c700ce00c100a200c500d200f700cd00d000cc00b6000700b6000700 -b900cc00cd00cb01cd00cc00b600cd00b9000700cb00cd00cc00cd00cc000700cb00cd01 -cc00cd00cc000700cd00cb00cc00cb00cd00cb00f700d200e500e300c700a7006e00a100 -90009800850083018500f700b100c100c200e100f100ed00a700a000cc00b2009500b900 -cf00f700a000f800ad00cd00d600410012002a0012010a0029000a00320131000a023200 -0a00170031000d000a0030000a0030000a000b00320010000a0132002b00b700b500cf00 -c000e500ed00eb00e800e900ea00e300be00bb00a700bc00e1014400bb00a80062004d01 -63013f0056005400a600c400d900f300f501f300f100f502ea007b007d00620053006500 -68005b004d005400bd00bb00d9000800e200dd00d700e2009600bc01be00e100e902e100 -d600d400b100a400100124000f0122000a0012000a020c00100012000f001c0032000f00 -0a0012000a001b000f010a0010000f010a001700f7000700f700d4006b00ce00bf000700 -9c00b700c100b100ae00cf00eb00e900e100d300c8007000b10081002c00800083009c00 -91006a00a400be00a900dc00d600c1009600b400cc00b4019600ae00bf00b700cc00b400 -cc009c00cc00f700cc00b900cb00b900cc00f700cc01cb009c00b600cb00cc01cd00b900 -cc010700cc00d000d7000700b400c800c200a600a900d100c700a7006e006600a700a400 -b8008c008a0082002f0012002d01350028008c012e00350082002f0041004d003a003400 -3b002f008e0082009f007d00a800c500d100c200e500f200d300f300f400f502f300df00 -be00f300f501e300e500e600d600f301f50de100f300f500f100f300ed00e500e300d200 -c100d300c900a000b1004300a1005f003e003b003900520040018a0088004000ad004200 -2b003b02350043009e00a100b900d600c800be006800a700c500d300d401b100c100dd00 -b100d000d502e000d400d600d501d401d500d400d600d500e000dc00d400dc00e000d500 -d401d600d501cf00b802c100ba00b700c100b801ba00b700ce00d600d300c100a9007000 -a10089008100830086008001b700bc00be00d200dd00e500e100a900a700cc00c100ad00 -ae00b100a100a000ae00a100cc00cf005f002b01320130002a0032003300400017000a00 -1200310033003200310032002b0032000a003a0033003a0031003e003a0032002a003200 -2a00ae00b400bf00c000e100e201e800e900e200dd00a900a500a700c500e100e2004400 -a6007000620056004d0063006d0063004d005b00a600b300c100f300f501f101f502f300 -d9007b005b0054003f00630054003f003e006600a600a500a101c100ce01a501a000b100 -d300d500d700e000d600ce00cc00b100a70030010a0030010f00320131000a0032000a00 -10000a0032013a000a013b003000240130002a0032000f000a0030000a00b700f7010700 -a000b100af00ce00f8006b00ce00a0009f00d500e100e200d300c700c5007d00a0008000 -2c0081008300820089006800a600be00b300d600e100cc00a100b200a900b200b000a200 -b000a200a301a200c700ce00d102ce01d101ce00d100ce00d400ce00d103ba00d100ce01 -d100ba00cc00d000b600f700d200de00c800dd00e500e300d100a1006e00ae00b300c700 -42004300440043003d00880082002e008b00820042009300350088008b00820041005f00 -88008c019b008d0043006500a500b100d300e300ea00f300d300f300f503f300df00c600 -f300f400e900e500e600e500d600eb01f50cf300e100f300f501f300ed00eb00d600cf00 -f700c100bb00680036008100f8008900f80043004100420082008c0089002e0042013500 -2f002b008a003400840096002e002d008d00d300be017b00a900b300d601e000d201e600 -cc009900d0009f0042005f004001420140005f0042005f00430040004300400035004000 -420040005f003c0040032200260130003700250031003700220039009f00e100ed00e100 -d601d200b1009600980081002d018200c100b800c100db00e300e600e400a700c0000700 -cf000700d000cf01b0009f00b100cc00cf0041000a010d0032000a00320017002a000a01 -0d013100300032010a0031000a0330000a002a000a010d0012002a00b700ae00c000d200 -ed00f300ed00f400eb00f300e300be01a600c500e100e000af00bd00a70068005a003800 -a6003f0066005c007f0077005300a400f300f101f400f500f300f500f100eb00a4007d00 -53016f0067005a003f006d006a00a800c000cc00e100d400dd00e100a500bb00a500af00 -e000e100e500e200e600c000f700a1010a0030010a0032010a0039000a0030000a003000 -10000a003000320022000a0230000a0030010a010f0030011200b700c100b100ba00a000 -c000ce01cc00b100d100c700c100e100ea00e500d600c701a900a100810184008f009d00 -9c007000b300da00c700e301dc005e002200370021001b00190021001f00190022001f00 -3b00520040003b0052003b0052003b033c003b0039003b0339003b023c0031009f00cd00 -9800bf00db00e300d3000700d500d100c10070006d0070006c00a7008100840192008300 -80008200800083002c00820089002d00ac00840081008a0041002f00810084008e009500 -93006500a000b100c200ce00e500f100d400f301f100f501f300df00c600f300f100eb00 -e300e200e000d600f500f300f503f300f508d600ed00f500f100f501ea00d600d100b700 -c100be006d00f800920098009c008c002b0036002f0082008c0082002e0082002e003500 -2f01890035004200960089008c008d00b2007000a9006d00be00d900e301e100d200db00 -f300ce009800cc005200370032001c0039002200300022001c0022002600240131003001 -1c001b0022003700240025002200240031001b0026001c00240037002200240022003700 -1c006c00dd00f400e500d200d300d200f700ba00f700b500ae00b700cc00cf00ce00d300 -d400d600e300e100a700ae00b400ae0091009c00b900f7009400a100ae00cc013f001001 -0d000a000d0012000a002a000d000b0011000d0012000d000a020b000a000b000a002a00 -100012020a000b000c000a00b7009600cc00c200e500e200e501e200e500d600b100bb00 -be00c100d600e000a000bc00b2005b0038003a0065003f0038005a0062007d007300b300 -f301f503f100f500ea006f00a800640056006f006500600038003f00a600a900d300cf00 -d600e000e101a500bb00a500bc00e100e600eb00e900ea00c200ce00b100b00032010b00 -10000a023000120010000d0212000f0030000a010b00100030000a000f0032000d000b00 -0a010b000d00ad00cc00a100c1009f00c000c101f800ad00b000a000a300dd00e501d300 -c800a9007000f700b4019501b500b4007000b200c700ce00ea00e100d900650037003a00 -220026001b01250022002500220037001b0026001c003700300022023a00220237001b00 -3200220330002400320037004000ae009600ce00d300e100dc00e100e501e300a800bd00 -a8007c00be008c00420088008a0035003400420088002f0142018a003c00930040004201 -2d009000950084008e008d006d00a600c400db00d600ea00ec00d400ed00f300f102f300 -de00c100eb00f400eb00e300e200e100d600ed00f100f301f100f300ed00f400f101f300 -f100f502ed00d600ed00f502f300ea00d600c800b100d100c7006e008200b4008100f800 -8c002f00820029002e008a00930040002e003500430034002e0088002c00400087004200 -8c008b00ce00be00c1007700c400d300d602c200d300e500bc00350040005e0030003200 -3a0030012a00300139002200310024003a0030011c0031003b00370039000f003a002400 -3c0031013201300024003a000a0037000a009300e000f500f300dd00dc00c100ae009f00 -42002e0084008101f700b100c100ce00cf00d300d6007000b000cc00f700af009200f700 -af00a0009401cc0141003300100029000a00310132000a0029000d002a012b002a003300 -31012a0032000a003200120029002b0031002b002a000a002a002900b4009600bf00bc00 -e100e200d700e200d700e000d300bc00b100a500c100d5016e0070007b005b0054003e00 -69006500540038003e00a600ab000900f500f100f501f100f500f300f500ed00c100a800 -560133006d005400380033006500a600b100b400c000ce00cf00d300a000bb00a600a700 -0700d602e100bc00c100a0009f000d010b010a010b000d000a000d000a000b020e000a03 -32000f000a010f0012000a0012000a0030000b009f00cc009400b1009f00a101b1009300 -9f00b70094009f00b100c000bf00a900a6006a01b10036002e0035002b005f00ae007000 -c600db00e100ed00e100d20041003a003b00370039002200370039002200370024003900 -220039001f0047003200370030001b003a001b0037002200510039013700300039002200 -3a0026003b0022005e003e004000ce00d200db00c800dd00e201dd007000be00c600a800 -a4008a004000340118002b0018013d003c0027013b012b00310017003400400034003c00 -18008800ac00a600bd00d800de00d600e500f400d300f101f300f500f100f300de00bf00 -f300ed00e600e900e501d600f300f600f102eb00f401f300f100f400f300f501f100f300 -d600ea00f101f401e300df00c900be00d300de007b00ad008c00340040012f0034002700 -18013c0031002b0034004200350018018800340342006c00a700c9007e00bd00dd00e100 -e300e200d400d300e100a70041006b003e003b0032013e0031003c003101390031013200 -400031023c00310026003b00320052003b00400030003b00300031003b0031003e003200 -3e0030009f00e000f500f300e100d900c800b100940036002b00800082008100c000be00 -c800d300de00e400e300a700ce00d400cf00cc00cb00ce00cf00a500a1010700d4004000 -10000d000b000a0012000d0031000a0012000b0012000a000c000d000a0013000a001200 -30000a0012010a000d000a0032000a010d002900f700b500c000bc00ea00eb00e900eb02 -de00bd00bc00a700c800e000d500a000bd00aa0065004d003a00a6005b027b0068005600 -a400f503f100f500f300f500eb00f7007b005400330067023f0068006d00a600c100cc00 -cf01d500d600a700bd00a800bc00d703e200b100b70094006b000d0010000a000b000f00 -0a0030000c0012000c00120010000b010f000a020f000a010f000a00240012000b000c00 -120030000b00ae00cf00ae00ce009400cc00bf00cc000700b800d400ce00c100d300e201 -d200c500c700a800a70093012b003e004200b0006d00be00c500dc00ea00e300c8004100 -3a005e003000390037003900240037003200240039003700390025013a00370038002500 -310025003a002200390331003b0025003901400037005e0040003600c100c800d300c700 -d300d600dc00da007000c200c30079005e003b0040003d00340042009e003c003d004200 -3c003d0034003c0140003b003101420035002b003400350089006a00aa00a900d200cf00 -d300e100c100e100e203e500d200a500d600cf00b700f700ba02d500d400cc00d500cc00 -d500d604d502d401c000ce00d400d5000700d400b100c100be00a700ce00d2006e008900 -84002f0135002e002f003d002e008b0182008c0087009500430084002e00840042002d01 -82008900c100a9007b006800a000b800ad00b100b800b100c100d200a7008c00ae004400 -40005f0042004400430042004300350040002b0044003f0043012b004200350041002b00 -930040008a004000430041002b0040002b0044002b0044002b0043003b00f800e100f500 -f300e100c800be00a700a10036002f002d0089002d00af00a500a900d200d300d601a500 -9300ae009f00a100b400ce00cc00a200ad00b1000700d600690010000d000b0031000a00 -2a000d0039000a0112000a0130000a00310030001000320031000c000a010b000a003200 -0b000a012b00f7009c00cc00b100e500e701e200e901de00bd00af00b100d900e100e000 -a500be00a9003f00380165005a003800550073007b006300a700f100f503f101f500ea00 -67007d0064005b0065007b0069004d005b007000a600c000cc00e000d600e000e100be00 -a701bc00e200ee00f100f400ed00cf00cc00af00a1000a011b0024000f000e000f001700 -0f0012000a000f00120124000f0030000f0424001b000a010f00390012000d00f700d600 -c100d4006e00ce00c100ce0091004100a20041005e00c100dc00dd00c200b200b3007b00 -6e0081009c008c008201ad006f00a901d300e101d300410032013a000a003a0131003200 -3e00300031003900310039003100320130002400400032003e003900310032003b003200 -40003b0031003c00310040003e008a00b9008100ce00d200e100b800b100a700b100a100 -70007c00a6007000a300a0009f0042009e003100350018003d003500930088008900a200 -4000b00031003b0040008a00ad00f8009b009c0096007b00be01d300ce00c800d400b700 -d301d402dc00c2006e00b300930016002c018b002f00960094009f00b4000700d400ce00 -d100ce01e000dc00e000dc02c100d100dd00d400e000dd00d200d100c500bc00d400d200 -7d00bf0092009b00f80089004300f80042003d00ad0041006e005f003500880035008800 -18008c00420143008a01c700c100c800a600b800d600e201e300de00e300e500b1008300 -b600a10043009300430044006b0041005f014300400094003f0044006b00430141006b00 -5f008900410093004100930043006b005f0041006b01440041006b0041009400e100f300 -f500e100d300c800c100cc00b4008c002c0084009000f700c100be00d100e000e500dd00 -a700ae00f700b3006e00ce00b1016b009f00a100f700ce005e0032000a00300017000f00 -0a000f0139000a0230010a000f0030000a0130000a0032000a0030000f0012000c000f00 -0a003200b700ad00b700a100e500e903ea00db00bb00f700c100c800e100e500a700c200 -a7006a0068007b00a600660063004d005500a800c600c800f100f301f501f101f500f200 -a8006d0062004d00650154004d003f007000a700c000cc00d400cf00d601bc00b100a100 -c000e000e500e201e500c000f700af0094000d000a0112000c000f000a0012010b000d00 -0b010a0024000a0030000a0012000a000c0024000f001c000b000c0132000f000b00b400 -cf00b100c0006e00a1006e00ba0094006e00d100a1006e00be00dd00d300c100c000a700 -6d00b10081008600800086009b0090006d00be00d200e100f300f200d30069003e005e00 -3e0340003e005e003b00420039005e0032003b003e003a005e0040005f003e006b003b00 -40003e005f003e0140004200400041006b004000ad00cb008f00c000d900e103d701bc00 -aa00be00b2015f004000420040003b009e00400088005f0040003c005e005a015f003b00 -8a0042003d0042008c009500840096006d00bc00b200d400ce00ba00d400b200d101ce00 -d100ce00ba00b1006b00a2012e0088005f009e00a100f700ae009400a100f700c103b800 -d101ce02c100a700c200ce00c100ba00c700c100c700be00a700ba00c2006e008f008400 -8e008d0084002e008c0082002e0087005f00660041008200950087008400800087008201 -35009300ae00c100b100ce00a500be00dd00e500e800e200e100e200ea00c0008600ca00 -4400330041002a003e002b002a002b00310040002b0043003e002b003e01320035012b00 -350040002b00400032002b0040003000400033002b003500410032003e009400d600f301 -de00d200c800c10092008f00900083018100ce00c801d300e500eb00e600a900b800d400 -c500ce00d500c0000800a500ad00ae00cc00ce0069000f0030000f0011000a0030001000 -32000a00320010000d0030010f000a0030000b002a000f000a00300010000a0412000a00 -b700f700ce01ed00f101f400f301e300bc00af00c800d900ee00f300c200d60069005600 -7300c600bd005b0055004d0055007301a400f300f506f200be007b0056016700a600a900 -a6007d00a800a900d300cc00d600d500d400d600b100bc01be00dd00ea00eb01e600ce00 -f700af00a1002a000a0030000a0030001c0024000f0031000f000a0030000a000d000f00 -24000a022200240022020a0210000a01b700ce00a100cf006e00ce01d300cc00c000d400 -d300c100d300e501dd00d400c800a800b8008200800282008c007000be00d300dd00f400 -f300d20041003a006c0030003a00320030003a00320131003a0024003b00300039003e00 -310032003b0032003e0140002b0032013a01310040003300400033003e004300b6008100 -cc00db00e500dd00d600e100e000e100bc00a400a600a200ba00b70035003b006c003200 -3b00310040003b01400037015e003b003e0052005f0031009f00b4018c00ce007b00c100 -c800e500c800c701a900ce00cf00ce01d100d400c1006e00b2008900840087005f003400 -2b004300350041009f00b200b800c100c700be00b800d300d100ce01d100d400b100ce00 -d400ce00d101bc00c8000900c100e000dd00a400cc00f700b700b0004000310052005100 -52003b013900310042003b0140003b0039015e003a008a000700c100a700be00a700c800 -e300eb00ea01e600e900ea00bc008600cb005f0033013e0033003a0132003a003e003200 -40010a003e0132003e0032003e003200400033003e003b003e01320133003e0035004100 -33003f004400d600f500f400e300d300d200c100ce00960091008d008c008200ce00c100 -c200ce00d600e000dd00a6006e00a100a2009300b400c000f7006b009f00a1000700d600 -6500100030000a000d000b0010010d0031000b0010000c00310010000a010f0012000d00 -0a0132000a0131000d00100012000a002a00b700b4000700c100eb00f100f501f301e100 -be00af00c800d200eb00f300c000d600410064006300d800c30053005500570164005600 -7000f300f501f100f503e60070007b00560164007b00d200a900680062006a00e100d600 -ee00eb00ed00f100af00bc00bb00be00e500f100f500f300eb00d400f700b10110003000 -0f00100030001c0010000a000f00100012000b020f000a000b00300010000a000f002400 -0f0030000b010a0110000d00b700ce00b800ce009f00c100bf00cc0092006b00b1009400 -a200d300e500e200d600d300d200be00c1002f00800184008c00a1006f00c800d200e100 -f400f300d20041003000410030003a0032013000370030003202390030003b0032003100 -29003b0030003e003a013e00320033003a0030003a0032003a0032013e009300b6008f00 -bf00d300e500e300e400ea01e500d100a900a800b200d100b70041003a0050004d003a00 -5f00400052003c005f0040003c013b005a005001510042008a008b008d008c006b00b200 -b100d300c200c500d100a900d100d300d101ce00d100be006a00b300f800840085009200 -9300890090008c00940043005f00a400a000b200a000a700c100b800ce01c100ce00b100 -ce00d100ce00d101c100be00a901c700b8006a008c00900042008a00400051023a002b00 -35002e00420088003d0040003d00420049005a003f006e009000b400c100a700a900a000 -c800d600e000e100d601e100e500bc008600cb005e005a0032005e003e0038003e003802 -32003a005e0032003a00310032003900320130003e0032003a0033003e0032003e003300 -3a003b004000320033003e009400e000f500f300e100d200c800c000b90097008f008000 -84008100c000be00c200c800da00e000e100a700c100d300c000a100f700b100b7006e00 -ad009400f700cf003f000a0112000d0012000d01110012000b000d000c000b000a020c00 -12000d000a0010000a000d0111000b000a000b0031001200b100b400f700ba00e201e903 -e100c400a600bd00c800e501b100c2007b0078007700aa007f0063005600570055007c00 -ab00c800f300f501f100f501f300f500e900a00067005600640071007b00d900c3006800 -65006a00dd00e000ea00eb00f300f500bf00c000bc00be00e500f100f301f400d400c100 -b1012a003200300032000a00300132000a0012000a0128000d000f000a00320030000a02 -24003b000a000b0032000a0032012a00b700cc00c000cf00b100ae01f700ad00a000c100 -b101d400d500d600d300c800be00c700f7008f0083008000830084008c006f00c100d300 -e100f300ed00d3005e0038003e003200220039023700320030013a00370022003a012400 -390030003e00300131003e013000370030003a0032003a00370032002a009e00cd008f00 -bf00db00d600bc00c100b800ce01c1009f006e00a400b000ae00a0007d0066013a003100 -290032001800340035012b013a00300032003000310029004200b400f8004400a900a700 -ce00c800c700ba00a500d100c100ce03bc006600a80044002f00980086008c008e008f00 -2f00360041009f00b800b201a900a400c104c700a700ce00c100d100ce00d100c100a900 -aa00bd00db00be007300b800ba009f00310132003a0030003e005f019f00a2005f003200 -3e003b013700a4006c00c100d300d600d200bc00be00a500de00e501e300e500e300e400 -f300b1008100cd005e003e0032005a015e003a00510038003a0039003e003a0032003a00 -30005e003a004100320052003e0039003a0041005e003a005e003a005e003a003e013f00 -3200a100e500e200ed00d300c800bc01b400980192008201c100a100b200c700d100e200 -e500b100ce00d600cf00cc00d000ce00d500a500ae01cc00d60065000f0012000c002400 -0a000b000a000c000b0012010b0012000d000a000f000a000b010a010d0110002a000a02 -0d001500b700cc02d500d700e000e201d700cf00a501bc00c800e100d700a000bd007d00 -63005b003e006f0067005b027d006600a900f300f501f400f500f301f500eb00be007d00 -620164006800bd00a60065006b00a400c100cc00d500d700e600e500b100af00b100bc00 -d600e201e500dc00ce01ae00b1000a00320030000a020f0012000a0012000a000d001201 -0a000f00170030000f01300131000a01100012000a010d00ae00cc00b100cc009400cc01 -ce00cc00b100c100ce00c100d400e001d300bc00bb00b800b10036008a008c008d009000 -96007b00a900c800d600e500e900e1005e0038003e0024002200510037003a0037003a00 -38003a0038005e0037013a00370030003a003e0037003e00370052003a0039003a003000 -22003900400037005a003a009e00cd008f00c000d600ea00e100eb00e900eb00e900e000 -b100be01b300b8009f005e0040006c0043005f0040003b01400042006c006b009f00a200 -6b009e015f009e00a200b000ce00a100c400c500de00c701ba00a100c100c700ba00ce01 -c100be0077007b00ad00820086019b008e00890093008800ae00ad00b800c101b200a800 -c101b800c700ce00c100a900c101ba00c700c101be00c400c600c900c3007300f700b000 -ae00a1009f00ad00ae00ad00b7009f01ae008200350094004400ad00b4009100a1008a00 -2b008900b400c000b100d300be00ee00ed00f500f300f500e600ed00ea00c0008f00cd00 -41003e0333003e003a013e00320035003a003e0032012b0035002b0041002b003b003500 -3200430033002b0032003e0032003e0033003e0041003e009300eb00f400f500e300d300 -ce00c000ba008e0182002c008400ce00c100be000900d200d601a700a100b400af008900 -b400ce00f8006b00ad00a000cc00d4005e00320012000a0012010a0032000b0032001200 -29002a000a0132000f0030002a000b000d000a000d00100032000a0030000d0012003200 -2800ae00f700cf00cc00ec00f100f300f500f100f500e300c200b100a900c200e100e000 -9400be00a6006d00380037006e003f003e004d0068006f0054006e00f300f502f100f502 -e5007b007d0062005400680165003f005a006d00a700ce00d000d700e200e600e300bc03 -dd00e800e900e500e100c900d300c100a7000a00300110000a001b000f000c000f000c00 -0a0012010e0012000f0022000f0030010f0022001b000a001c0024000c000f000a000d00 -b700d300c20007006b00c100c000ce0096006e00a0006b005f00c100e200e000dc00d200 -be00c500b1002d0028002e002c00840096007b00c400de00d600f300f500e30069003800 -3e0037013a0032003a0039003a0037003a003800390037003a0232003a003e0039003e01 -5200220039003a0139003b013a029f0007009200ce00db00ea00d600df00e501e300e500 -bb00bd00a700a4005f0042003b0082008a0095008b008c00ad009e0034008a0093004300 -8a019300950084008c0084002f026500a600a900b300be00c100d100b100c100c701c100 -ce00c700be007300a600b40084008300800084008200350084018d00b500d400cf00ce00 -b200a900cf00ce00d100da00d100d400c100d100ce00d400d100d300c700c100a900a500 -c700a80073008c00890083008f0098008e00920090008f008d008c008f008e0081009200 -8f0092009b0086008f008e002f0081008200c100a900be00a700d300d500d600d302e500 -e100c0009c00cb0041012b004000350141002b0135002b004000330035002b0129002f00 -290035002b00350036002b0036002b0035002900350029003500290043002b003e009300 -e600f301e300d900c100b100960081008f00800083009800bf00a000a600a900be00d300 -d200a700b100cc00bf00af00b900b100a700a2009f00a000b400bc003f002a0029000a00 -2a0032010a00320130003b000a00330032012a0032000a002a0130002a01320030010a00 -32003b002a00a101b100f700d701e201d701d300be00b100a800be00d601a000c100a700 -650032004d005300620033003f00650070007d00be00f300f506ea0067007d0062005600 -5b006f005b0038004900a600c200d300cf00e300e500ed00f300b100bb00bd00c600de00 -ea00f301e600a700b1006e006b000a0010001b000a011b000a0012000a000c000b000d00 -0c0012010f000a000c000a0112000f000a010f010c000a0117009300b2006b00b7005f00 -a100a000ad0094006b00b2006e006c00b100ce00d100b800b200a4006e00b10082002d00 -2c002d00f8016f00bd00db00e100f300f100e1004100300040003000320331002b003201 -380032000a003b0029002b003b0032003b00320040002a005e0032003b00350032002900 -2b003b012b0033004300cc009000be00c800d600c200c800d300d400d100d300bc00a500 -a400a20089002d003c002e0087002e012f0089003b002e003d002e008c00160080002e00 -8100950090009801920096006e00aa00bd00c600be00c100ce00b100c102b802b2006900 -a000890084018c0043006c0088008c00f8008400b600d400cf00ce00bb00b100cf00d401 -d100d300d600c700d100cf00d100ce00d300c100be00c400c500d100c3005b00a1008d00 -9b019200860084018101890082002f003500400082008c0084008000420093005f008c00 -9100be00a600c500bb00db00dd02de00d900e300d600bb00f800cb009600890091003600 -f8008900f8008c018d00840091008200ad003600f8008d008c008a009300ae006b00b100 -9f00a1006b00a1009401a101b1009300a1006b00b100ea00f300f500d600d200c200b100 -f7008f008d0082009201b100b800be00c200d600eb00e600be00c100ce00b800bf00b900 -c000d300a700b100a000cc00ce00410012012a000d000a002a00120030000d0112000a00 -0d000a022a00110028002a0012000d0110010a010d0012002800b700af00c000ba00e800 -eb02e901e100c500b100a800c800e501b10070006c005b005e005b00640075006400a900 -be00a6007f00be00f300f500f101f501f300f500ea00bd007d005b01650067005a005000 -5c007b00c400bc00bf00c100cf00cc00c000a0007d01a700d301d601d300b101a700a100 -2a0032000a0031000a000f0032010c000a0032000a01120031000a00320012000a001000 -31003e003100220032003100240029000a003100ad00c100b100ce00a200c100c000cc01 -c100d101c100d300ea00e800dd00da00d200c200b100ae0091008c002f009000f7006d00 -c500d300dd00f300f500e10094006b00ae004300b1009f00a5009400a102b1004100bc00 -9f00b100f800b70094008900b7003400b7004400f7004300ae0091008c0096008c00ae00 -8c00f700440096000700a100bb00c700d600c700d300d603c100b100b20190008c004000 -8a003400870043008d009f003a0034008700880095008b008d0084008000840186008f01 -90006b00a900bd00be00a600c100d100b800d100ce00cf00ce00d400c10169006e00b700 -b9008e00f8004001420088009b008f00b900d300d400dc00be00b800d100d300d400da00 -dc00d600c800d400d300d400d600d300d200c500a600be00c700a90066006e008f009200 -8e002d008100800082008c0091009400950035002b0184002f0035002e002b003e003f00 -88009200a500a600a900a600be00c101ce00bc00a900d400c800be00d700e700cc009c01 -8300b60098009c00970098009c00920098009700b6009200980086009c00e101e500e100 -e200e102e501e100e500e201e101e300c200ea00f501e300d300d200b10090008f009200 -2f0081009500c000ce00d200d300e100ed00eb00be006b00a1009f004400ad00c100f700 -a000b700b100cc00d6004100120011002800290030001000310030003100290010011100 -3200310032002a010a000c0032002a01320029000a0212002900b100af00ce00bf00f101 -f300f500f100f500e300c100b400c400d200f400f500b1005e00510057004d0050005500 -71006400c4017b0056007000f300f101f500f100f501f100ea007d01bd016d0073007200 -5500740063006a006e000800e900ea00e900e600a700bd01b100d700ed00f300eb01cc00 -c000a000a1000a0112000d000b000f000a0012000c000b0012010b01120010000a000c00 -0b00110012000a0030000f000b000f0010000d000a000b00f700ce00b100cc006e00bf01 -ce0089004300930044005f00e100ed01e300db00d200c700a10089002d00820080019000 -a600c700d300dd00eb00f300e1000700e200e700e200e701e201e704e900e200e900e700 -e500b40086009c009b00b60098019b00b6008f00850098009c00920086009800b600cd00 -eb00d700a001d200be00c500da00d200c800d200c500bd00a900c700a100420040003500 -17000a00320031003b00380031012b003b003c002b011800420088009500b701b1006900 -a900c100d300be00c100ce00b100ce02cf00d101c100660064006b00430090008200af00 -9400350036008d008400f800c100c700d100a100a700da00d100ce00c700d101be00d102 -d400d100c701be00c801be00690094009100b700940035003600340035002b0043003f00 -3d0042004000320043003e005e003e0029004200690093009500c100aa00b300c100e100 -e000dd00d600de00d900e100a900a000d000d701d000cb009800cd000700cd008e009b00 -0700cd009c009d00d701cb009d00d000e702e901e701e900e704e900e702ce00e600f100 -ee00e100d300d200f70096008f008901b4008200ce01c200cf00e100ea01d300b800ce00 -b101cc00b100cc006b008c009400f700d3006b000d000a00110015000d002a000a002a00 -290028002b000a002900320030002a000d012a000a012a000a0029032a0010002900b100 -a100ce00d600f102f502e300c800b400be00d200f300f400bc006a0066015e006a006500 -6801c400be007b006800a700f500f300f100f500f300f500f101ea006d006f00c600aa00 -64015502560053005f00d700ed00e500f400f300a700c300bd00be00e100ec00f101ee00 -cc00f700ae00a1000a003a000a000d010a010b0031000a000b013a000d000a0030003200 -0a000b00320030000a003a00300032013a0030003201ae00f700af00cc00a000b100cc00 -ce00af00a100cc00f700b100d600e200e100d600d300cf00c000f7008900f70035002800 -8c009200a500c200d300e100f100f300e100cc00d701d002d703d000d701d001d701d500 -cd009800cb01d000b6019d00b600860085009d01cb0097009d00b600cb00d000cd00a600 -7b00dc00bf00c100d400cf02c100a900a600b8004300f800a100ad0069005e0069006b00 -9f005f006b00ad009f0042009f0093018a00ac019e009f00a200610065007e007b00a900 -7b00b300c700b200c500b800b300a900a300b2007c0075013e0141005e0041005e004000 -32003b00400052006101a3005f0079016c00a4007900a3017900a303a401790073006600 -7c0173009f008a00a1009301ac008a0093008c016b008800f8006e005e006e006a005e00 -6a009e00ac006c00930088009f0073007900a700dc00d300d601db00d200e100a0009400 -9a00ca00b6008600cb008500b6008600b6008f0098009b008e00b6008500cb009800cb00 -9800b600cd00d002d700cd00d002cd00d005cd00cc00e200f500f300e100d101c000af00 -9600890081008d008100f700cc00c100c000d300d601c000b100b800b100f700cc00c000 -cc0070009300a1000700d50041000d020b010a0110000d000b000d000b010a0030003200 -0f000d0130010b000d0012002a000b000d0132002800f701cc00cf00e200e700e201e900 -e200dd00c000ae00be00c200e900e800a700bc00a70070016e00a5007000670065005e00 -a900bd00c100f500f300f501f300f101f500f200bb00a600c300a9007f0077037b01a400 -d000e200e500e900f200a700a900a700c200e100eb01e900eb00cf00cc00f700a1001000 -30000a000b000a000f000d000b0013000a000b0011000b000a011b000a010d000a001000 -0f000a001b000a0012000f00300010000c00b400cc00f700cc006b00c1000701cc00b100 -ce00c101d600e200d500d300d401c000ba0080008d0028002f009600b700a700c800d300 -d600eb00f300e200b400cb00d500cb02cd01b600cd00cb00d000cc00cd00cc00d000cd01 -9c008500b5008500b9008e00cb00860098008e0086009d008300cb008500cb0086009800 -9d00980065007b00e600d300db00e501e100e000cf00a600a400a3006b00b100a1008a00 -70006a0066005f005e0052005e005f005202610052005e003b006a0052003a0051004f00 -500059005500500151015c004f006000500051004f00600055006400710047004f004c00 -55004c0050014c0048004f0023001d00200047004f005500470046004c004a0051004800 -580047004c0355004b004e005d015c00710051004f025c00390051003900510039004f01 -5a005e0050005a003a0050005c0047004f0052013b005f0079007b01bc00b100c000ce00 -c100ce00cf00bc00a0009a00ca009c008e00b40084009c008e009c009200b50096008f00 -9c008400b6008e0096009000b4009c00b6019800cb009c00cb009c00b6009d00cb00cd00 -ca00cb009d00b6009d00f700e500f301d600d400d100bf00910081002f00800085008300 -cc01c800db00e100e300e200b7006b00a100a0004300b400ba00f800690093009400b700 -ce0035000d000b0112000c00120010000c0010000a0011000b000a0130000d000a040b00 -10000b001200100012000b000d002800b700ae00b100c000e201e501e900e200dd00be00 -b000c100c000e200e500a700be00a80066004d0038006a003f005b005500640066004d00 -6c00ea00f300f503f100f500f200aa007d006301a60067007d005b0066007b00a700be00 -cc00d600e200d600e600a600bc00af00bc00d600e700e500e200e900c001bf00af001200 -0a000f0031000f010c0012000c0111000d0012000c0030000a0024000f0012000f003000 -0f00100030000d000a010b0030000d009500d100c100f700a000c100b100ce0089006b00 -b2006b01dd00e200e100dd00da00c700b300ba0084008f002d00820091009400a700c700 -d200dd00f500f300e10096009c00f70092009c01cc00b6009c00b4009200b5008f00b500 -9100b4009b009c00f700b500cc00b500ba00b900ba00f700cc00f701cc00b500cc00f700 -cc00b900b5009d0098006d00bd00ea00dc00e000e201d600dd00d300be00c800d100ce00 -c000be00a4007c005c0050004f0050015c00500048012000500047004c00470050002000 -47024b005501490050004c0050014f024c014f0050005d0057004c011e0050001e004600 -4a0047014e002000230020014a005800480046004c004a0020014e002000450046014700 -4a004c0048004f004e004b005d0047004600480158004700500048004b00460048005000 -51014f00510050014d005a01a600c700d101c801aa00d100e100da00dd00e100da00c200 -ce00a0009d0196009500b4009200b4009200b401b500b4009200ae00f800b4008e00b400 -900092029c008f00b5009800b60092009c06b6009600af00ea00f301d900c701b8009100 -820091008102bf00f700ce00d300d600e501b100c100d400c100b100d500c100c200a500 -ad00a700ba00c00041000a000b002a0032000a0030000a0030010a000b000d0010003200 -30000a0030010a003a000a0110000a0030000a0031000b0029002800b100a500a700c200 -dd00d600e102d600d300bd00a400bc00f700dd00dc006e00bd00ab005b0038004d003f00 -620038005300560073004d00a400f200f300f400f502f100f300ea007b00770062004d00 -6e00660063004d005c007700aa00c8000800e900e200eb00e100bb00bc00bb00be00e100 -f301f101c200b101940012000f010c000a000f000e000f0032000c000f000d000c000f06 -24001b001c000a0330001000300093009f01b7006e019400b700ae004400ce00b1009f00 -ce00cf00d400b000a400a700a400b7008c00f80082009201b400a700c100c200d600f501 -e100b4009c00b6009c00b6009c00cb009c029800b6008f00b6009c00f7009c00b600b400 -8d00b4008b00b0008d00b0009500920095008d00b4008400b9008d00f7008c0092009a00 -99006500c500de00d300d600e200e500db00c800c500be00c100b700c100b1006d005c00 -5000560050014a004600450048004600450020004a004600480020006000200045004600 -200050004c004b004700480046001e0048004c001d004c001e0020001d00470058014801 -1e004a001e014c0047001e004e0020014700200048004b00200045004c00460020004800 -4c00460048004700200047004b0047004c0046004c0048005800460120014e0047004b00 -47004a00200046004c0049004c014700550060003e00a401a700be00c700c101c500a600 -da00d601e501e100be00d60094009900ca009c008600b9008500b6008f00b6009b009c00 -92008f00cc008f00b9008600cd008f009b00d000d5000800cf00d600d5000800d600d500 -d001d700d0000800d000d7000800c000ea00f100f300dd00d100c800be00af0092018100 -2f008f00ce01d400dd00e500e900ea00a700b100cf00c200af00cc00ce00d600a500f800 -b1000700d60069002a000a0010002a000d000a022a0110000d000a0030020a0032001000 -0a0210000a020c000d000a000d00b101c800b100de00e100e500e000d600e100d300c500 -a9007b006e00a400a3006a007b0073005500490050005b006400490055004900a800c400 -db00f300f505f300ea00a500a600620053005b0068005a004d0049007b00be00c100c000 -d402d1007d00a8007d00a500d300d600d501d600ce00c000b1011000320030000f003000 -24001200300032000a000f00320012000a0032000f000a000f0030000d00300022002400 -0a000f0030000a0030011200ae00ce00f700ce00a000ce000700d500cc00c100cf00ce00 -c700d600e700e500e300d901c500ce0082002f0081009201f700bb00c900d200e100f301 -d700cb00d000d700cd00d700d000d701d0000700cd00d0000700d50007039c008600b600 -8500b9008e00b9008e009d009801b9008e00cd008600cd0098009a009d0097006b00d900 -db00e301e000e100c800c100a900bd00bc01be00a50070007d007b00a6007c0057004b00 -4600450048001e00450020004c0046004c002000500020001e0045004f0047014c004600 -48001e00040046004c001d004800200046001e00200058004e0047004c001e0045014800 -50004c001e004e004c0046004c00460048005000480046004c0147014e00470050002000 -460020004b0020004c0048004a01720020004600200046004e0047004e0047004a002001 -4c00490047004c0055007800c400d200b100ce00be000900be000900c80009007f00c800 -d900dd00e300e600ea00c900ea00b400ca00cb01f700ce00b400cc00f700cc00f700bf00 -af00f700cc00f700cf00bf00cc0290009500f7009600f7009000b4008900960092009c00 -92008f00960092009c008f00a100e100e900eb00de00c801bc0096009800830098018100 -bf00be00c100c800d300d600d500a600b100ce00a700a100ae00c1009300a0009100ae00 -b600d40069000a002b0010000a000d003000100030000a002a000d000a0332000a012a00 -0a003000120010000d000a020b000d002a00ad00b700ce00af00f200f500f100f501f400 -e100c200a8005600570049017c007300550057004b0153005600490055004b007b006600 -a400f501f100ee00f300f500f100f301c9007d0056016200640053005a004d005b006900 -b300a200a3006a0079005e0064007800a600be00d600e200d700e200e100d200d100b101 -0a0030010a010f000a0130000d000f0012000a001000300010000a0130000a0124010f00 -0a0030000a000d0030000a00b700d400f700ba009400f701cf00f8006b00a1006e006c00 -ce00d400d100c500aa00a4006c00b20089009b009c009200cb00bf00a600a800a900c800 -e100e500d400af00f70007009600b9009c00cc00f701ae009300b1008a00b0008900b800 -ac00ad00a100f800b1009300b200ad00a100a000ad00af009f00a101b200af00b100a100 -b100f7016c00c800d8000900c700da01c700b200b300aa00b300c501b200a0007c01a900 -7e0072005700480045004800200046001d004c0020004800200050001d001e0046004f00 -47004c0146021e004c011d00460020001e00470155004e00470048001d01230047004b00 -460020005d004b00460248005d004700460050004c0047004c0050004600470120004700 -50002000460048014c0058002000460020014b0020004b0047004b00200047004c004f00 -4c004700570074007a007c00790173007c0079007a00a4017300a3007c007900a401b300 -7e00b3006b00f800a100a200a402a200a40370006c00a400a200a301a401a300a000a100 -a900a500bc00a000af006b00b100a500a700a500a100a500af00a500bc00be00dd00e101 -c800be00a900a00096009c008c009b0092008200a100a200a400be00cf00d600e000a600 -b8000700f701cc00b100b70093008c00a100b400ba00410012010a0017000a0030000a00 -30011001120029000a00120030000a0012000a0032000f0030000d00100030000d000b00 -11000b001200a100f800f700d500f300f500f100f501f400e300c200be00620056003701 -a60077005600550049004b00550056004d004b0177004d007b00f300f101f500f300f500 -f100f500ed0070007e005703550057024d00c100a3004d00500047004d0056006400aa00 -c600d600e100e200e500e100c1016b0130010a00100030000f000a010b000a000d000c00 -12000a010f000a020b003000320010001b0030000b0030000d000f0010009300f700ae01 -a000f800ae01af00a000c100af00a500d100d400d100c100be00a900a400b1008c008600 -98008f009d00b400a601a900c800e100e000dd00a500a000a6007000a5006e00a0006b00 -a6007b006d007d006500700065006a006b0041005e005a044d005b005a025b003a005a00 -5b005a005c013a004f004c0050014f004c004f002500470060004f004c004f025a005c00 -5d0050015700720059004a0046004c0046011d004c00200048001d0050001d001e014f00 -47004c012000460020001d00480047001d00450020014c00470057004e0047004c002000 -1a0020004c004b0020015900470046011e0020004e0020001e004c0020024c0023002001 -460020004b00200048024c0058004600450046014b00200049001f004e00200047004e00 -4f0047004c0057007200500047004b004f00500047005000470050004c00500047004900 -550047004c0047004e0020004f0037004f00500055005b005a004d005500720055005c02 -66006b0079007300770064007e0073006e0068007b006f007b00a60076007d0077007f00 -bd00a800a6006e007b007f000900f500f400ed00e300d300d200f700b9009b0080008f00 -82008100b100a300be00c700ce00d400dd007000b800ce00b100f700cc00c200d400a000 -a100b100cc00d6004100320017000a01300132000a0030003e000d000b0012000a003000 -32000a000d000a00120030023200120010000a00110012003100b100f700cf00d700f300 -f101f400f300f500e300c800b1007000a600be00b3006e007b00680055005c0073007700 -660067007301a800bd00d200f300f101f501f100f501ea006f007d005700590055005900 -5600590057015600bd00a4003e005a0051003e0062006300bd00be00d300ea00e901ea00 -d300c000b100a10030000f000a0012000a01300012000c0112000c010a000f000a003000 -0f0012000f000a000f000a030b0030000c001200b700d400c000cc006b00f700c000cf00 -f700bc00c100a100b100d100d600dd00ce00c100b200a700a0002f0086008f002c008e00 -f800a600be00c000d600f400f100e600a7007000a60069007b006e006b00650077016402 -77007200770067007b0069005a0078006a0073007c00640157005c0064005c0357005900 -55004c00470148004a004c00470020001d004700500047004600470020001e004b004e00 -59004c0050005500710059004e00200046004700200023004c001e0048001e004e002000 -450046004c0047004c0046002000480020001d00460051001a0045011e004c0020004e00 -500048004c0020001d00200050004c001e0172004c004800460020014b001d001e004800 -46001e0020004c00200346004a00460148014a0059004600450020014e001d004b004700 -4e0020014c0147004f005c0073004c0020004a004c0048004700500020004c0020005000 -20004a004e004600480020004e0020004a00470049005c00550066005c00640075017800 -7e0073007f00a400a100a6007e007b007d00a60073006d006e0194007d00aa007700a800 -7b00bd00bb00a700a6007000a000a800d900f500f100f300de00c500be00b100ad008f00 -85008f0098008300a500a000bb00c100ce00e501a400a000b100a5004300ae00bc00a000 -6b00a101b500c00041000a000d00110028000a00120029000d001000330028000a002a00 -0a002a0032000a000d0011010d000a000d0015000d002a000a000d002a001100a100ae00 -bf00cc00d601d501d300d600d100be00a700b100c200e0019400a700700066005b016a00 -650067003f005b007000a600b800f300f500f100f500f102f300f200c9007d0064016800 -6400680064007300640066007b00c100b200d100d301bb00a700bc00be00d200eb00d700 -e500e300d200c001a00010000a0012000b000a01320012000a000b000c000f000d000b00 -0d000a020b0010000d000a0022003e000f0030000b0012000a001200b700ce00b100f700 -6e00b100a100c10043004100b10041004000d100e100e500d900c800b300a900a4002c00 -980086008300920091007000be00ce00e000f400ee01a600a800bc009400a900a000a100 -7b006d007b006d00770075007b0077007f00770070006e006d007c007b0073007e017f00 -78007e0078007b007700630057005501500047004c0047014a004c0020001e0020004600 -4e004c0045004c0145004c00550058004e0049005000710059004a00200046004c002000 -1d004c00460048001e004e001d001e0048004f004c012000460045002001480047002300 -45011e004c0020004e0148004c001e0046001d004c004a001e001d0072004c0048002000 -4601500045014c0120001e004c001e002000460020014a0020004800460048004c005000 -46014500200058002000500047004a002000460048004f004c0047005c0066004f004700 -4b004f0048002000500047004c00470055004c004a004e00470048004700550047004b00 -490172005500720059005500590056017300660273005b0073006a006d006e0069006400 -650069004400690079006a00a4006c00aa00be00b100a500a8007001d900f300f100f300 -dd00c801b10094008100830036008301b100a900c700d200d600ea00f200c800a000c001 -bf00f700a000c200440094006b00f700c1003f0033000d000b000a012a000a0032003300 -300011000a010d003200300033000d020b000d002a0012012a0030000b002a014400a000 -c000d000e504e100c700c600aa00be00c200e000d6009100c000a900660038004d00a600 -3e01680077006d0053007b00f200f500f100f500f102f300ea00aa007f00540170006800 -6700530067006800a900c800c000d600dd00e100e300bb00a700af00be00ce00e200e500 -e200e500ce00a000a1006b002a0010000a000b000d000b0012000a010d000a000f001200 -0a000d000a020d00100124000a0030000a0032000a002a000a000d009600bf00a100b700 -6b00a500a100c000ae00a100cc00b100c100d300d600dd00c800c600aa0079006c008100 -830082008300890044007b00a900c100d300eb00f300ea00a800aa00be006e00be00a900 -be0068006e0069006a006601780073006e006d00a6006e006d0079017800620066017400 -660078006600730072005c01730059005d004e0050014b0049004700200023004c005500 -4a0046004c004a004c004b00580057004b005000550071014b00200046004c0046001d00 -4c0020004c001e004b001d001e0046004f0047004c00200046004500200148004c002000 -46001e002000460048004e0148004c00040023001d004a011e001d007200470046012001 -500045001e004c01460020004c0020031d004a00460248004c00600046011e0020004a00 -20004b0047004a001e0046004c0146004c00570073005d004c00570055004a0050005700 -4f0050004b005500500049004e004f0050004c00590049005d005c004b0064005c007500 -64005c005d00710076007c006a007c007d007e017c007b007c00a3006d0076007b006d00 -a40070007b01aa007700a800c200b100a100a7007d00a600db00f300f100f500e100d300 -c800b10094002f00830090008f008100b100be00c100d200dd00e200e500c100a500b101 -ae009c00c100d300a101b1000800d50069002a001000300110010a001000320030000d00 -0a0017002a0032000a000d0012000b000d000a000c00320010000a010d0010002a000d00 -bf00f7000700d700f100f500f300f500f100eb00c800bd00a900a600be00ce00d3006900 -bc00aa005a004d013f005b003e0054005b007000aa00c500f300f500f100f504ea007b00 -7f0066005300690066007300490054007000be00d3000700e600dd00e600e300bd01b100 -c600d200ea00eb02e100ce00a100a00010003200300010000a000d000f000c000f000a02 -0f000a000d00300110000f00300010001b000f003200100030001000330010000d00b400 -0700ce00f7006e00ce00cc01b400b100b800b100bc00c200d300da00be00c400c300a400 -6c002f008f008c0081002b0094006d00b300c100dd00f300f100ea00a600a800bd006e00 -aa01be006f00a800700177006a00770064006f006d006600730066006a00770072006400 -730072005d005c00730064005a005c00560064005c0055004e004a0048004a0055005000 -4c004701480058004b004701500048004c00580057004b0050004e0059014e0020004600 -4c0046001e004c002000480020004e001d00450020005000470146014500460020004800 -4c00200045001d002000480047004e01460048001e0020014c0145001e00590049004800 -2000470020004e0045001e004800460020014a001d0020034c00460048014a004c006000 -20004700450020004e0020004a0020004e001e0020004c0147004600590074004e004700 -4b004c004a004700500047004c00480055004c004a004e0047004f00200058004d004b00 -4c015900500059015500570164005a0060005c0064015c00560069006600730064007600 -7700730079007d017700bd007b00be00c200b100a500a9007d00a600d900f300f501e300 -d200c800bc00a5009100920084008e002c00f700be00c100ce00d300e000e500c0006b00 -a100a0009f00f800c100b1006b00a100a500cc00cf00650032000a0032000d0030000b00 -1200300032000a000d0012013200100032000a0017000a0032000f003200100132003000 -0d0010000a002900ae009600bf00d000e204e100d300a80068006a0079006e00a3005b00 -5e0066005b004d0053004d005b004d0056005a00a600a900c800f501f300f504ed00c600 -c300540062003f006500540053016900a700c100c000d200c701c800a6007d00a000a600 -c800d600d400e100d700d600ce00bc00a7000a0030001c0030000f000a000f0024000f00 -0a0110000a020f000a0037000f000a0032002201370032003000320030010a00f700d500 -c101a000ae01f70089004100b2006b01d600e100d600d300c800be00a700b80028009201 -9c00ae00a1007000c701d600eb00f500ea00a600a800be009400c400c300be00a500d800 -7b00a6007b0066007e0064007d006500730074005d005c0055005c004b00580057005501 -4b005c005000510055005c0057005c004c0250004b004c0020001e0147004e004c004600 -20004b0046004a00550059004b005000550059014e00200046004c0046001e004c004801 -20004e001d00200046004c01480046014800200148004c00200048000400460048004700 -4e01480046001e0020001d004c0120001e0072004700460120014e0020001e004c004800 -4600200050001d004600200147004b0047014c02600020004700460020005d001e004a00 -47004a00200047004c0147004c0057006600500046004b004c0146004f0047004c004700 -4e004c0047005d0020004c00460058004c004b004c0047005701590072004d0059005800 -71005c01570164005600660069007c007d00760277007d0070006f0064006d006a007c00 -c200a700a600a7007f007000db00f100f500f300e300ce00c800b100a10082009d008300 -860081009300a700c100d100d300e601d600c000ce00c200ce00cf00b100ce007000a001 -cc00d2003f0010000d00300010000a000b000a030b0012000c000f0230000b010a000f00 -30000f001000300012000f0012000a000d00b700b100c000d000e500ea00e900eb00e501 -ce006600560055004d003701550049005900570155004b00590057004e00550073005300 -7b00f300f501f101f502ed00a9007d0054006400530054004d0056004d00540066005a00 -65006a0061017900630073006a007300d200e200e900e200e500cf00f700a100a0003000 -380030000a0030000a0030000f000a003001100030000b002400300124000f0030000a00 -3700300038000a0030030a00ad00f700b1016b00a100ae00cc01b100cf00cc00bf00d600 -e201ce00bc00a6007000a100810083019a00910094006e00be01d600f100f500f200a600 -a800be00a000be00bd00a80068007c0073007c00660064007b0068007b00690068007b00 -68017200730057007200560055004d004b005c004f005a0057005c0050004e0047004c02 -5000490047001e0147004e004c00460020004b0047004b004e005d004b00500055005800 -72004e00460048004c0046001d004c00200048002000500020001e0047004c0047004c00 -460320004c011d0046001e00200047014e0120004c001e001d00470050004c0020001d00 -72004c00460020024e0020001e004c00470020004600500020011e00200023004c004701 -48004c01590047004500460020004e0020004a0020004e00200047004c035c007b005000 -20004b004c0147004c0048004c0020004e0048004b00550047004c004600580047004b00 -47015900550072005d005500560064005600660073006400750064007700730076007700 -a60073007600730077007d006e00700073007b00760068006e00b100a500a900a8007000 -d900f100f500f300de00b100a900a700ae0081009800830086008300af00a500a900c100 -d300e200e000d400b100a200a500bf00cc00ce00cf007000a500a000cc00d30041000a00 -2a000d002a0032000d010a00100030000b000a00120032000a0030000c000a020f000a00 -30012a000a0112002a002800b701c000d700f100f300f100f500f300e600d1006a006600 -5b015e0052005c004d005b00560062005600540056006300540169006a00a600f300f100 -f504f100f2006f00a6006400560055005902570155004b004d0047036400560059006400 -d200f300f400f500f300d600cf00c000a9002a0030020a0022000f000a000f0030001b00 -30000a0032000f0030020f0030000a001c0030000a00300032000d00300033001000b100 -f700b100ce006e00c100cf01cc00bf00ce02e100e200e500dd00c900be00a700a1002d00 -83019800360044007000bd00c800dd00eb00f400ea00a500a900be00a000be006f006800 -7600a8007b007e00770076007b01a60069007d0070007d006d006400730077007f007400 -ab0073005c00720050005a00570155005d004c0250005500490046001e01470050004c00 -200046004a00470050004b0057005001550159005000200048004c0020001d004c004600 -4800200055002000450047004c02480020004600200147004f001d00200046001e004701 -4e01460048002000230020004c004700200023005d004900460020001d0020004b004700 -460047012001500020001e004600200023004c004600470046004c015900470045002000 -1d004e004700500020004b00460047004c014700480057007700500046004e004f004c00 -20004c0047004c0020004a0047004a004b0047004c004700580047004b00470172005000 -710072005900740073016a007800730064007200770075007601a6007900770064007700 -a800a40070006a00a400680163006e00a6017d01c900e500e900e500db00c800c5019f00 -2b0092008f0080008300cc00bc00be00db00d300e501d200bc00b3016e00c101a100a400 -b100a700f700d30069002a002b002a003f0032002a01320133002a00330032023e003300 -2a0132003a01410033003f0033003e002a003e003500b700f700bf00d000e200e900e700 -e900eb00e100d100c100b100bc00ce00e100e300a6006d006e00680063005b006f006300 -6d005b006500a700d200db00f101f500f300f501f400f100f200a600a000620164005c00 -64005600760056005c004d0069006c01a300a400780077017d00d300f300f401f500d500 -c201a7002a00330030012a000a0010002a000d000a020d010a00100130002a000d002a00 -100033000a002a000a002a000d002a000a00a100ce00b100ce00b101a000c10043005f00 -b200a100b000d600e100e000c801bb007000a5002d002c0083009200360043007000a400 -c500d900e300e500e400a6007f00c4006d00aa007300640078007e007301770063007b00 -73007b006a007300780073016400730264006a005c01720066005c0059005c0157004802 -50004d004c0020001d001e004c004e004c00200045004b00470050004b0057004b005c00 -55005700590050004c02200148004600480020004e0020014c004f0047004c0020004602 -20004c011d0046001e00040047004c0058004e0020004800040020001d004c0120001d00 -74004b004c0047024b0046004c004f00470020014c001d0020021f004a00200046004800 -4c004a005d0020004600200023004e002000500020004e00200046004c01470049006401 -55004700550050004f0047004b00470050004c004b004c004a004e004c004b004c004e00 -20004e0047004900720055006401590073006400680073016600640073005b0064025c00 -780073017200640063006601630064027300740077007b007000a900ce00cc00ce00c000 -bd00a900c100bc00b100f7000700cf01d600d100d300d600d300e201d600d301c801d300 -c200c800d200d601ce00d300be01c800be00c100c500c800c200a900c800c200c800be01 -a900c800d900be00c202c800d204c200ce00c200d300d500cf01d700e204d600c700c100 -bc00c100c800e2019400bc00a70077005a003300700063005b0165007b0066007000f302 -f503f100ed00c800a6006300620077007b007f005b00680063007b00a700cc00d500d600 -d500dd00bb01a600be00c000e500e100d700e200cf00b100c200b10043006b0041006b01 -41006b009400430093006b00430044016b00a0016b00a000930094009f00b200a0009f00 -a100b0009400b100a000f700b100c000d300cc00ce00c100c200c101ce01d100d600e000 -d400c200c102ce00f700b400b900af00a101a5006b00a300a700be00c100b2007b007700 -7c006401720057005900570064005c007200560159005c00570159005700730057007201 -5c00640055005800590057006400720059007400720057004c005000480050004b005000 -20001e01470058004c0050004a004b015500590071004b0059005500710155004a004e00 -4c0020001d004c0046004c001d004e00200023004600500047004c004701480047002000 -4c011d0048001e0020004c00470058004b0020004800040020014a0048001e001d007400 -5500470220004800200148004700200046004c0020011d0020014a00460048004a004c00 -47005d004700460120004e0047004c0020004b00200046004c0147004c00640073005000 -20004b0050004c0047004c0047024b00470049004e0020004c00470050001d004b004c00 -490071017300710166007302660077006400730065006600640065017300770073007400 -770064006600680064007502740075007700a000f700db00ea00e600ea00e100de01ea00 -e602f400f300f500f100ea00ed00e600ea00f100f401ea01e300d600eb00dd00e400e100 -f400f500eb00e300de00dd00ea00e100e301e100ea00d300f300ea00e600de00e300d600 -e600e300d300e600e100e300e100ea00e300e600e501e100e501ea01de00d300eb00f503 -f300e600c800ce00bc00a900be00d300dd009100a700a60073004d003800700062003300 -5e0070006f005b007000f302f503f100f2007000bb00680063006d0067007d004d005b00 -6f00a900c200f700d601d400d300a700bb01d800d200ea00e900e700eb00e900d300e300 -e201e101d600e600d600e100d601e500e100d600e100e300d400e500e300d600e600d600 -dd00d600e500e300e101ea00d300e600de00e100dd00e600ed00ea00e100dd00de00e500 -e400d600e100eb00ec00eb01e500e100e300ed02eb01e000e200e500d601db00d200e300 -e500e000a6007d00a80064007300640056006402660064035b0064036500640065006400 -710059005600710072005d007100590056005c00720057004c0250014f00460045001d00 -46004e00470046014e00470050004b0057005000550050007200590050014e0047011d00 -4c00460047001a004e001d00230046004f0047004c0047014800200146004f001e004600 -1e001d00470157004e0046004c00450020001e004c0146001d0072004b004c0020001d00 -20001e004c001e004c00460020001d004f002001460020014e0046004c0046004c004b00 -57004c00460020001d005d0020004c014a00200048004c0246005c006600500046004e00 -5001200050004e0047004c0147004b004e0020004700200058004c0050004c0047005600 -570072007101640066027300750076006a0177016e006f00660077006d00680078007e00 -7b0077007e007500760074007300770069009400a100d900f301f500ed00dd00d600f400 -f100f300ea00f401f500f100f500eb00e600f200f101ee00eb00ea00e100d600f300e300 -e501f300f500e900e600dd01e500e100e600e300e100ed00d600f300e900e500de00e300 -d600e601d600e501ea00e100ed00e200e600e500e900e300e500e200eb00ea00de00d300 -ed00f502f301f200c200c100b100a100a500c10144006d007b005400530038005b006300 -3f005a005400a700c600d900f500f100f502f100f501f200a700a500650062003f006700 -65004d0054006800a600be00b100c801d201a500a800a600b300db00ed00f100f500f400 -eb00e100e600e200ed00e200e300e100e600e200ea00e500d600e600ea00e300e100ea00 -dc00ea01dd00ed00e500dd01e100dd00e100d600e100d600e100d301c800e100e900eb00 -d604d400d300e200d700e900e100e000d601e101e200e0010700e200e100d400d302d600 -e100d60070007b0176007302640078006400770064006600730077007b00760078007600 -68006900640073006400760072005700720055005c007100640059005c015d004b004c01 -50004c00500020001d00200048004e00470020014c0048004a004e0057004c0050005500 -72005d0050004c004e004c0047001d004c00200048001a0050001d0020014c0047004c00 -4600470046012000480047001d00460020001d00470158004e0048011e0020001e004c01 -1e001d00740049004700460023002000040020001e0048004c001e0020004c001d002000 -460120004a00200046004c0047004c005c004700480020001d004e0020004b0047004c00 -470046004c0147004c0064007300500020004a004c0120004a022000500047004c004e00 -47025d0047004b004e00470066006400710273006600730272006404740077006d007300 -64007300670068016a0069006400760077006a016e006b00a400d300f500f100f500e500 -db00e300f400f500f300f100f500f101f501ea00e500e600ed00f301f100e900e500de00 -f300e100ed00e200f300f500f300e500e300e100e500e100e500e301f300d300f300ea00 -e500e100e300d600e600e100d600ea02e100eb00e200ea00eb00e501e900e500f400eb00 -dd00e100ea00f500f100f502ea00c801bc00c400d200e600e800af00a6007e0062006300 -3f007b006800650053005a00a000a900c100f100f501f100f501f100f500f300db00a800 -54006200630067005b003e00540063007b006e006b00a400bc00b100c10094007000a600 -be00d200ea01e200eb00f300d600e500ed00f300e301e100ea00e200ea01e100e500e300 -e501e600e100ea00e200d600e900e100d601e600e100e500e300ea00e100e500de00d601 -e600f300f100e000e600e100e500e300dd00d600ed01f500ed00ea00e301f300f400f100 -f500ea00d600f500f300e200e600d600e100eb00f500e100940073006800750064006600 -730076006403660073006400730071006401720066005900720157007100550057005500 -72005700660059015c0057004700500047004c0050004c00200023001e0046004c004700 -4c001d004e0047004b00580059004f0050005500720071004a014e004c00200004004c00 -1e0048001d0050001d0120004f0047004c0047002000480020001d004c011d0046001e00 -20004c0020004e0146004c001d00040020004c00470020001a0073005000460020034500 -1e004800460020014c0020044c0046004c0048004a004c005c004700460020014b002000 -500020004a00460020004c0148004c007500760050001e004a004e004a0048004c004a00 -470046004b0046004c004e0020004c0048005d0049004b014c0072005700710075007100 -730064007400720164007100750059007100640066005b0069006600730168007d006d00 -690094006700760078006a0068006a0069006b00f700f100f000f500e300d600e500f501 -f300eb00f500f100f301f400eb00e800f100f400f500f300ed00eb00e300de00f300e300 -e600e200f101f200e500e100d600ea00e100ea00e300e500f500d300f300eb00e300de00 -e100d600e900ea00d600e600e500e600e100ea00e500e600eb00e500e100e200e100ed00 -eb00e300dd00ea00f500f100f500f300f500ea00c800c900c000bc00be00d600d500af00 -a700a60066003e0038007b0053003e005b007b006e0053007b00f300f506f300a9007d00 -630054006f0067007b003f0064006800aa00c101d200d300d601a000a801bd00d300e300 -e201e500eb00d600f300eb00ed00e600e300e100ea00e100ea01e100ea00e600e200e500 -e600e100ed00e600de00eb00e100d601ea00e500e100e300ea00e200e500de00e100d600 -eb00f500f100e200e300e100e200e500e101eb00ee00f100f500ea00e200ed00ea00f300 -f501ed00e100f500f300e500ea00d600e100eb00f300dd00a60067006d00730064007301 -7b006c006800640166007400640056006400560059005700730072005900720057007500 -4b0057005500590072005c0057005900570055004c00480047004b0049004f0023001e01 -460050004c0020001e004a0047004e00550059004c0050005500760059004e004a004e00 -480045001e004c00460020014e002000040020004f004c004900470046004c0020001d00 -4c004a001e0045011e00460047004e004b00470048001d0045001e004c00480020001a00 -74004b00480023011d01450020004800470020014c00200147001e0020004c0047004802 -4b005900200045001e0020004e0020004c004700480046014c0148004c00640074005000 -20004e004c0147004b004a0046004700500046004a004e001f004c004700590049004b00 -4a00490059005c00640075007101640172016600640159007500710066005a0066006500 -660073017701690070006800760073006c006a026b00b100f300f100ed00e500e300e100 -f300f500ed00ea00f100f400f300eb01e600e300e600f401f300e601e300de00ea00e300 -ea00e100f100f300ea00e100dd00db00e600dd00e500e301e600dd00f200e600e100db00 -de00dc00e500e300e000e600e100e500e100ea00e500ed00e500e600e100e500e200eb00 -ed00e500d600ed00f101f303d200bd00a700a600a900d200d100a500a700a6005a003000 -3a003f005b003f0053017001be00f300f500f100f504f2007b007d00680062003f006d00 -7b0038003e006900a700ce00cc00e101e201c000bd01be00e100f300f401ea00f300dd00 -f200e900ed00e301e100ea00e100f300ea00d600e600e100ea00e500e600e100ea00e600 -de00ea00e500d400e100ed00e500e300e100e500e000e600d600e300dd00ed00f300f200 -e500e100e300e501e100dd00f400f302eb00d700e300ed00f201e301db00e500e400d900 -de00c800db00e3010900a6006d0169006800730077006b006e006401720059005d006400 -57025900560073005d005900720059007100550057005600640059007400570071005701 -47004c0048004a004e005000230004001e0047005500470020014b004900500055005700 -4c00500055005d00590050004b004e004c00200023004c00200047001f0058001f001a00 -47004f0047004900200046011f00230047004c00230047001e001a00200047004e005000 -47011f0120004c0047011f0072004b00200047001f0023012000230047011f014f002300 -1f0123001f004a0047024c0049005d004900200047001f0050001f005000370050001f00 -4700500147003700640073005500490050005a0053004d0050015c015a00510050005500 -7b005c004d005c0037004d0049015c005b00640075007100630073016400720073006400 -66005400640166016a0166006500640075006400730063006a00730066006a0066007b00 -660065006d00b200b000a7006c006e00a000b200b0009f00c100ce00d400ce00cf00b100 -bc00a900c0000701cf00c000c101b100c101bc00b100ce02f700a701c100be00c100c800 -c100c700a700ce00b100c100bc00c100b100c000b800c700d300d600e300d600e100e000 -e500e103d600e200e500d600d300d600e101d600e100d601af006f006e007700a800c500 -c70070017b0062005b0065006f006300670038004d007000be00c700f300f501f300f502 -f100ea00be00a80062005b00690067005b0054003e004400a500c100f700d600dd00e500 -e800bc00bd01c600e100f300f400ed00e300f200dd00e600e500f300ea00e300dd00e600 -e500ea00e500e000e500e100e500d600ea00d300e300dd00d200d301c800d200d600d200 -d300d200dd00c200c801d900d200db00d300d600d300d200c800d200c800c600c700dc00 -d300d100c700c100bc00a400b800a700a900a300a40065006c0069005b0166005a006a00 -5e0066006800730165005600640066005e0064005900640066006400590064005c005701 -5900560073005c0064007200560064005400570164007201710156005a0250005a005c00 -5a0051003e005a00600077006a005a0079006a007b007300680066017300770072015c02 -5e0060005f006a0061015e005b0061026a02600261006c00790061006c0061006c017900 -6a0079006a00a3016c00a3017a007901a30078005b007900a400a304a401a300a400aa00 -a303b200b300a900a40079007c017b00a600a401b300a400c500aa00a900b302aa00a800 -5a00a900770076007800c400aa00bb00c300c600a900c400d800c300a400c500aa007f00 -c800c400ab007b00b3007c0077007b00640068007600730076007b007301750173006400 -660073006a017301660078016a017700760079006a007b0079007301680073016400a800 -c500a400d200bd016c00dc00c701c200e100c100dd00e300d300a100d300d600e102e000 -d600d200ce00dd00c800d100d600e000e200b100d200d100d200d600dd00d300d600dd01 -d100d301dc00d300db00c800d300db00d300d100dd01d400d600e003e100d600d500d600 -e000d300b100c100dd00e102d600e100bc006f009400bb000900e201c200be00a8006800 -3f003a00a60063005b00660077007c0053007b00f301f504f100ed00be007d0062016700 -630065003f0062006d00a600a700b100d200db00e100e500a100bb007000a600d200e101 -d600c801d200d600e100e500d600e100d300d600d400d600e000d400e100d601cf00de00 -c100d100c100b100c700be00a900c500c700c500c700be00c700c800c500be00a900a400 -b300c700c800b800c800bd00be00bb00bd00a900d101c100c800c700b300a400be00d200 -bd006e00d2006e00c700c500aa007b00be00b300c500aa007b00770073007b006a007301 -640176007501680064007700660067007600770073007400780073007500640077007600 -680073007500720066007300750176006a00ab007b005c0079007c00aa00ab00c500a800 -aa00ab00a8007a00b300a900ab00aa017b00a600bd007e00760073007e0073007f00bd00 -b300c500aa00c500ab00c500aa00c500b300c501aa00be007b01aa00b300c700b300a400 -c501c701aa00b3007b00a400b300c500b300c100b800aa00a800c50177006300a800b300 -c700c500b300c700b800aa00a900b300c500a400b300a300b300b200c100b200a9017901 -7c007b00a401a900b300a400b300aa00a900a402a8007b005b00a80068017700a4007c00 -a6007b00a4017b00a4005e006c00a40079007b00a300a4007901a4007301640075006400 -7300660064007500730064017200680064007400730069005b0068007400770064007301 -6500680072006600650073006600710076006400730076006400a600be00a900c500bd01 -a400c800a900bc00a700d300ce01d500d100d300c201d300e000d600e200ea00d200e600 -dd00d200e100e501e100dd01d600e100e500e101d600e600e800e500e200eb00e800ea01 -d600e100dd00e300e100ea00e500eb00e900eb00e501eb00f300e900eb01e100dd00e300 -c800e500e900eb01e900e600a900bd00a900be00c900e500e700c200bc00c30063003e01 -6a0065002a005b006d007b006600a400f300f501f100f301f501ed007b007d0068005400 -6d006600730038005b007000be00d300d400e500d600d700e500bc00b100a100a600d300 -d500d600e200d300c800d300d600d500eb00d600e500d600e000e101d501e100d600e200 -d400d600d500d600e100d500d600e100db00d600e800e100e000dd00e800e100e300dd01 -d200dd00e002d200d100d301c200d300d600dd00c800d301c500d900d200dc00be00b300 -d3006e00a900b300aa01c500aa00c500b300bb00680064005c0072006400660064005700 -7200590064007100720056005c00640153005c0172007100750073005901560057017100 -64006600590064015c00490147004d005a013a0039005a0049005c00490038004f005b00 -4d0050005a005c005b004d01760073005a00550057004d0051003a005c0051005a015c00 -51003a005a0151006600500251005a0050015a015c004d005a004d0073005c0051005000 -5a025c0055005c005a0074005b005a00600066005a0160005e005c015e00510073006002 -61006c006a00660060005c0055005d00730060015e006a0060006a005c00740066006a00 -60005c007401560077006a0066007400720064005c007300660072005c00600073015c00 -73015d0074005c00590171007200710072006a007300660075006600760073017b007300 -660073007400710064006600750173007800640176006400680064007501760078007600 -7500640073007b00a8007b0177007a00a8007d007b006800c400da01e100d200e300da01 -d300d600c800dd00e200c800e101d300d600e101e600e500e100dd00e500ea00e500e600 -d600e501ea00eb00ed00eb00ea00ed00e501d300ea00e500ed00f502eb00f506eb00e500 -ea00d200e600e900e500ed00ea00e500c100a601a000a600ce00cc00a1006e006f005b00 -3f01540065003f0053003f00a800c400c800f502f100f503ed00a700a600540053003f00 -540149016f00a900d100ce00e200e100e700e200b100c100b100be00e100e900eb00f300 -e101e300e200eb00f500ea00e500eb00e200eb01e900e200e500e100ea00e202e101d600 -e500e200d601e501e000d600d500d602d300c200dc00d401dc00c800c700da00c801da02 -c801d200c400d900c900c500bd00ab00c400730060005c01730174017a00660064007200 -710072006400730064007200660064006500640071005d00600071007500590072017400 -72006400740071007200710072005c00710064006600710073006600730074015d005800 -56007300600066005c00560072005d005c00790077006400740066006400730066005c00 -740073005d007200640066006a0166006a0066006a0073006a0061005e006a005e006600 -6a015c0066015b005c006a00650066015b0066006200680066016a0268005b005e005b00 -730066006a0079005e006e0065016c005c0066005e016600790066006a016c006e005e00 -79006600730066005b006a0079006e005e0069007b006a007b006a006900790073006800 -7b00680273007b007300680066007b006d0068007b006c006d0066027b00770073016401 -730077006400770064007300630073006500730066007300660073006800620064026600 -73007600630076007300760064006800670073006600730079005c007301640063006600 -7b00700066006a007b026a0066007d00a700c100ce00bc00c200be00c100ce00d300be00 -dc00d600c100d400d500c200d600e000d600d300dd00c800ce00e100d600e100dd00d300 -dd00e100d600d500e500d700e200e500e000e500d300d601e200e500f300f501f300eb00 -f500eb00e900eb00f500e500d400e100c700e601e200e500e100e000d600bc00a700a100 -bb00e1017000be00a60063005a003f006f00670066005c006800770056007000f300f100 -f500f100f502f100f300d200a8005b004d003f00620063005a0168006e00a700af00ce00 -d600eb00e200a500bb00af00be00db00eb00e200ea00d600e100ea00ed00f500ed00e101 -eb00e900eb00e200f500e900e500e100e001d600e200dd01d600e200d400d600d301d400 -d100d402d301ce00c100d400cf01d300c100be00c200c100be00c700c100a900a300a200 -b2007000a700a300a40070007b0164005c005b0062005b01560066015a005c0072005600 -73005700730064005c00650064005b00640073005c016401560064007202640073007500 -720073006600640075007300660073005e0073015c0073007b00720077005c0060007901 -7300740079007c0079007c0079007b007c00640077007c00770066006a007e007a007800 -7300aa00b300a800b302a400b302a900c500a900b301a8007c00b300ab01b301c500b300 -ab00c400ab01c503b300c400a40079007c006a00a800b300c501c800c702ab00c5000900 -c700c400c800d8000900d9000900d900ab00c501d800c400c9000900d900dd00da00db02 -d9000900d900090078007f00d800c400760074007e00d900ab00c400c600d900c400c300 -db00dd00d900be00c500be00d900d8007e007d00c3007b00a900c3007b006f0077006900 -6a007300770073006a0066006a0076006400730077006c0078006a006800640073006400 -730076007d0066006d0073006a00640073017900730076006a00b300c500d800ab00aa00 -d900d801a900a8006400c400dd00e300c800d900aa00a900d900dd00c800de00e300c700 -e301d900e000e500de00db00de00aa00d200e102dd00da00dd00e300e100d600dd00e101 -e600e1010900d603e100e500e202e500e000e501eb00e000f700e300c100e500eb01e502 -d300c200a700a000c000ea00e9007000be00bd0063003000380065003f003e005b007300 -7b0054007000ea00f300f500f100f501f301ea007b007d005b005c006f00670068003e00 -5b007b00be00ce00cc00d700e000e200e100bb007b00a100be00de00e500e200e500d300 -d200d600d500eb00e100d600dd00ed00e501e300e200e501dd00e300e100de00e100d200 -dc00e300e500e300de00be00df00db02e300dc00de00c600c500a700da00dd01da00de00 -c800d900c801d900c500c700aa00c500a401c502c400ab006a0073007f00ab00c300ab01 -7400ab017c00730064017101720064006800730064007400720066005c00720064006600 -5a0072007500640078007200730072006400660175007200730163005e00780064016a01 -730066005b006000a300790061007901a301790373007700790073006a01660073006600 -6000790061006a0061016c0079006c005f00610079006c0161016000510061016a005f00 -79006c015e00610066006a0061015f0161006a0066004d00510066007300660061015f01 -61005f00600061005f0061006a006100520061005f00610052005e0051005e0060005c00 -61005e0052005e0061035e00600052005e005d005a005c017800730151005c005b005e00 -51005c005a0052005100600051005e013a0051004f005c0139005a005c00660068005c00 -6600640073005c00720057007300680071007700730076004d0064007100750059007600 -640173005a0073005b00730056007500660071007200590057005a0051015e005a003a00 -610051005a005e005c005700510152005e005200510160003a005e0161005f006a015e00 -6a006c007901a3007900a400a300b201a400a901b300b200a401a900b301a400a3007900 -a901be00c102c700ce00e000d600e000d601e500e600e500ea00c800ea00eb00f300ed00 -eb00ea00df00bd00af00a900c200e301a60070007b005a004d0038006501330049004d00 -a600c400c200f301f500f300f501f300f100f30070006d005b004d00330067005a004900 -38007b00be00c800cc00e200e000ea00e500a701a600bd00d300e500e100e500d300db00 -e100d700e900de00c801d602d100d400d300cf00c100b201a900b200a700a400bc00b800 -b200a9007d00b800a700b202b800b3007b007000690061006c036a0079006a0079006a01 -79007300660073005c0051014f0050005c0050007200640050005c005d004c0150015500 -590057005d00570172007600590071006400570059005d01550059005c00570264005c00 -64007300590071005c01570071015d005700590058005d004c004b004f004e004c003700 -470020004c00470050002002490020004a004b00570050004c005000730155004c004e00 -4f0047000400460020024800230004001d004f001d000400460020021e0048004c001a00 -4700200147001f004c004700200223001d00500047014c0074005600490023021d002000 -1d004c01200047011d001e0020001d012302200045004a0047001f004600200023004600 -1e002000470020001e004700550049004c0049007200730057001e004e0049004c001f00 -4b004700480020014c0047004b0047004c002000570147004b0050005b00640055005700 -64007201560059006400670059007500640073004b005900560064005c00640272005700 -7300640075006400710073005900640057014b004c01500047014c0047004c0050004b00 -4e004900470023004c014b0049005000470049004d003700490037004900370050003700 -380049003a005b005a00390051003e003a005e003a0051013e005a005e003a0039005101 -4d006a007b007000a400a7007000a9007000c800c100ce00c100b100c100ce00c100ce00 -c800f300f500f300f501f300e300c900c100be00d600ed00e4006700a9007e0073005400 -3e006d0065003f0053005a007b01a900f300f100f503f400f500ee00d900a80054005300 -5b006f005b004d015a006e00a500a100d301e501bc02c100e100ed00f300f100e200dd00 -f300ed00ea00db02e301e500da00d100d300d200a700c701c500c700c501c702d800ab00 -c7020900d100c7000900c401b300c501b3007a0161005e00600051014f01550050014900 -200047001e00200047017100550047004c00460047024e0049005d005c00590064007100 -6400570072005900710059005c0056005900550071005700580057005d00710075006400 -66005900720055005c005500590072005d004e00710057004e00470048004c004b004f00 -490020001e0048015000460020001e00490047004f004b00570050004c01730074005000 -48004e004c00470020004c00230020014f0047001e0023004f001d00040020001d004700 -1d001e0046004c001a0047001e002000480020004c011d001e0347014c01730055004a00 -1d00230045011e0148004c00200046004f001d0045001e0020001d012001450046004c00 -47002000460020001f00450020001e0023002001470057004f004c005000740072005d00 -470058004b0057004c004b004e00500047004f00500159004b004f004c00590057004c00 -4b005c006300640050005d0075007200560059017200660071007500640073004d005700 -6400730066006400750064007100550064017102720071006400580057004b004c014e00 -4800200050004c0048004e004b004c004701200048004c004b0147015c005a0060015b00 -600166006002740078007902ab00aa01c500b300c400bd01c504a900c300bd00c801d200 -db01be00db00dd00d600de00c800d200e300d200d900d300f100f500f300f100f500f300 -e500c800c400be00d300e900db006d00be00a6005c004d0038006a003f00330055007400 -540064007b00f300f500f400f500f100f500f400f500f200a4006d005b004d0068006700 -66003e0066007300a700be00b100d301e201be00c000b100c100e100f400f301e200d301 -ce00b800a600be00a900a500b101a700b000b200a4006d00a400a9006d005f006c006a00 -a2006c015e0140005f005e0152005e015a005e005200510150004c0120004c001f012300 -490047005000490047004c0046001f001d0020014c005900570047004c01200047015d00 -4c005c005d00590071005900710057007101720057005c00710059007101590057007100 -570071015600660057005c005500730057015d014e0057005600550050004f0037005500 -4c0049001e00450048004a004e0046001e014b00480047004c007100490047004c006a00 -730050004a004e004f00470020004c00200147004c004600450046004c0023001d002000 -230020001d000400200048001d00470004004500460020004700480020001d001e000400 -1d004f00460048004b0072005d004800200145011e014600470023004600480046002002 -23001d001e01450046004c0120004500200047004500460045002300470020015d004900 -4b0049005c0066005c004c0058004e0055004c004e004b01470020004b01570020004800 -46005d0059004c004b0057006400720050005c00640071005c0057005c00640073005900 -750064015600590071006400720071006402560072017100570071006400570072005900 -5500500047004c00500047014c0047014b004e0147011f0047004c004a004c0255004900 -23005000490037004f00510047004f004c00470050005c0051006a007b00a4006a007900 -a400a9007b00aa00a900c700c500c100b80070007c00a900c700db00dd00e500e200da00 -e000e101e300d300dd00f500e100de00da00f300f501f100f501e300c600aa00c600d200 -e200de006e00c100a70066003e005b00530065003f005000550079007c00a900f300f501 -f100f501f301f2006d006a007300530033005b005c0038017b00be00ce00f700d600d300 -d601bd00bc01c800e100f300f501e000ea00e500e100d300be00d200c800d200d300c200 -d200d600d400c700a700c800d900a800aa00a400ab00b300a400a8007c01a300a401aa00 -a30179007a007c005c0047004f004c004900500047005000470120004900470050005500 -49004c002002460120005900550020004f01200046004c005000470055005c0164005900 -72005d0064007500710059017200560071005c0064005600570059007100590072005900 -6400660050006400570072005d0057005000570155004b0050004d00580049004c001d00 -04004701500047001a001e004b0046004c004b0059004d0047004c006a00740050004b00 -4e004c004f001e0046001e001d014c001d001e001d004c001d002000470020021e004c00 -20001a0020001e01480020004f004c001e001a0045011e004c001e002000500075004e00 -47001d031e0146004c001d001e004c001d0120001d001e0020001a01200046004c005000 -23004601200048001d001e014700200150004c014d0066006a005d0020004e004c014700 -4b004c0047011f004b004c004e002000470020005500580047004b00570064015c016400 -5c0164005a00560064005d00640175005600720071006400570064007300640156015700 -5c01640156005c0056005a004d0047004900550047014f00470150004b004e004c011f00 -4c004700500047004c0049014f001d0047001f0023001f0047003701470020005d004900 -4c0049006a005a0060015e016a0073005b00a300600079005e00600073006a005a007900 -a301b0007900b000a2006c00a400a900a300d100d300da00d100eb00f102f500f300e300 -c600c400c500dc00e900e100a100d6006e0073007e00c400bd00630056015c006a00a400 -c100f300f102f501f300ee01bd007d0056005c003f0063005b0154006e00c200ce00f700 -e100d300e100e200be00bc00b100bd00d600f100f501dd00e600e100d201c600d201da00 -de00d300d101c800c4007000a500a8006a005e0051005c00500051005c0055004e005102 -4f00510149004c004f00550047034c00200049002000460023004c0046004e0050004900 -4b0047004600200047025900550047004c01200046004c005c00470056015c0059006402 -5b0075006400560064007101590071005900560059005600640059005700590066005c00 -55007100560057007300640055005900560155004b004d004e00550049001f001d004c00 -47004d00490022001f00500047004f0049005c004d004901660073005500490058004f00 -3700210047001f023a001f01370051001f0037001f001c00370025002200370122003700 -22001f003701470037012201370039003a00370047004900750055004900390026003700 -2600390137003901230039002600390031003903310039013a013b003a0039003b003903 -3a00310039005a004d01500066015c003a005e01520039005e013a013b013a005c003a00 -4f0049005b005c0049005c00620065013f0165006b0063014100650067006d0067016300 -6500630067006d00630069016d0165016d0065016d0167006d0065015e00650173005a05 -5c013a005e003b005e003e005e004100400036004100400034004002350140023c006900 -3b00400143003500400035002f01420044002b0035012b0040016b004100350041013200 -3c00430082003501430042008c008200880043008c00b600d002d700e500dd00be00bb00 -c900db00ed00ea00af00e1005b006401c800c20063005601530064016a00ea00f505f100 -ea00a80077006200560054006800be00c30076007300a800de000700e200d600e100ea00 -be00bc00b100be00dd00e902d300c000b800a900b200a700bc00a200b000b200a1006c00 -6b006900650041006b006a005a003a023900310039003b005200310027003b003a003100 -3c003b0139005a0031003b03310040003b0027013b00310052013b0051003a003b025a00 -500072005a003e005a003a0151005a005e003e005b006d006a00640068007b0067006d00 -7b006500660073017b007900a80079006a007e0077007e0073007b01a0006c0066006800 -6f00680070006d0065006f006d0166015b00550064005a004000310052005e006c019f00 -4200a2006e009f00a200a9006e00a0005b00660074005d00640059005c005e005f006b01 -5f009e005f009e005f0043005f009f00a2006b008a009e0093029f004300420043005f00 -40005f003b0043028a0188008a016e00630075007700a200430042006b00930240019e00 -5f0042018801ac019300ad008c01ad00a10093008c008900f800ad004000430093009500 -ae008c009f006f007b007d007c0073015b009f00ae02f800ac00b000b700a100ad008b00 -8a00a1014300a1006d006a00ab00c3007d00a100f700b1009600b100a1007000a5009400 -9f006e009f006e00a0006e00a2006e016c006b009f00a0009f006b00a0004400a0006e00 -9400a00094014400af00a100bf00c000bf00c600db00ce00c800db01be007000c500c000 -8900820043009f00f80082008c0084008c0095008401b400ad008d0092008d008c00f800 -8e0089002e009000950081009000f80080028b00840089002e008c0089002e0080008c00 -89008100950093002e00840095008f0082008d0092008f00920081008c00960090008601 -8f008600b600d400b800be00bb00be00d200f400ea00a100db0068017300c40164006200 -640056007b01a400f300f502f101f501f2007b006600560057004d007300c800be006400 -5c005e00e300d000f100e100e600f300c200be00a500a600b1009c00b6009c02ae009300 -91019600ad008c0089008400960082003d008c00820089009300a10089008200a1008800 -830089008d00950084028c01840081008c0043008800f80095008c008200950084009500 -8c00840195008403ac0089004200b7009300bc00a8007700bc00d600db00ce00cc00dc00 -c8007000cc00f700af009600440141015f0041003e023a005e0040013a003b003e003a00 -3e003a023b0139003a0040006c00a900c101cf01c000bc00be00bb006d007700a700ad00 -89019f00290034002f003600870035002e009f00ae00910043004100660076005e007d00 -7700a600a500a10041008a003c013b00340042001801340027003c008a00180134001800 -3400180334002b00150042004000180216002e008900c8007f007500c400ae0089002e00 -35002a002b003b004000350131001800170018023101340018003c009e002b0031011800 -400126003b00270042004100ae00b100a900be01c50077007300a600a000ad0089004300 -2b00180029003c002b0116002e004000ad00ba0007007d007000de00c900a600d200d600 -b800a100430040003a003900300224000a00300032003101240132000a00240031000a00 -320031000a0032004100a000c000d100ce00d501d600d701e100f500ea00f302d300bc00 -d301c000c1006c003b013c00310027003100400134004200400034012700310118002401 -3b001800170131001701240017013b0031013b0117003100260031012600170031019f00 -b000ad00ba00b0009f0043009f0094008a009300ad00b400b600d000e500da00a900a600 -be00c000d700d6006b00a9007d0066006a005e0070006700630055004d00a600a900c100 -f300f506f200a9007b005700550057007900c100b10077006900a600de00d400e200dd00 -f200f300bc00a6007d01bc00900189009600f700f8008901b4009600b500b40081008400 -8200870016008b002f00420040008800180034008a0034008000350087003d0016024200 -3d002e0088008a0035003d0040003b00310034008a0015002e002f002e00160034001500 -180131003c0018003c009f00ce01bc006d00cc00f100f300f600eb00ed00e300be00d700 -d600d700d000ce00bf00a0005e003b003103240031030a003102260031073b0040004300 -ae00cc00d300c80273007b00f701b4003500430035003b00420040001800270031003c00 -430042009300af0067007300be01bd00c800b1015e003700310027002200270034018700 -3c0018013c00180427003400310017002b009f00a10042003c0034008a009300ad00cc00 -0700d300a8007300c600cc00f700ad00a100930035003b0040009300cc002f0018013c00 -34011800340018003400180042003c00340088003d0035003c0037003b003d0040006500 -b100cc00a500c700c200c700780064006e00a1005f014000410040005e01a2006b00b000 -9f005f0040004200b7007b006d00b800bc006d00b100b50094009f00f8016b0093009f00 -94008a009f0089009300f80044009400a100ad00a1019300b0009400ad009100ad00a100 -9600b700b400f700ae00f700b4009c019a00e200ec00e901ec01cf00a900c800d600f700 -b400400118002b003100400043009f0043008900b700940040003101400034003b004000 -420040003c0034013c0031004000350040025f0040018a003c003b0027003b0140005f00 -400042008c00f8008c008b00420040004200f8004300880189008c0098009c00ce00a700 -a600a700be00c200e1016700be00aa00660053003000700065005b0055006a007b005400 -6d00f300f502f100f300f501ed00be00a60056005300680065004100650077006500a700 -d200b100d500d300eb00f200be00bd01be00d200cc00a1005f00410040005f0041002b00 -40005f00b0019f005f002b000a003b002601240013003100400052003b00270017003100 -170131002700170031001700310027003401170031003b0031002700250039008800ad00 -42005e009e0034004200270017003b003c0035009f00cc00b100c8006900cc00f400ed00 -f500f300f400e100a0009c00cc01cd00cb00b900f700cc01b900f701ba00b900f700b400 -b501b400b501b900b400f700b901b4009c00b400b500cc00b500b902f700b700c100c200 -be0073006d00ae00890035002f00b800f800890088003500340093009400f80093002f00 -9500af0067006d00a8007b00a400a900430092003500410090008d0035002f0082008400 -8c002d018400820084002e0080002d008400820392008c0184028e0092009c008f009200 -f700a6006d00be00960090009c0092019b008e0082008e0092009b008200840082008d01 -800295008c008201840086008d00840095004400f8009c00b400a100f800ae007000b000 -bc00a90077006800bc00f700ad0042005f002b009e003b003101430034009f0041004300 -a100ce0070007b00e100ce00a600ad008f009c008f009c01b5009c019200970092008600 -98019c0092009c009b008f009c0098009c0092009b0098009c019800920098029c009801 -b9009800cc009600a1008c00b400f8006e00aa00c801bf00cc00f7009600840092009500 -9200b900b40080009500b500f70094006b00820081008c0142008c0082002e0082008c00 -2f01f800b400b700ad009600b4002f00890084002e0089008c00930089002e008200b500 -ad00f8008c00b900b500b7000700cc00b402b900bf00cd02d600c100a900a500be00c800 -ea00e5006f00be00bd006900380165005a0138006500660056006d00ea00f505f100f300 -6e007d0056005300670065006900530062006f00c100d400bf00e500d600e900e500b101 -a500a600a1009c008f00950082008b00820095008c00930088008900f8008a0042008c00 -ad0095002b0134018a008900930042008b0095008c009500ac009300ac00350042008200 -4200870089008c004200430089002f002e003e0042009500b400820042008d00b4008200 -8d0082008b00ad00f800b700f700bc00be006d00af00b200ce00f700cc00ba00ce00a000 -9800f7009200b500920095009601b4009b00b400f800b4008e009202b4009500b4008f00 -95008e00f8008d00b4008d00840095008c0096008d00ae008c00f80089009100ce00d200 -c90065006e00f700cc00a70042009e009301310029003c004000420043005f009300ad00 -cc0068017700a8007c00a9009f00920095008c009200b400af00b4008200890090008c00 -82008c019200820089008c00950043008a00f800960094004100b4009600b4008c009201 -9c009200f700ce00a6006900bd00af00b5008e009500b40092009b00b900b50093009100 -f800930140009300ac00a100ad008c008900a1004000ad009c00900091008c00f700cc00 -b4008d008200f700a1007b00a100a900a6007301b100af00890088008a00930043004200 -5f004000430093009f008900a100bf00d3007b007000e300d200a6004100820044009301 -890093009100890082008400930081004400890282008900820094003600890082004300 -820189008200890382008400820043003600940089006b002b00360032006a00bb00c900 -ce00af00f7009600890095009201b500b4009100f8009600cc00a500b100af00ad00f700 -ae009000430042028c009301f7009300840042008800f7018c029f00f700b400ad00b100 -8c00ad008c009500f8009500b501f8019500b500cc00b400b90096008e009b00b600d300 -be00bb00a600be00db00ea00e6009400a900aa005e005a0066006300770066007b006d00 -7d007f00c600f300f500f100f503f300eb00a6007d0062004d00330054005b0038003300 -6f00ce00cf00cc00ea00dd00ea00f200b100bf00a500bd00ce00d000cd010700d000b900 -cd00cc00b501b900cd00b4008900ac0093008c0088009500ac008a00ae0043008900f800 -9500b600b4008c00820036008c00b400f800890088008700350040002b009f00ae009200 -b400b000b700ad00b70092018d008c01b4008c0096003600f800f700b100bc00b1006d00 -6900330042002f008900400041005a0031005e0029002b0335003b002b0041002b003500 -360029002b0040022b01400035004001350040002b00290035012900400035002b013500 -b800cc00be0068006a00f700b400ae008c009500f700b4003600f800ac008700b5008b00 -88008c01b4007300640073007701a90043009b00840080008e009500af00820084028100 -8c008d0081002d0084008d008f00920040002f0096008f004400430082008c0096009000 -9b0092019b009600b10070006d00bd00a100ad0090009b00b4009b01920090009300f800 -8c0229009100950089008b00f8002c00890181008e009b019501f8008c002c008400b500 -b4007000bd017d00640077009f00f70082002c0080002f009300820091002f0082009001 -80002d00ae00f700a0006d00d300c20070005a0040003e013300400032003e0035024100 -2b00410035003f002b0041003e0040003e01410040003e0029002b0040013a0040002b00 -36002b0042002a000f0030003f00890094002d00360033006900bd00c800ce00a100b400 -9b00350082008c00430093008b009500b501f700410040008901ac00ad01880087008a00 -3d0087002e0143004200880042002f008c0043002e028a00f70088022e009300f8008200 -b500b9008c0082002f0035008200b901ad00b4019200b500b600d600be00bd00a901d200 -f400ea00a10065007300550056005c0056006401bd00c9006f007b00a600f300f503f100 -f500f300f200c4007d00a600a00069007d007b006a007b006d00be00b300cc00e600d600 -ea01c000bc007000a8009400ae008c00ad00f700f800b700ae00ad0088008a008c00b400 -b9008c0042008a00ac004200b0019e01ac00820087018b00ac004200880089008c00ac00 -880042003d0087008a0052004200b00042008c00870042004001b7008e00950187008800 -420087008d0034009500ae00b100be00f70041006b003200350193003e0032005b000f00 -3a00310033002b0032002b005e003a013e003500320040003a023e003a003e002b003200 -350040003a0032003a002a003b0035002b00400052003e003a013e00c700d100be006400 -6a00f700b4008900800084008d0090003600810084028001830092009100730064007300 -7f007d00a60094009b008400820080008d002f0080008e009b0084008200910082018c00 -95008c00920188008000840191002f008d003600430095008e009200b5008e009600f700 -a6006d00be00af00920096008e009b0095008a006b00ae008c022f00820042009501f800 -ad009400f8008c01ad0082009500b5008c0088028c008b00840091007000a800a9006f00 -76016e00f8008201890082008c002f0089008200ad008900360087008200b400cc00a100 -6e00db00d300a6003e0033003a00330132003a0033003b012b0033002b003e002b003200 -2a013200290030003b0029013a002901400032003e0032000a002b002a002b003a003001 -3f0043006b00280035002a006900aa00d200d300960090008c00350042013a0040002f00 -81008e00900089002e0042003600820088013d002e0088003d0088003d002e0042003500 -420034008a003500880042008a00820042003d00f8008801420089002b0088008900ad00 -8d008c009100350043002e00840095008900840098009200b6009c00d300bb00bd00a900 -be00d300f500ee00a1005b0064005502570064006300c300c9007d0064006800ea00f500 -f100f300f500f101f500f2007b006700c800f7006600640055005c0162005b005e000700 -eb00d600eb00f300bc00c400aa00c600c0000700cc00f70093006b009f00a1003b004000 -290034005f00930094003b00400027003102180042002b0018012b00170018003b003100 -3b0140003101270317003b00310035005f003b00400018003400820089003d0040003b00 -310042002e0034002f009100c000be00c00069004100320042002e0043005e002a006300 -2400300132002a000a003200240030010a0031000f003a00370022002400390030013e00 -240032003700300132000a0037010a003900300037013201c700c800b10068006a00f700 -b40082008b008d009000950094009100f8008c00800084008c0084008f00a10067007301 -7b01a6004300800182002c008000810080018300800184002c0082008100800081008401 -2e00800284008e008c0036018200800083008401f800c1007d007b00a70090008e008100 -830080012f006b00950190002c002e0116002c0081002c002d0028002f0028002e012b00 -900082008c008400820016002d0016002d004400a600c3006d0070007700730044008100 -82002c002f002c008f008200960080008400820093002e0080008f00b90070006d00ce00 -c100a6003e003f003a0032013e001c0032003a003000320033002b002a003e0030003200 -33003a003e00300032002a002b0030002a000a0017003200300232002a000a0130000a00 -3f0044012b0132006900a900c2019100cb00b900b500b600ae004400f800b500b601b500 -8e009b00b5008c0095009b008200840080009501920082008300840083018400f700b700 -b400900092019b0095008100840081018f0082009b009600b5009c009b00920082009b00 -8d008400b60098009d02cb009c00d600a900bd00a600a500d300f500ee00a700a8007f00 -7e01a6007e007d00a600c400c600aa007e00a800f300f400f100f300f501f101f2007b00 -6d00c200c000680064005601540062005b004100d500f300d600e500f300be00bb007000 -a000a1009d009c019200f800920089038c00ad008c00a10093008c0082009f008c008801 -8a008900f800890093008c00f80095009f008a015f0134008a022f002e018200f800a100 -3500ac008c029501ae0091008a00ad00b4009200b400cc00f700c100c000650041000a00 -35002f009100430030005c001b0032010a00310030003a00320022003100320031003200 -3b003700390031013201400032002b003900310039003a00310032004000300052003200 -3900300040003300c200c800d90073006600bf00b400360034002e0089008c008900af00 -f80091002f00820091009500b400af00680077017e00a900a800a20095008d0088002e00 -8d00920087008200f80041004200350040003e003500870089002f002e0035002f002e00 -8c009000f800430082008c00890095008d0095008c004400bd007d01a9009f0095008200 -9000b40095018c00f8004300ae00f8002f00890087008c0080008c008b008c0043004000 -5f003c004400900089008200840092008b00840082009000af007b00a600c3007b006800 -6a009300f700b700ac00f8008c009600ae00f70094009501890091009400f800f7007000 -7d00d300d2007f004d0041003a003e003a003e003a013e003a0032003a00400032003e00 -32003e0139003e0037003a003300400039002b003e0031003f003a003e00320133003e00 -3a00300032003e009300900035002b0032006900a900c800d200960081008e009c008e00 -96009200b4008d008e0095008401830084004100a10084008d009b008b008c01b7009300 -84008b008400800095008d008c008d00f800820095008d009500820084018c00f8004300 -ae009c009200b5009c00b40092009b0092009c0098009b0098008f0098019c00d400bc00 -a100a500be00d900f500e1006f00a7007b00680073004100a7006d015e006500a6007c00 -bd00f100f400f100f300f501f101f300be00bb00c400a9007f01a8007d007f007d00a900 -b200d300e100cf00e600f300c401bd00bc00f700ca02b6019d0092009b009c0096009b00 -920189008c00ae0081008200890084002e00350043008900a10093008900ad008b008900 -9300950082008800870088006b005f008c002e008c008d00f8009f004100950089009200 -89008c0088008a009300b401ad00b400f8008c00f700b100be006d0069002a002b003500 -8d002d00320053001b00320031003b00340032015e00300031003b004000320040003a01 -3b0039003a012b00320040003e013a0032002b0032003e003a03370040003f00c2026801 -b1009000f800420088018c00a100b4009600a10095008c00ae00b900b400a10068007300 -640077007b0143008e008401800081008002f8003e00930032003a0182008d00f8004300 -8200160080008200900081002f00440082012c00810084009b009500a100c4007701c400 -af00900095009b00820080002d008c0089002b0036008200430082002e0082002e009500 -89004300420032000a003e004100900091002e002f0084008c0084008201ae006e00a500 -7d0073007700660044008c00b4008c00920084008c0082013500f8008400820091002f00 -8400f7007b01d100c8007d004d005e0038003e0039003e0032003a0137003a0038003e00 -30003a00300040003a0037003a0039003a0032003a0038003e0032003e0033003a003000 -320030013e01300140008900f8001600360032004400be00c400c200ae002f0088009500 -820089008200430089008a00b70084008c0093008c006c009f0089002f00ac0034003501 -a00042002e018c0088008a008900ad00f80093009f009300340035002b0016008a004200 -43006b0040008c00ad00f800b400ae00b701b500f700b700b400b900b400cc00b900d000 -e100bc00bf00bc00d900d200e200c0006900b1007c0063004d003300a60054003f006300 -7b00770053007b00ed00f500f100f500f100f502ed00a900a6006300540068006d013f00 -7d006800a700c800be00d300c000e100f200be00bd00a600a5009600980086009b009200 -9c0083009d009b0092009b00b500b4018c015f00ac008b009300950087008a014200ac00 -6b00a100ad00ac008a00ac00340088002f0088008c00a0009f008a002e00ac002d002f00 -6b005e00ad008c0095002f00b00031002900310043012b002f00360028009400bc00a700 -69004100290035002e008400820033005a000f002200370022003b000a00310032003a00 -24000a00320030003e00300037003000220039002200240037003e0037003a000a003a00 -330030003a013e00380037013201c700da00d20077007b00ce00ae004000290040002900 -2e0035002b00a100430035008900ad004300b400b7006500660073007f007d016e00b700 -b400f700ad00f70043009501f70044009300400041004001930043038900930044008200 -ad008c01f700b700cc00cf00cd00cc00b900c8007e007600c400cc00b900cb00b500f700 -cc00b40096008900ad009400a000a1008c0095008c008a0091008200940044009f008a00 -8900ae009600b70093004300950090009200f700ae00f7007001a90073016d00b1000700 -f700b400b500ad00f800940091009300ae00a10193008900b400cf006f007d00d200c800 -a6003e004100400033003e003a002b013b0039003e0140013a0140003a013e0031004000 -3e0033003a0035002b003e002b003e00400032003e01410033002b002a0036009000ae00 -8100910043009400be00d900d300b400ae00a1006c004100b1009500f8016b0035008900 -430035004200340042008c008a003500420135012900930043008a00890088002f008900 -36002f002e00400087012e0082022f00350042002f00350042008c012f008c0084009200 -f802900095009000b900d400a700b800b100c800d200ea00d3006b00c100aa005b003a00 -3e006a0062003f005a0065007b0063006c00ed00f500f100f300f501f100f300f2007b00 -7d006800620067017b0038005b006e00bc00c800bc00d600be00c800d600be00c600bd00 -c600c200d4000700cc00f700b700b500cc00f7008c00ad008a008c004200890043003b00 -8a00400142003c002b003c003b003c004000430040004200290042008a005f0040003c00 -18003b003c012700400093016b0031003400350042014000410044009f016e0069006100 -b2009300cc00cf00c8006d0044002f0036002f008f0091002b003f000d00310032003100 -2800290035002a000a00320029000a002a0029002a002b0232012b01350032002b000a00 -2b0029002b0129002b002a00330032002b003500c101bb0064006d00ae00b100a4009e00 -9f00b000a2009f01b200a1009f00ad01b800cc00ce006a00660077007e00760077007b00 -a100ac008c00870082002f008b008000950091008c008a008c0043008a008c002e008000 -88008700820143008b00ac002e0084008b008e009500f800810080009200c200a4007d00 -bd00f7008c002e0082008c008e00950084002e008b00ad005f004200820080012e008200 -80008a005f008c0082018900820042002e0087002e003d00870089008c0043006d006f00 -a6006400730065009300cc009000890081002e002f002e002f0082018c00820089008100 -8000ae00a6007b00c800c600a6005f0043009300430542002f0044004300890043023600 -4100420043035f00360043012f006b004300440043029300a10091010700cf00cc00cf00 -cc00bc00bd01c8008c00ac00ad003e00320042002e00ac009300b001ac008c002f004200 -3d002f00840087002e0082002e0088008c0082009f008800930082008400800082008900 -87028000870016012e0082028801820089009f008c00820089008e00b40044009401ae00 -9500cc00b900d400b100a101a700c100d300bb006500a00079005a005b0033005b006300 -3e013a00a800c600da00f300f504f301f200a6007f00620054003f0054005b004d003200 -6900be00ce00b100dd00c800d200e500be00bb007b00a800a50090018c009500b0008c00 -91008c008800930089012f00820042008c002e0187008d002e0084008b01ac0088009300 -82008900820092008c00ac008b00ac002e00340087002e008b0088008700840087008b00 -2e00820089008c009f00ba00930142003b005e003900b000a1009600c100aa006800a000 -cc00cf00f700bf00c00094006e009400ad009f00940089009300a100a000b1009400ae00 -a100b700a100ae00b700ae00af00ae00b100ad00f700ae00b700f700b101af00ae00b400 -b700ae00f703a100bc00c200c60068006d00bf00400029002e0118002800180015003100 -2e00180235009f0065006400730077007e007800a8006600320017002401310024002600 -240031002400170024012601310017002402310024013700250022003900130018001700 -310024003b00b700d300b100bd00d200bf00410030002400320031002600250022002600 -310024002600240031002401310126001d00220024013100260224002600390026002400 -31005f009400a500a8007200680069004100a100440041003c003500430040002b003500 -420034004000820036004000a1006d006f00be00bb006e00b1009c00b900b500b400b500 -f7039c00f700b500f700b403f700b500b401f700b402b500b4009c00b4029600b4009200 -b400bf009c00f700b500b401f700af00a5006d00a800a900b7009300ac00a10042000a00 -17003100320040003100270093006c0031010a002b004000170029003100180031001700 -1800170018003500940040004200880031011701310017003100400031008a0043003b00 -31004200ad006c002700180134008a00410042009300ad00b901b600d600c100bf00f700 -c700d300e200bd006d00b1007b005b005a003a007b00650069005a0066007b005b006c00 -f300f100f400f100f300f501f301bd007f0054004d00650068006d003f0065006800a500 -c000a100c100bc00c800e500c100bc00a500bd00c200b900ce00a10042005e003b006b00 -930040003b0040004300930035013c003d00420031003c00170118001702310042009300 -400042005f00390017003100170218013b002700340018003100270042005f0031003c01 -3b00240031013b005f009300b000f700c600a6006800a500ad00b700ad00b100ae00bf00 -94009600b9009b00b5009200b500ad00b400cc009600b4009200cc009600f700b400b500 -f7009c00f700b400f7009200cc00b400cc00b400b900b4009c00f7009000cc00b500b900 -cc00ae00bc01bb0069006d00a100410035008900930035002f028c00f80093002f003500 -930094005e007600640066007f01be006e003600340042015f003500340082002f004300 -8a00870042003a004000930089003d0088002b003d00880040008a0141003a0018003d00 -890042008a008800ad00be007d007000be00ad0043009300870089009100350040003500 -42008b008200870088004300420087009300890088003a0040003400420088008c014201 -880089004200880089009600a000aa00bd007600730068006e00b400f700960089009200 -b900b4008c00890082008100b400b60091003600f7007b006f00d200c800a60043008100 -8c008f008c008200f80082008100890081008c0081009000810082008f00820089008f00 -2f0191008200840081008200840082018100890281008c00890082009000860092002d00 -43002b004400c100c801900092008e009c008c009100ae009100f800ae008a0088009600 -f8003500440043008200930089008c008a00820195002f00870082008c00a1009f002e00 -82008c0089008c00ac008201ad0095004200ad0093008800ae008d008e00f8009500ad00 -b700ae00f80089009501b4008d009b01cf00a700b100af00c800dd00e100be006900c100 -a6006f0030004d005e005b003f00540066006f005b007900f300f101f301f502ea007b00 -7d006400560066006a00700038005b007d00bc00d300bf00e500ce00c100ea00c100b700 -af007000b70096004300360043005f0140003500400035019300b700420188003d004200 -3c008200350042003c003d0034021800340040008a01350034002e0134002e028b002e00 -34012e003d008d0088002e0081008400890042009500820035008c0082008d009000bc00 -bb006f0041002b00430029008900820094006b009100ae0082008c008f00820089008c00 -890082008c00810091009000890182008c008f008a008200440082009300820088008900 -82004200810089002f008a003500400043003500ce00d200be0069007000f700a1002f00 -b5009c00f80095008c00920098009c00b40096009001b600a100680166007e007d00a700 -a100820084008c0082002f0081018e008f0082002f002e0082003a00290082008c002f00 -8c003600810088002f0181008900410087008b008c00880089002f009300be00a600a000 -be00ae0082018c019000910043004400870082022f003500430034002e002f002e003200 -3b0016002e002f0095009100820088002f008d00890088009600f7007b01a60073007400 -680093009000920089009600f80095018c0096008c00f800ae00b400f801cc00a0007b00 -c801bd005a003500290035003b0040012b0029002b0036002b0035014200180035002900 -310035003e0032013e002900350029003d003500320031002a002b003200400029001200 -0a002b0082012c0035000a003600c100d201b400b600cb00f701b5019c00cb000700b900 -b400910096009000b500b400b900b400b500b4009100b700ae00b4009200ad009100f800 -b4008c009000b400f700960090008c009000b400b900b4008900ad009501f703b500b900 -b401cc00b400cd00b901b601cb00e300bc00be01d900d600e000c1004100a50070006200 -38003e006d006300330053004d00a600be00d900f500f100f500f300f100f501f100eb00 -a6007d00620054003e005e01370038007700c400c800c100e600d200c000ed00db00d600 -a500bc00cc00b900b700b901cc009600cc01b901f700b400b900950092009b00b4009000 -8c00b400b900f70089018c0095009b00920081008200b400ad009400ad01b700f800b500 -9b00b5029b00b500b600b500b600b500b900b601cb00b500cc00b900f700b900b601f700 -d200c4007700410032002b0028008d002e002a0066000f00320029003100150017002b00 -3b002400310017002a000a002b00320031000a00310029003b0029000a0031032b011700 -2900170031000a0024001b0039002b00ce00d900c10067007000f7009600910082002d00 -a100f80082018c014300880095008c00900094006a0064007300c3007f00be00b100cc00 -9500ac008c0093008a0035008800f7009400440035004300400034002f008c003d009300 -350089009f00f8009100f8019500ad00430091002f00b400ae00b700c200a6007000be00 -96009c00b40095008c0196008c00f800ae00ad00ac009500f80042008c00890082009100 -820088009f0088008d009100a2008c0082008d00820090018c00b400af007000a9000900 -730072006700b100f700890043023d003c00290035002e00a100440035009500b4000700 -a500a600df00d200a7003a002b0032002900300032003000310132002b003b0031002b00 -31010a013100400032002a000a002a000a002a000a0031000a00300032000b0033000a00 -2b0031000f0017003f00350089002c00340032004400be00d200be008d008e009c00b400 -84018e008f009c0098008300b5008d0092008f008e0092009c0084008e00b4008c00f800 -84008c008400b500b400b9008f0092008401b500b4008d00800095008d008e008200ac00 -84019b00b400f70089009501b4008d00b4009502840092008f008e00cd00d400a100a000 -7000be00cf00eb00ce004400be00a900680066003300700063003e005a005b007b005e00 -7000f300f101f501f101f301d900c30056013e0063005a004d005a0054006600a7009f00 -c100b100a500e100be00c900a500a700bf00b600b500b401b900cc00f700ae0089009100 -89009000f7009c019600b400950091008900ae008c0092008c019500b50092009c009500 -b400ae00ad028a00b400ae009500ac008c0095009b008e00950092009b008e00b5008c01 -b90092008c0091008c00950092008c009100a100c100680040000a00430028008c004300 -2a005a000f000a0131000b00120017000a0037000a000f0030000f0017000a0024002200 -300024000a003100120032003100300024000a03170024000a00300010003a002a00d300 -d200db006d00bd00cc01c1006c005e00a40041005e003e0032003c0032003a0042004000 -b100d30073007601aa007d00a90044008200f8008700820036008201870082018c008400 -8c00820080008400950084002e008400950089008c0090008f009b0084008c0082008900 -8c0080008d00b500c8007f01a9009c00b900820084018d0181008400920082008d008400 -9500ac002e0080008b00920084018c0084002d0091003e00870084008c00820089008100 -82009000f800a400a700be00730076006300b800b7006c009f003b005f0042003b006b00 -a1009f00ae00a100b700f7000700d500a6006e00dd00d300a60033002a00300032003000 -3a0010002a00320010002b0032000d002a010a0032010a0133002a0033000d002a002900 -2a010a0032012a00280029002e0032000a00310035008800f8002d0036002a004100be00 -d200c800b5008400900043002d0035002d002f0089002d0083002d00160042002f018200 -910035002e0118002b002e0028002c008000350042008201350016002e03160229004300 -930016008700ad00b400430018002e003500800084002e00890082009500ad00b500b900 -d000d600c000b100ae00c800d300e000bd006d00be00a4006d0033003e006e0065003f00 -4d0073006d005b007b00ea00f102f500f400f500f300f2007b007d0068004d006f006300 -6a0033005b006600c400db00b700e200b100c200ea00ce00a9009400a500f70097008300 -8c0090008200ac0093012c008900340089006b00b400f80095002e008b00930042003500 -2e0087002e0143009f00350042018a00ad0042002e00160034002e004201340028001500 -420034003d00350095002e0034002b002e00f80093002b002e003d00350036002d00b400 -c200c0006700410029002e002800910042002a0038000a01320030000b0030002a003200 -300032000a00290032002b0031000a003900320031003b0031000a0035003b0133003201 -0a002900320031003a00400032002b01ce00c100be0065006e00cc00f700c10042004300 -8a01ac0044004100ad0042005f00ad004300b400ad006e00720076007e007700a800a700 -b8006b000a0027005f005e003b003c0024002700310026002400310027003c0052003201 -3b0040003b004000a200b000b800a2005f0031003b00310040004200cf00db00c301d900 -cc00c1005e003b00400032003b00a300b800b000a400a20035003900310039003b013900 -2600390026010a00390025002400310039005e00510031005e00b300c100a701be006600 -730066009f00350043008a008700880084002e0082023401890082009200b4007b006600 -c800be00a6003e002b003e003a003e004000320035002b0041013b002b0041003e014000 -33003b00400033004000410035003b0029002b01400032012a003500290042002b001000 -300035002f0089002800350032004100c600c800d2009000810092003602f800ad008200 -920090018d00950084002d00820187008b008200800043008d0092018400f80089003500 -88018c00f800840095008b0182018a008c0084008b002e008b00800084008c0082019200 -8e0084009200840080008e00850098009c00c200a700a800a100a700c800e100c1006500 -7000a6003f003e015b0133005b004d00a400c400be00f300f400f502f101f500ed007b00 -7d0066005a0069006700650038004d006a00be00d200f700e200a600c400e300b800be00 -a500bd00bf009c01950090008b008d0089008b00890135028900430035023c0134003d00 -340088004200340142003b01340042006c004200880042023b003d008a003c0042018800 -35009300420034004200880042008a005f003d0042004300f8008200b400bc00b1006800 -650029002f0028008200430033005a001c00320031043200220032012b0031003c003200 -390131003b0032003b003200400031002b003200400032000a002b00320039003a004000 -31003b003200ce01c8006d006900f700920091002b0028002b002e0016002e0015002e02 -2f0028002d0095006900770073007e007b00a9006d006c009f0043003d002e003c001800 -34003c003401400042003c00180034005f003500930042013d00880087003d028a008200 -b7009f008900ad00cc00bf007d007b00be00b40193008c00b400ae0035008a0088003d00 -8a002e008c0087009e004200ac009e003d0042003d008a003d00870034003d0242003d01 -88004200a70069007b009f00a0006a0073006900ae00430034012e002f0080002e022f02 -890082009c00cc006e007b00db00c800a9003a0032000a003200170032000a0031001700 -0a003b000a003100240039000a02240031003200390031001200240017000f0031000a00 -300031000a0032000a0031002a00300024003a002e0084002800350012004100be00d200 -d300920082008c0043002f004301a1009300f80135018800f8008c009300400034008200 -81002c0034002e008c002f00160082002f0028003400430035002f003d0042002e012f00 -2b0040003d0016004200290034012e021600420087008b0092009b00b400b501b601e100 -a700a800a001be00e000b8006900a70070005b003f0032005b003f003e003f005300a401 -a900f300f500f300f100f500f101f500f300d900c3005c0053006500630054003f006300 -5b006e00a100f800d1007d00bd00e500a6007f007d01a1009c009b008e008f0080009000 -2c01900089012f0035002c003500150035002e012f002e0116002e0089002e0080008200 -400035001500420043002e008b00890088003500180034002e0018004200ad008c009300 -2b0029001600870082019f00400042003400350089002d00ae00cc00bf006d0041002900 -2f00280082002d002a005b001b000a000f0017010c000a000f001b0031000a0015001200 -31000a001700240031002a000a0031000c00290012010a02120029000d0017000a010d00 -32000a00c200c1016a006800b10096008900a100930088009f0089008a00420093004200 -2e00890082002f00ad00770076017b006d00a00065003f002e0016002e0016002e018700 -2e01160035002f002b0018002e004200150035002e00340016002e0118001601ad008c00 -b50096009200b500f700cc007001be00b400b9009c009200b400ae00f80035002b001801 -1500160028002b0029002b003c00180234012e0018013c002e0018022700290044007000 -7f00a600bd007b006600680044002f0082018b0082002c0016012e0028002d0080008d00 -8100840096006e006900ce00c800a8004d002b003b002b0040002b003b002b0035002b00 -34003b002b0140003b002b0035003c0043002b013b002b003b002b02400335002b013501 -2e003500890092002d00890035004100be00c800d2009600b400900043008200f8013601 -8c00ad00440089008c0089008200930036009100b4008f00900088008c0082008c00f801 -2f008900f8009100f800910093008400f8008c00890044003500f8004301360088008900 -9600820189008c008200ae0092008c018d00920084009c00ce007000a600af00ce00d200 -e100be006500bc00a0006a00300038007b003f003a00660063007b005a006900f300f501 -f100f503ed00a60163005400670063006500380063006800c100d100f700d3007d00bd00 -e800bc00bb00c301c200f700ba01f701ba009f0042008a008700420035003d003c013100 -2b0018008a00430034003d008b002e0040003d004200890088008a008800350043008900 -82014200340089009500ac004000350042004300890042008a0035008902420088008b00 -2e00350089009600a100b700c200690041002f0082002d00900089002b003f0029003500 -340040002b003c0140003b00340040002b00310040014201400242002b0034003c003b01 -2b01310035002a0035002b00400032002b01c100d2016d007d00bf00f700b50042002b00 -180035002f008a0134002b002e002f008201940077007501bd00a600cf00c100a9003e00 -390126002201240125002400260124002600240037005e006a005e006c005f0052005e00 -3700260052003e00310040009f000700d700e100d300bb00bd00c200d000e200cf00b800 -5f002b015f003e003b005f01a2006c00610040006100320031003b003a0232000a003100 -3b0032003b0139003a0041009300ce00bd00c400c800770074007e00c600a100b100a100 -93002900410069005f009f005f0044002b003600f701d600a0006b00c800be00a6004100 -36012d0089002f0089002f0081008900810089002d008900360089002d00810082008100 -3600890181008900810136002d00820081008200810282008f0086009600cc04b100a700 -c800d30096009201ad00b400af008900420082002f0091002f0082002d008d01f700af00 -9600f7008e008c002e00900082008900b400f800ae008c00920090008900ac0089008000 -81002f00420035008203430042002d0044002f008200f80089008e00cc00b9009c00b501 -b900b500cc00dd00a600a700a500d301d500bc006300a500a40065003e003f015b003800 -4d0053007000a900c100f507ed0079007b005b003f015b005e00510038006f00a700b101 -d600bb00bd00e100ce00d600a7007b00af0082008c008900820092009b00920286008101 -950089009100820081008c018900950082008e01800086009c008f00830098008f009b00 -9c009b00810084008e00800098008600840090018f009000840083008400890090008400 -81008c0095009b009800b5009b0092009400a700b1006900a100b900b602b90089004400 -8f002d001600280016002e002c0028012c002e002c002e0028002b002d012f002d003500 -2d002f002d002e013500360028002f002d0036002f01360089002f003600a400a500a600 -69006c00cc000700ba005f005e009e00b100c1009f008a00a20052009e00c100b300b800 -ce006f0064007300a900a600b700f70088009300430035009f0040003b0043008a003400 -3d00ac0042018c0082008a0093009400b4019100b700940042008a0135002e008a008c00 -9b01cc00c000a6007d00b1009b00b6009200f7008900f80082008400ad008c00f800ae00 -9501f700f800430092009000920089008200a10043008c00430089003500870084008900 -2f00f80090008c007000a800bc00660073007d0094009200ad0189019500a1008a00b400 -9400a1009400910082008c00b10070006900a900be00a500a1008f009c0090009c059700 -cb008f009c0290009c019800ca0098009c0098009c009a0198019c0098009c0097009800 -970099009d009900d600eb00f600eb00ea01d900c400d200e000b500b6000700f700b700 -a0005f004200af00b100f700b400bf00b401f800ad00430093008a008800b1009f00b400 -ad0093019f00ae009600ae00f700a10088004000f800b4005f0034004000420093009500 -b7005f003b00420040008a00ac00a00044009500b40082008e009501b5009b00b600cf00 -ae00a000a400c200be00d300bd0063006b00650054003f002a006d006f003f0053004d00 -a400a900d300f502f100f500f101f500f200c900a80056004d003f00630073004d003800 -6900a000af00a100cf00a601dc00bf00f700b400a500cc00b600cc00b901b501b900b400 -8c00f80189002f0042003600820092018f0089002f013500920090008200f801b500f800 -b40190008c0082009500b5008400f800820089009200890092038f0092029c002f008c01 -ae00b5019c00af00be00bc006900b100d701e700d700e200d300a1009c0092008f009600 -81008f0084008f0381008f0083008f00810098008f0098008f0083009800830092008f01 -86018f0086008f0081008f0281008200a600a900a6006601b100a1002b0440003e002b00 -350029002b0139008a00430070006601a900a400be00b100930043012e0089002b003100 -43002e0089002f004200180087008c009500ad00ae00f700b400ad00f800ae018c01b400 -9501b700b4009500b500cb00cf00a500a600c100b500b600b500ae00ad02b4009f008c00 -9500ad00f802ad00f800ad01950118003b0044008a0040013b001800420043003c008900 -9200b400a700be00d200690066007c00a100f7002b000a0034002b0018002b0029013100 -2901180011008900ce007d006800c800c1007d00910086008f0197008600970086009700 -860198009700980097008f038600980086008f0086009800860297008f00980185008600 -8f0086009c00b600d500e800e200e500ea00e600d200bd00be00c10095002c002e014000 -8a00ad00930082002f012d0088002e0088003400400029003400880042005f002e023500 -2b00340042009400400088003400180027002e003d0031001800340035012e003d001800 -27008a0034003d0042004000350040005f003c003400880034002e008e00b600e100b100 -a500a600bc00c200d200bd005b00a7006e005b004d0038007c0065003f005c0073007d00 -5b007b00ea00f300f500f100f500f300f500f100ea00a9007b0062004d006f0066006500 -3f0054007300a900c100cc00e1007f00bb00e500c000a10094007000ae00960093014300 -88003400ad009f006b01930088003500ac0040003d009500890082009300420034019500 -8800340035008800ac002b009300b70036002e008c00820084002e009e00880089004200 -340082002e0042002d008400800084008202b40089003c002e0036002d008900bc016300 -bc00e500eb00e900eb00e500d600b100b60092008f04980097008f018600980086008f00 -97018f0198008600980081008f019800860192008300980086009800970098008f009000 -a500a700be0077006d00c000b1003b02390031003b023c00310040002b003b00ad00b200 -6f0073007700c300aa00c400be00b000a2006a005f006b003c003b0040003c0093005f00 -43004000420089008a009e009f01a700a1009f02af008c00ae00ad0093004300f800b700 -0700cd00ce00bb00a600c100b900cc00b5009f00880043008900f7009f00a100ac008a00 -b400b7008c009f00f80093009f003500430035003600910089004200350142009300a100 -9f00ad009200f7007000be00090073017e00be009400420043013500400134003d003500 -2b003c003d0035008c00f7007d007300c500be00a600f8009a0098059d009a019c009800 -9c0098039c0098009c0298009d0098019c009a009c009a009c008f009c0098029c00d500 -e504d200bd00c900db00ba00b7006e006b00420040005f01310042008a00420031002b00 -310032003b002400310041002b003e0031003a0041002b00400031013200300031022400 -31012b00340029003200300031003b010a0033003b00270040010a00310032013b003200 -2b009300f700cc00e000be00bb00a700c200d200de00bd006300b300a700680038004d00 -530054003e0054005c007b006d00a700ea00f501f100f500f300f500f300f2006e007b00 -6800530069006d007b00380055007700a000c100cc00d300a601ce00bd007d00bd01c001 -0a0031003a003100260031003a000a0032005f00410024005f0039002401210039003a00 -3900170013002401220026001300270039033c0040006c003b0024013900420031002600 -310024002600300031003b0040013b005e005f0052003a005f00a200b700c100d200c200 -6700c100e500f400e600ea00e600de00a50098009c009d009c0098019c01cb009c02b600 -9d00ca009a009c00ca009c00ca009d00ca01cb009d019c009d00b6009d00ca009d00cb00 -9d00ca009c01a700bc00bb0068006700b000f80082008000820029002e002b002f002e01 -2b008c0082002d008100f8006d00640076007e007b00aa00a7008401820187002e008400 -8700950084008c01b4008200830084009501f80089002d0090008d008c0095002e008400 -950092009000840095008d009200bc007001a500960092008d008b008400950082008c00 -2e008000950082008d019000ad008c00f800b400950084008d0084008e008d0082002e00 -82002d0082008900820080018200a500a700c600760072007700a00089012d0093008c00 -93008a003d00160035002b002e00ad009500b400f70077006a00ce00c800a60096009700 -9d0097009d0098009d009a009d019700ca009900ca0098009d0098009a00ca0099009d00 -9800cb009800ca0097009a009d009a009d009900b6008f00ca0097009a009d009700cf00 -dd00e002d300c800bd00d30194009200410044008200f8004300360082008e0092008900 -35009100360044008c002f013500820036008900440089002c002f0042002b0033009300 -350189002c002f00910090008f002f014300810082019400440082002d002f0089018200 -2d008900f80091008000980090009c00ce007b00a500bb00be00c800d600be0066006e00 -670062013e00630165005301a8000900d300f500f401f300f500f300f501ea00c100aa00 -590055005e0068005b0053004d006600a400a700b100d100a000bb00dd00be01a600aa00 -b100ae009f003400420035002b0031002900350034012b00400034011800340493004200 -3c0034014000340142003b003100400034002b0043003500420088004200880042003400 -8a013d004201820090009200350034003c008a004400ae004300f700af00be016b00a900 -da00dc00d102c10091009700ca009a00ca0099009a00ca009d00ca009a009d009900cb00 -98009d009a00ca009d009a009d009700ca0097009d0399009d009a00cb009900b6009a00 -cd00b6009b00a500bd00aa0073006a00bf00d4008c00840095003d00420028002e008200 -2f00ad0095008c003600b500b9006f0073007600aa00a800c600be00f8008c00ac004200 -3c0134001700180040001701310018022b001700290042006b00420035000a0029000a00 -17001800340040002b0043009300b100db00a900be00d200cc00a1004300400029004000 -31011700310017003b0040006b00690040000a0031002b00320031033b00400031003900 -3b0040003f00a4019e00a700a500a7000900730076007b00c100cc00ad00f80095009000 -95008c0042008a002f00890095008c009500b50007007c006a00b100b800a60092009700 -b60097009d029a009900ca0097009d009800ca009800b6009c0099009d0097009d009800 -cb0098009d0097009a00cb0099009d009900b60097009d0098009a00cb00b600b100ce00 -0700cc00d100c700be00a500c100d200ae00f700b700b50095009b0092009b008f008500 -8400920036009200900092009c008f0084008e0083008200840090008e00840182004300 -340084002d00820084028f0081028400800084008e008000830080008e00920084019200 -98009b0092009c00860198009c01cf00a6007000a500c500cf00e500c1006900bc00a600 -6800530038007d00630066005c00730077005b007b00f300f400f500f300f101f501f200 -c600a80053005400680077006a005a00560073006a00a700a000c1007000bd00e400c200 -c000a500a600a0008900840083009200b6009b008400f8009200950080008f0090008000 -84008300820080008200800084008f0082008c0080002d00840080018400350036008400 -83002c0084002d008c0180008402b500b900b5008c0035008e00830181008e008c009201 -cc00ce00cf00b100be00b10069006e00a200b000a2009f00a700a400a1009900cb009800 -9d009700980099009a009d0099009a0097009d00970099019d0199009d009700ca008600 -9d009700980186009d0099009d009700ca009d00b6008e008d006e007b00660072007300 -ae00b400ac008200ae0088038d0082008d01ad0036008c0089006e00660073007e00a600 -c100ce00f8008c00a10043008a01930189009f003b0042009f0040004200430040004201 -9e006b00430093008a00b0005f008a009e00ac019300af00f7000700c2007d00a600c100 -cc00ce00f700f8004400b0008a009e009300a1009f00930194006b009400930043009302 -6b00a10044009e00ad00b400b701ad00a100ae00af00f800f7007000bb00c70074007300 -7b006b0095008c0082008e0084022e009b002c00800083008d00b5008d00b4007b006a00 -7b016e0043008d00b5008e009c008e009b008e009b018600b5008f00b5009500b5008f00 -860095008f00b5008e00b5008f009b0095009800b4009b00b4009b00b50084009b008e00 -9b000700b900c100d4000701d301c2007000c800d2009000360082002f008d019500b500 -8e0085008e0092003e008b0084008e018d009500800084008000870042008e0095008d00 -9500340080008d009500930080008e009201910034009500b40080008e0083008d008000 -8d0084008d00950084008d00840092008e009c008f0092009b00b600b500cf00a6006f00 -b100d100d600ea00be006500bb00a700660038003a005b0063003e004d00640068005b00 -6d00ea00f500f101f300f502f2006f007f0064005600660065007b00490054006f00be00 -d300c000d600a000be00e100c800c200a500a600a1009c00980184009c008e0196008200 -9200900184009000800084002c0082002c008000ad008d00840095008c008d0080008d00 -95008d00820044008d008e008d0095004300420043008c0084018c009000950242009b00 -83008f009c0084008d0192009000b7006b00a000a700bc006d00c100d300cf00ba00cc00 -ce00c700a000b5018600b4009200b5009b008e00b5008e009500840095008e009b009501 -b4008e0095008600950083009500920095008c008d029500840095008d008c0088004300 -7b007e007c0076006800b100f700b700ae00a10035002b00350029001800890088009f00 -400043009100b100aa006d006600a600a000b100b80090008e008c00430082008d008400 -8c00820042002b0035012b0082002f012e0087002f01810082008c002b002e0142002d00 -2e008100f800b401bc00a600a000c0009c00f700b4009500340035002f002e0034003500 -82008c008900360034002e0034002e002b00340035003b00340029003b00340087008200 -8900f8008900ae00f700b900f700bb00bd00c50073006a00b100c700d100c1009f004300 -350043002b0035008a0043009300f8009400f700b700dc006e006d005e006d006b003500 -2f00350036012f0135002f002e002d0035022f0035002f0134002d002f0136002f003500 -2f0135002d0035002f0036002d0035002d002f0036002f0044009100b500d000d700e100 -d200bd00c700d300bf00c1006b00430040003b002b0040005f003b004000520022003103 -5f013c00390026003a00390026003b00310039003a00310039023b003100320031012400 -310142009e00a2009e005f003e003b0040005f016c005f00a700b100ce00f701d700e700 -0700e900be00bd00bb00d200d300e600c80065006e015b004d015400630153004d00a400 -d900d200f100f500f100f500f300f502f30070007d005700550033006300560050003800 -6f00c500d100c100e000a000c400e300d200c200a0007000ae00cc009c00b5008e00b601 -9500ad0036009000f80089008a0093002f008c009500b4002e01400042002e0042008a00 -34012b009e0042003c0032003c003d0034003c003200400031003b002700340040001700 -3c0034002b00260034008800a100b00093003400180034002d006b00a900c200c800be00 -6d00c700e000d100ce00b8006e00410065002c002e002c0028002b0035002c012d002c00 -2b002c00350080002c0034002b003500280034002c002e0016003400350034002b013400 -28003400280035012b0135006a015e0073006500c100cc00a1009100930043009300a200 -5f0040005f012b009e00b700cf00cc00bb0069007300aa00a500be00b200ba00b9004300 -40005f023900120039003200310024003b003c00130040003b0031014400b700ae00b700 -8a003d00310032003e0029002b00a000f700d500d200a500bb00c800cf01940044002b01 -5f00170040009300f700ce00b100a20040003c018a003a003b00930031003b003c003b01 -31005f0041008a00430042009300b700b000a400bb00c5006a006900a500f700ae00b400 -f800420040009f0042008c008900ac0087018c0093009400f7006b006a00a400be00ae00 -4400820044008c009300890091018c0091008c00a0004300940091004400360089009300 -9100940091009400910094009000910044009400f8009102940090009400af009100f700 -90008f019b00f800a000bb00c100d300cf00b101b700430039005f013a0040003b002b00 -3b0035005f003b0031003b012b00400139003a003b0131043a00300032005e0040013b00 -2b00310034012b0031013b009f018a009f009400b100940093009400ae00f7010800d000 -cd00e200b100bd00bc00c800d900e600c1006900be007f007700630038007b0065006600 -56005c007b006600a400f100f500f300f500f100f502f300c900c30053004d005b006301 -4d00530063006b019400ce006e00a700e300c201a500bc00d600e900e2000700f700ba00 -a1006b006100a4006b005e005f005e013a003000310039003000240022001b0026003900 -37003a00220137011c003900250021003200260022003901370039002400390026015200 -3901310040005f0032004000520039003b00a200a900a200d100c800be00670043004200 -6b0044004300a100b1006b00ae00c100a100b100ae00b700ae00af00ae00f800b700f800 -b100ae00b700ad01f7009400ae029200ae009f00ad009100f8009f009400f8009101f801 -ae00a100d300ce00c20077007300a100ad008900ad0093002b0018003d0015002b003100 -15003d0034003d004200ad00b1006b007700ab00b100a7006b00b40095008c0080008700 -ac008c00ac00b4008c0080008e008d01800087009b00b4008e0084008c004200b4008c00 -84008d0080009500800084009500b4008200b400c000a0007d00bb00f700ae008200f800 -8d008e008d00950084008e008400ad009400400095008d008c00840082008b0084008c00 -8d0095002e0095012f00ad008c0184008d008f0091007000a900c8006a007300a700c100 -af00410029001700310017013400170218008a003200a100d600a6007300d201c1006b00 -2f00400042002b003600430089002f003500360041003600440036002b00430035013601 -350036002f00350082002f003500410035012f0035002f00820035002900280043002d00 -90002c002f0017004100a700d200c800ae008900ae00810082009f008800ad0040004200 -8c00f8008c0082008c0080008c00820191008c00f80042008900b7008c00f80089004200 -8c008200930035009300f800930091002e009300430082008d008c008200f80093008900 -95008200ae01b4018900820036008900f800cc009200b900ce00a700a600a100b100d300 -e500c7006900c100a8007700330038006a003f003a0053005c0068004d005b00ea00f500 -f102f501f300f2007b007f006200530065017300530064006800c100d300bf00e100a600 -a700e100be00a702bf0107009200ae008a00400043009300ae00f700b7009300a0004000 -3c005f002b002700400035008a0040015f0041006b009e0031004200400134003c004000 -6b019e004200400042013d008a018700420040003b009f0093009f0043009f003b00a200 -40002b00430088009300a700be007700430029002b0035009000430035003f0015002b01 -33002b033100290040002b00320043003b0131002b003e012b0135003201310040003500 -3100400032003b003e0040003b004001d300c800c90064007600c100070035003c013100 -270118002b00270118003c003400a200f800c00069006600a4009400a5006e0096008d00 -81002c0080002d0182008100800383002d002c0080002d002c012e0029002e002d002c00 -2f002c0080022c00800082009200c8007f007000be00b70091002e002c0080002d008003 -2c002f0028002b0080012e002c002e0080008b002d0081002c002e0082002f002c008800 -2e002b002c0081009c00f7007d00a700be006a007300a700b000b7009400350042003400 -180034013c00290043004200340035008c0007007b006600c200c800bb005e002b003200 -120030003e0129013e002b0032002b0033002b003000320031003a0041003a003b003200 -35003e002b002a0031003e0032000a012b001200350032000a0031004000360094002800 -35000a004100a700d301b5009b008c00820089003c002e002c002b00420082002e002d00 -16002d00800084008d0082002d002e0016002e00840082012f0082002e002c012e008200 -80008c004200290016002e0089002e0084008d002d00360035002900340035008c008200 -8c00ad0091003501f800b400cc00b500cc00de00bb00bc01ce00d200e200c2006500a700 -a6005b0038003a003f0138004d0055006d007b00aa00f200f505f100ea006e00a8006300 -54003f00650073004d003e006d00c500da00bf00e500a800bd00e500be00bd00a600bd00 -c0009600cc00b50093002f004201960091009400b4002e003501180034002f002e002f00 -2c002e0029002b002901440035002b002e0015002b001600420040004300400041002900 -180115002f012d002e00160018002e0135003d0029013100400035018900b500f700c800 -d8007700410032003b002800890035002a004d000f000b000a0030000a0030000a003900 -240031012a00220032000a002400320130003200400032003b0030023a00300132003000 -32003800390037000a002b00d400c200be006801a000950081008c002f00ac0035003d00 -2e0082002e00870082008a002e018d0070007b006800a600a500bc00ae00b500ad009300 -8c01430093019600a100f80093008c009500930088008400f800ad0095009f0188009300 -9503ae008c0195008200b400c8007d007000b100b4018900ad0095019200b40092009500 -9600f800ad009300ad00b700b000ad0095038c00950190008c00f800ad008d00f8009200 -8e009c0096007000a700a90069007300a900b70089002e008901f8002f002e012b003500 -2f00890095009600f70007007b006800c801a5003f002a000a0032003000320010003a00 -0a0010002a000a0231000a002a000b003000320010002a0129002a000d002a000a002a01 -32002a0010012a0030001b0030003500810090002d0035000a003600a700ce00d4009200 -84003500f800890035008d00960084008c00820090008d008000920083008e008d008200 -8c008000820016008c00f8008400900082008401800084008c00900095008c002f002e00 -f800b40084019b003600a100f8002f008c00ad0095008900960095003600890084008d00 -84008d008f00cc00d300a600a500bb00db00e300ea00bc006700be007d00640062004d00 -67003f00630053005400a6006a007900ea00f500f300f504f100be00c30053013f006f00 -62005b015e00a400b100a100d600a800a600e600c901bb01bf00f700b500b40095008a00 -4200ae00960089008c0095008c0034002b0088008a008900b900ad008c0095008a002e00 -87008800a1008c00ad008b002e009e00b0003d0088008a0193002f0087018a0089008c00 -92008b0142008b008000ad008a003501420036008b009300430091009600bc00bd007700 -65002b00350029008200350033005a00240031000a012a0032000a003100320031003200 -310032013a003000310040003a003b002b000a0032003a013200390031012b0032013000 -39003a0030002b00d600d300d20076007700bc00d5009600440040004200350036008200 -2f0035003400430035018900f700be0077007300a5009400b100ad009b0095008a003500 -4200290036008200920090002d002f002e00160018002e002d0034018800430093002f00 -36002e023500440089008c0096008200b400c800a600a500bf00b40096009500f8008c00 -820089002f002c002900350040004200430135002f003600890034002800350034008a00 -9501930043002b00350189008c00b400f700a600b100b80068007300c800c1008a002e00 -890042008a008200350043008a002f00420190008c00f70007007d007700c600d200b100 -41002b00320041003e002b004000410033014300330042003e003b003200350132004000 -330035003e0040003000330032003b004100330040002a004000300041002a0030001000 -2b00810082002c00350012003500a700ce00d500b50091006e00ad008900940089008c00 -42003500f80082012f012d0081002f00420043002b0035012b002f008200f80042002e00 -3400420089002b003500290028002e00180034002e00340235012b013500400043006b00 -940089004300b000ac008c00b700f800cc01e300bd00a900bd00db00d600e900bd006500 -bc00a700660038016d005b003f0054007300770057006600ed00f102f503eb0070007d00 -6200530065006700680038005b006600a900d600cc00e400a600a700ea00c000bb00a600 -bd00bf00cc0090008c002e002f00ad008a009400f701ad008900ac002b008800a2004000 -2b012e00290042002e0018013b0029004300880018003100400042019300880028004200 -ac00350029002b0015002900160018001502400243009f0094008c00430041004300b900 -c000bc00680069000d002b002d008c008a0029005a000c0029010a002800330029002b00 -32002b0035002b0032002b002a003200310040002b013500330035003a00400031003b00 -2b013500290035005200400029003e002b00ce00c000c10075007300ae00cc0082009300 -43008900f80090008c0089008c0089008200870084018200b80077007300a600a100c800 -b20007009f005e003e00400052005f008a00b000b200a2005e005f009f005f00a2009f01 -3b0040006b002b0040003e003b00b0009f008a00a700b100a7006b00b100dc00db00a900 -bd00c800d400ce00b0009300b201a100b000c1006b0052003a003e0040005f003b008a00 -9f0093008a00b000a4005f01b000ac005f0041005f006c005f0093009f00b700d3007f00 -bc00c90076007300b2009f002e0116028b00350028008900840082002e0082008c008200 -b4006f007300bd00a900b1006500330032003e0032002b003a002b0033000a002b003900 -32013b000a0029013b0032032a0030002900310032002b0032010a002900300032002a00 -10000a002b002f00f8002800350030004000a700c200d3009b0098008c00b5009000ad00 -8a00870035008a008200f800950092008401f800890084008c0043003d00930088002e00 -3400950093002e008200930082008c003d008a00f80095003d0034008b008c0043008800 -420093012e01930194002e002d00890082008b008d00950081009200b500d100a500a600 -7000c900d200e600bd006900b100a70065003a003f0065005b003f005300540077006a00 -a600ed00f100ee00f400f501f100f500f2007b007d0062005b003f006500660049005300 -6d00a400d100cc00de007f00a900e100c000a700a500bb00c000d0009100ad009e00ac00 -b0009e0042008a0042008a00420034003c00420140003c00420088008a0040003c008a01 -180034003d004200ac004200340093008c01420082002f0035002b005f008a0042008800 -8d008b0188008c008800350042014300ae009500960089008c009600c100be007d004100 -2b002d002c008400420029005b000b002a0032000a0031000d00330032000a0032002900 -2b000a002b002a0032000a00320031000a00290030003b0030000a000f0032002b001700 -2b00120032001700290031013500cf00d300090068006a00af00910035002b0015002e00 -34003500290015002e0115002e00350036008c00c7007b006600aa01bd009f0095008c00 -9300ad00b400f8008c00840095018400880095009000820088008b0082018b0087008b00 -8c009f008b00b500920095018200f8003600f8009100a50066007b007000ad0091008900 -82008c0090018c0095013d0093012e003400820089008a008c008d0187008b003d002e00 -95008a008200b000b100f80082002e008c0093007b007000a90076007300c700c8007000 -35008a005f003b00340040003900350040003c01420043008c00cc009f006600c600d200 -a7003f003a000a003800300032000a0032010a00300024003a0030040a0032000a003200 -2a00300024000a00300033000a000d003200100030001000320030022b00360044002800 -35000f003500b100c900d200f700b500ac00b700410035002b0034018800ad0042002b00 -1800340087003400150018002b003c0034006b008a003400180035003b00270018023500 -340042002b0018043400180015002b003400180029008a009e004300ac0193003c001800 -35008a00f700cd01d700f700bb00a500bd00c800ea00aa006900a0007b0062003e003300 -5e005b0153005a007b00a800a900ed00f300f100f502f100f500f200c400a60054005300 -410065005b004d003f006500a500bc00b100d3007d00a800d600b101f800a500bf00cb00 -9c009500420087008800ac0095008e00ac008a00880034002e0087022e008a0087003d00 -42001800870088002f012e018800340018008700420018012e00ac0034003b0135002e00 -3d012e00180188008a00420034002e0135003d00ac009300ac00ad00c500c4007b003500 -29002d002c0082002b002a004d001200290031000a0031001500290328002a002b012902 -2b001500290517002b00280229002b0029002b00320029003500cf00c700c80068006a00 -b100a1003d0042002b00340140002b00400034002e0088009300350044009f00be007b00 -73007d007b00a9007000820088002e002f003d002f002e0142002e00160034002e002801 -2e0143002b002d003501820036002e002f002b00340082008a009300f800ae00cc00c600 -7f007700a900cc00f700ad00ae00910093002f00290035002f00340035022f0036008900 -2b004200340029002e002800350029003500400028002b00400035002b0043009300bc00 -a600a800c4007601c500a000690082018c0035002e00350041002f0035002b0082028400 -b4006e007300be00c800a60065002b0041002b00430040005f0041024000410040014100 -4003350041002b0035002b00400041035f0041012a00410040016b0040004400af01a100 -ad009f006b007000be00c800b100420088002e0035012f00420143008c00350042008900 -42002c003d0135005f003c002b0042003501420134023d0087002f004200890082004200 -3d0034003c003d003401350018003400880042002800350034002e02340042012e008d00 -9b00cb00d500ae00a701c800ce00e1007f006900a700a60066003e0038006c003f005b00 -53005e00680053005b00e600f503f100f501ed00a700a60063004d006900670066003f00 -7d006300bd00c800b100cf007000a800e400bf00bc00b100be00d600d700b5002e002900 -0a0026003c002b003500270031003b001701130012001706310034005f00400031001800 -17033b00170039003b003100170024002700390031001800270018003400180029003c00 -34001800340042003401270018015f00a000a7006a006e009602b400a10035003e003500 -36002e0036003501820189002f01280089002d00420189012f0089002d00360035003602 -89002d0036002d0036002c00430036012f01d100c800c60077006800b100bf0093002800 -35002e002c002f0043002f002d0082002f00f800910044009f00be007b006400a800ab00 -be006e00ae008c004200820018008a00420143005f0088013d004200360088003d009300 -4200a10042005f008a00ac00ad0089009f008a0093008c002f0093008c00f800be007d00 -7700a900ae00960082008c01a100940089009300b401b500890093008c00a100ac008800 -2f00820089008c0082008c008200f80091002e008c0082002e002d002f008c00ae007000 -a600bd006401c500d200b000ae00b401f8008200ad00f70091008c009300f8009500b900 -ce00d5007b006400be00c7007f00a700ae00b100ae00f700b100f702b100b400af01b100 -f700b100b700f700b103af01bc00b100f701b100bf00f701b100bf00f700b700c000f700 -bf00f700b900f700cc00bf00a0006300a600bc00a100b500b400820090008c00b400ae00 -8c00a1008100800084009000f8008401f80043004200b800b00189008c00b40195008c00 -820281008200800084002f008c002f00420088002f008900f8018c0089018c00b4008c00 -960093004300ad00b40092008f0084008e00cb00d500b100a000bd01c800e500c3006a00 -be00bb006d00300038003f005b003e0038005a006a005b006900ee00f506f20068007700 -64005a003f006500790038005a007b00be00d300b100d600a8007d00d300b100bb007001 -9f008c0084008b0088008c004200340088012e003d008a00420087008a0089002f013d01 -870042008a018c003400880042008c003c0042013d008c008900350042009f00ac00a201 -4000360088003d0088008c013600350082008a01b70089002f0016009500b500a1006e00 -a0006900a500bf00cc00f702ae00a000b500f700ae00b700b001b400ad00b100b400ae00 -b400f7009600af00f704b400bf00b700f701c000b900b400f7009600b700b400b700f701 -ae00af00a700b100a60076007300a1009600f800960091008800f80082009300b7008900 -8800ae0044019400a200a9007700760070007d00be00a000cc008200930088019f001800 -2e0035002b002e0016002e05160040002e003401180034002b004200340018003d008a00 -43008c00b400d10070007b00bb00cc00ae008c0035009f00310135003c00400035011800 -340028002b00150018023400180235002b011800340042013d008a00b900cf007d00a800 -bd0076006800bd00a000ad0091008c00910082002d0082022e008201b4019f00f7007d00 -7700be00c100a000b1009c00cc00b900cc02b600b500cc00b600cc00f700cc00bf00f700 -b400cc01b900bf00b900cc009c00bf00f701b500b900cc009c00b6009c00b900b600b500 -cc00b400cc009100f8008200ad008900a000a600bf00d300cf00cd00f700ad00b4009600 -ad0044002b0093018a009500930043009100f800a10093008c008a00400044009400a100 -b4008c008900ad00890035006b0043003d0042008a002e009f0093008a008900f8008c01 -890093008c008900f80089009100ad004400350043008c009100b400b7009500b900e100 -bb00a700c300bd00c600e100a7006600c800a600770063007b007d0062005b0055017c00 -c300be00eb00f400f500f100f501f100f500f300a6007d0062005300330063005b004d00 -3a006d00be00c100c000ea007f00a600e300be00bb00bd00c400c000b100f80091005f00 -93009f003d004200a200b40089004300400029006b00ad00b70044003500340029004200 -9f003e009f004000350040005e0039009f00a2009f00a100b10143006b0040015f01a100 -9f002b003e002b008a0042005f0139003b0040009300a1009400b0000700d600c200be00 -6e007000ad018c0095009200f700a000b400f700b4019200b700ae00b400a100ae00b400 -9600f70092009600b401f7009200b4009000b4009200f7009200f7009201b500b4019200 -b7009500b4009600b400d100d200c50077007300a500f700960092008c002c0116044200 -43009300b900b700c8007f007300bd00a800d200c000ea00c1003a003900260125002201 -5e0061003a0052002600370022001b0039005f00a4005f0032006100220026003a003902 -370038006e00ce00d400d100a1009400c200cc00d400c1003a0039013100370030003a00 -370022006c004000a700a4005e00240026003100240052006c015e000a00390037002400 -2600310039005f00dd00db007d00bd00c90077006600be00c0000700bf00a10093009e00 -930043004200430042009f00f8008c009600cc00d10077006800c200ce00ae0035008100 -820143002f0035002f002d002f00810042002f01350028002f0136002f012d002f002c00 -35002f012b002f0082002f012d022f00340018004200880093002b00340031004100bf00 -b600d30089008f008400b5008f018400820089002d008c00820083008f00900092009c00 -b400920084018c009001f8008f008101820081002f004300f80084008d008c0081009c00 -2f0082008c00960090008d009000840192008e00900082009500f800840090008d009b00 -9000840081009c00ce00a0007001a900c800f300b100a000de0068006401c400c9006300 -50005d004d0073005c006300ea00f500f101f503f300be00a6006400560064006800bd00 -7d00640077007c00dc00ce00ea00a600a400e600bc00a900a800a500b100f8009000b400 -9f00820089002f00f8008c018a008200f800890187002e00890090009501ad0096002d00 -2f008a00890093006c003400820088003500820092008d0095008b00890080008900b400 -f8009500ae0092008c0082008400ae0091008a00820089008e009c00b400f80092009600 -bc00bd00a8005b0031003d00340089013500650035004200360035002d00360035008900 -410035008a002f0042002f003600420043012e0042002f0043002f004300350042004300 -2f002e002f004200350040002e0035013600ce00d200bc0066006900bc00f7008e008400 -88004200430035008a0193008800420035008901f800be007d0068007d00a800c100a000 -b000ad0042002e0287009e0087002f004200400036008a003d0087008a00400043008200 -8400820093018c0088014300910043004000a1009200b500b1006e01a900b900f7009500 -8a002e0084018a00430089009f006b00f8008c0242008c0089009300880093008a009300 -89008c00ac00ad008c0082008400870084009300a0007d00a600be006a01c800af008200 -3600ae00350034003600340035032f008200f8003600b7007b006500ce00c700a6003e00 -3b0033002a00320130002b0031003200290031003a002a00320030002b00290032003c00 -2a0029002a0131000a002a000a0032002a0032012a000a0029002a0030000f0033003500 -890035012a004100bf00b900d600cc00b501b60092008c0084009000f800430095009200 -8c0092009600b401af00ae00f80093008a0088008c009500ad009300ad00910095016b00 -43002e002d00f8008200890043002b008a00350289008c008d0095009200960091009500 -8c0082009500ad0082002f0095009c00cb00e100ae00a500bc00a900c800f200bb00a100 -e300670065006300be00c6007700560055005600770064005b00ea00f500f301f500f100 -f501ea00a6006800530057017800d800bd00640071005a00e400d300f200aa01f200bf00 -a7006f00a60094008f008d0090008c0092008d00840092009b009000b4009b0092008400 -8c0095008400b400960095008c00930090002d008400820244002f008101890082009201 -b900ad00ae0092008900f80082008c008200840081002f008200950082008c0081018c00 -96009200b600b500b900c800c3007f004100290042002b00f8006b003e004d0030010a00 -3000110010000a022a0012000a02300132000a01300017003200310130010a0124000a01 -32000a00310032012900cf00c800c90077006d00a7009f0090008d004200180035001800 -2e00350015004200340089012b00ad00d3007f007700a6007000a50069002e0095008003 -840186018f0029002f002e00800083002d002e0034008400800135008101840095008200 -92002d0143008f00b400be007d007b00bd00b90095002e0082002c008401930089008100 -82002b002f008200840090002e002c012e012f0089008c00950082028c00820081002e00 -8f00f80044007d00a600be0073006700d200f7008a0040006b009f014100400035004000 -4200400035008a00b1006d00b10070006a00be00db00a800330032002a0132003a003700 -31000a012a0032000d000a0032000a002b0029000a002b003f000d00330131002a001000 -2a003e003200310032002a0128002a00300133002f00910028002f002a004300b100ce00 -cf00960092009b009c009600910096008e008c01950092009600ad00f8008b0089008a00 -8c00930042013400420082019e0088008c00920095008c00ae008c0042008b00ad003400 -8200f80082003d008a002f00880082008d019b00920081008e0089029500820095018e00 -b500d400a002aa00c900e600c3006e00cf00bc00a900bb00bc00be007d00680056006200 -a800c300c400f300f400f500f400f503ea00a6006d0056004b00560068000900be007700 -73007900e400d600f200aa00a800ea00c200bd00aa00a600bf00b6009b00f8008900ae00 -f7009500f800b500f800f700b500f8018c0089008400420088002f008c0184009500b400 -8b0082009000f8009500b500f700f802920095002e0093009100f8008c00f80093009500 -8c00950090009600b400f80084009500b40091009c009b0098009201be01bb0041002b02 -820043002a005b001000320029001200290032000a003000290211001000350029003200 -0a00320033002a002b0031002a000a003e0032002b000a012a000a002b0032012a003e00 -2b00d300c200c50076007300a70044009600890088002f0135008c00ad0082028c00a100 -89009400bc007d007700a5007000a901b700b40089009500820095008c0092009c00b500 -b900f8008c00820088008000840095008c00960095008c00f800b40092018d0084008c00 -8d00ad008c0084009600be0069007b00a6009500900082008800ad00820081008c008400 -9b009500ae0091008c00950093008d008400800082019500ad009500b5009b009500ac00 -95008b008c01920144007d00a700bd0077006d00b200ae00f8009400400093009f008a00 -2b00360035014300880034008a004100c000a6006a00be00c9007f005b003f0033002b00 -3e013a002b003e012b003e0035002b0035002b012900310040002b002900320034002903 -2b000a0029000a0029000a00360029000b00310029003600f8002c002f002a003500a100 -c000d300cf00f7008c009f0041005e005f00180015003101290031012600270024004000 -2b00310027013100b0019e006c0031003b012701310117012b001800150029012b002902 -31003b00180134003b0231002b0034003500f700ad00b900cd00e500c100a900a500bd00 -c900ea00a8006700c100be006a006e0033006e0065003f003e0063006d0066007b00ea00 -f400f300f504f300c800bd006400570077007e00bd00bb00c300a800c200d300ce00d100 -7f007d00ea00c200bb00a500bc00f70096009b00b50082008c008900f801ac004200ac00 -8b002f0087008c002f008d00870088002e008b00820080008c0088002e01820087008c00 -ad00b0002f00ad00f8008c009500350087008a003d002e008a0034003d002b0042008201 -930043002e0143002b0036002e00f8009100b500b1009f006e0041002a0042002b008400 -360033005b0010002b0129002b0040000a003e003100350033002b00330040012b003b00 -3a002b0033002b003b00410033003e00310040012b00350032002b00390040003a004000 -3500ce00c800db0068007800b100bf00890128002e002c0028002d002f002e0082009000 -82004300ae00ce00be007d0064007b0068007c0069009300350034002e00340087018000 -8100890082002e048000870034003d002e008700420082002e0087002e0080002c008000 -420087008b008c00b20070006e00a600b400820188012e011600800087002e0429002e02 -34002e003d0018001500350018002e0018011500180135008c00a0017000690064007300 -a900c700ce006e006b009f0093009f009e0042009f00360035003d008900ac00f700d000 -70006600c200d200a6004d005e000a003a003200390032003a003001400030003b000a00 -4000300033000a0032003a003b003e0032002b0032003b002b00400010003e003a002a00 -40000a0035003e003200310035002b00910028002e0032003600af00cf00e300cc00c000 -b7006b005e006c005e0131003b0161005a003a003200310039003b00320024003b003900 -2400310035002b003100170139010a003b003a0032003e0030003a0040005f01a2019e00 -6b00410040003b001703310143014400ad00f700cd01ea00c100c500bc00b100c800e200 -a6006700c100a7006900320038006d003f0033005b0066007b0053006200e600f500f100 -f501f100f501f20070007d00630054006500630067003e0068007700ce00d600cc00e600 -a7006e00e500c100c000af00c100d301af00a5006c003a0052003900300039003a002100 -26000a0039003a005f0061006c0061015e003a0022013a003900370026001b0022002500 -3700230037005e003e0052003700250039002100230051003b0022012300520079003900 -3a0039015e0079005e005f009f00c100d300d600cc00a70035001200420028008d004300 -33005b0037003000320031000b00310032000a003201300032010a003a00300037003202 -31001b003e00300022001b0030023100300038003001220031002a00c100bc00a9006800 -7300a200f700ae0095008801f8008c00b4008900ad00b4019600b10043009300a7006700 -75007e01c400be00a9006000470022021f001a0021005a003a00370019011a041f014700 -1d0023001d0223006100510037004f003b00b100d200bb007000be00ce006b003a002500 -23005200510023001a001f002100250023001f0023011a0025001f0023001d0023004f00 -5e006a005200220026003900510037001f003a006b00b200cf00bd0177007600a8006b00 -2f00910096018100b900800082008f00840082008400920080009c017b007300bd00be00 -a5005a0032003a0033003a0032003b00310029003000170032013b00320233000a003200 -3e0032002b0132000a0031002b013b0031002b00280029002b0031003000320041009101 -280035000d004100f700cf00dd00a100430093009600f800890043008c0092008d009500 -82005f008a003600ae008c0089004300ad0089008c01ad0084008201800182008d008b00 -8c00820391008c0180008400f80082028c0189008c0084018d0095008f0192019b009801 -ce00a500a600a100be00c200e5007f006500b100a80065003e005b00690067003e006300 -5b00a600a800aa00f200f400f100f500f300f100f501f2007b007f0062003f006d006500 -5b0049004d006a00d100d600ce00ea00a7006e00e500c101b100bb00f70007009600f800 -6b0093013400350040003500340193009400420043004200930143004000420034003d00 -8a0043004200930040003c0018003c0018003d00350034003d00340042005f0034003b00 -400034003d0040003c0040013d004200930043006b005f00a000af00a100a000a100d100 -b400a50041001200350028008300430033003e000a0032000a0131010a00310032002900 -0a0029000a002900320131002b0131003c0031003b002a00320031003e002a000a003100 -3b000a0033002b000a0029002a00be00c800c600770065009f00b400920084018d008e00 -8f01840192009b009200f800a100f800a9007d007600a800aa00c800c500b20069003a00 -52006c006b0061003b01b0006e006c003b00270031003b0127003b0140003b0027013100 -3b00390031003b00270031009e00ba00dc00c200a6006f00be00ce00d600b20031023b02 -2b0034003b00270040003c003d003c002b0042003c0134004300a100f800ad0035008800 -ac00f800440040004300f800b100a500bd00c80079006800bb00ae00900092029c00b500 -8e008c0082008e028f0092009c00cc007d007300c8000900aa005b003600440035004300 -3600890036002f002b008200350036002f0036002b0036002b0136004100350036003500 -40002b0136002f0043002f032d00400035002b0042009600f7008900f8004301b700cc00 -d600bc01b100b400ae00f802b50095008900820043008c003600ae00b400f700b100a100 -9100b000ad00ac009b00b500b90095009b0095008c00ac0089002f0142008a01ad009300 -36008200360035002b0142008a008800a10095018c00ad0090008e00b900b400d500d000 -cd00e100a900bd00a500a900c100ea00a600a000a4007e0073006400730177006700a600 -bd00bb00bd00be00eb00f400f300f100f300f100f501f300d8007f00680065006f006500 -670073005b007300b800d100b700e100a7006f00dd00bc00bb00700196009c00b6009200 -f8009000920195008f009000950084008c01420089002e008c002f008900820084028c01 -8200910093008c00ac00b7008c00b700b4009500ac01b700b0008200a000a10095009000 -43002d00410028002e008900b4009000430093009400af009400b100a100c800b100a600 -6b0093008c0089009c00f70044003f0035012f0029002d0036002f01430036002f043600 -820089002d002f002d0036002f0036003500360243002d0082002f008900810082002d00 -3600a500a900c40076006600b100960092018c0082008c0090008f008c0189009200f800 -b40092009600bb007d006400ab00a600bb00a000900089009f002b009300420043008100 -2f008c0089004300870088002e008b008c00870095008b0089003d0080002e0088003500 -3b008a002e028b008c009400a9007b006800a700a1003600ac0042013500890036004000 -8a0082002e0187008b008d008c0082008700950087002e008000840095008c008b008400 -8c002e002c00890082008400f8007000a900be006801bc0090019200820090008d008e00 -84008c002f00820083008400890082009200f7007e006400a700a6007f003f0036008900 -82009600f8009500920191009000f8009101f80091008901910194008c0091009000f800 -4401960089009600f80190009600f800940096009000b9000703cc00bf009400cc00e200 -d000d500c000ba00c100cf00b800ba00b700b8009f00a1009f00b700b000a100b2004000 -5f00a10093005f003b002b00400034012900340031013c009e009f00b000a2009f009301 -a301b000a100a2005a006c00a3006b008a009f00a1009f00930088008a00ad00f700b400 -d000d700cd00e200c100bb00bc00c100d100f300bb006c005a00560255016201a700c800 -7f0064006500e800f500f300f500f300f100f501ee00a6007700c400bd0068015c005600 -620064005e005f00d600eb00a7006e00e500ce00be00af00c200cf00e701d600cf00c100 -c800bc00be00b1016b005f00410035003a003e016e00a200a000a400a200b301a3006c00 -a900a400a3005e0051003b01520040005e003a0052005e006100b200a4005200b300c500 -be00b300a800ab006100a400b800b300c700c100da00c700c500d301d200bc007000a000 -cc02cd00cc00f7006b009600af00b400af009600f700b400f702b401cc009c00b900b500 -b400cc009c00b9009c00f700b400b500b900f700b501f700b500b400b5019c008f002f00 -36006e00a700a8007601b1000700ce00ae0189002f008901b4019400ad0088002e008c00 -cc00db00a6007300a900a700c80094000800930040005f0040002b003f008a0043003c00 -9e000a001701120017011500170035012900420017010a00320070003f002b0012002900 -4000ce0009007f007d00c200cc00bc003e0012000a0040009f00a00030000a0031001200 -430040002900310117000a0117000a013c0040003100400143006b006e00a000b1000700 -d600a800a900c6006801be00cf00b9008200890091008c00b5009100890082009500b900 -96008900b400b9000700680077006a0073007700a900d001b600ca009d009c009d01ca00 -9800b6009d00cb009d01b6009800b6009800cb009d00cb009d00ca009c03b6009800cb00 -9700cb009d01cb00ca00d000eb04d300b100c000d60092008600360084009100ae005f00 -8402f8008c0082008c00930044006b0093008400ad008d00840081009000ad0087002e00 -95008a009300890082008e0080008401950082018a008b008400900082002b0093004000 -ad008d0095008200f8008c002e00f8004300820087009b008f00b500cf00a100b100a500 -b100cf00f300a6007b00a8007b01a8007b006d007d00aa00be00c700a60077007000eb00 -f301f500f400f100f500f100f2007b006800c400bc00630064005501500059003e010700 -eb00a6007000e500cc00c800af00bc00ce00d700d000ae0094009301400093009400a100 -b0009300a100a700a9005e00a00093008c0091005f004000340035008a0142003d003400 -40002b0034003c00340142004001340018008a0040003b003a0039004201340040004200 -350034003c003a0040003b00350040009300b400cc00f700a600bf00e700e901eb00ec00 -e200a500cc01b500b9009b00b900b500b600b9009200b5009200b90098009c00b500b600 -b9009b00b5008600cb009000b5009c00b5009c0098009c009b00b9008e00cc009c00cc00 -cf00b1006d006e006500730063009400f7009600ae0091009c00f700b000930089009300 -9f005f00930091008c00bf00a7006e006600a6007e00c300a400ce00b200b7008a00ac00 -a1008a003d0093004300420043003d00ac008a0042009300420043004200ad00b700ad01 -b000f8009300a00093008901ae00f800b900c10070007d00a900b400f800a100ad008800 -ad00a1008c00ac00b700b000af00a100f700b1009f008a00b000a2006b00b2009f00ad00 -b0019f03ad00ac00b000ae00b700a1007d00a600c30068006d00c1009600980083008600 -2d008103860198008f0198009c01700066006a007b006a00a7009200b600980197019900 -970098008500980086009800860098008601990085009d00850098008500980086009700 -980086009800860098008500990085009700cd00cb00d700ed00e900f300eb00ea00d300 -b100be00c200f80084003600810044004200350080002e008200430135002f0040003f00 -5e002b00340043002e03930015003d0088003400420035002e002c022f008c002e004200 -3b00340018008800350040002b00320042002e00350043009f00420015009f0040003501 -b900f700b900d600bc00b100a700a900d200f300a7006700b10070007c0070006b00a500 -6e006b006c006e00a600c901ee00f503f100f501ee00c7007000c600c000a500a8017e01 -7700aa00c400d600e200a8006e00e600c2007000a000a900a10090009200900082008900 -930087008b00b400930082018c005e016b0093009500870140009e003400ad0042001600 -2e028c002f00ad009f00ac002f00930042012e003d0135015e00320042002e0016003d00 -880035012e00400034003b0035012f008900cf00b100bd00c000f100f300f500f301e600 -be00d000b6008f009b00860098009c0098009c0085009800850098008600970198009d00 -86009d0086009d00860098019c008f0086009801b50098009c01cd00cc00ce00aa00c401 -76006800f700cd00cb009c00b600cb00b5008e009000820090008c029c009b00cc00c800 -a80073006a007b007c006500a5004400350016012e0118002e0042002e002f002e033d00 -18002e00340042009300950082002e018a0042008c0082018c00b500ae00c20070006f00 -bc00b400ad00f7008c008200ac0093002f014200350043009f003c002b0018033b003100 -15001800340018003400170018004000180117004000b700ce00a6017d0076006600b800 -f7009d0092009b009200b500b400920084009b019c0192009c0098009c0094006600be01 -a900c100cc0092009000860185008f0085008f008300810083008f008300840083008500 -840083008400830081008300840080008300810083008100860081028300810086009c00 -cf00d300cf00d600d400d300ce00a000a900c200bf00b900ba00b7009f002b00b000ad00 -f8004400430169003e0032003a0031000a003a002a003b0031013b003e0040003b013200 -29003b003100930043008a00430035002e005f002b0040003b00340029002b0142003500 -17003b00290035002b0035006b00400043019b009d009c00d500af00b100bb00c400c800 -d50094006700c1007d0077004d003700a6005b003f005b00790068004d006500e500f300 -f500f400f500f100f501eb00c700a700630065006b00a000a400650077006800a600be00 -b100d600a8006d00e500c800bd02c100cc015f0041006b0041003c002900410043003102 -3b003100430044008a002900310024003100180034002900350031003c00170031001700 -310240003b002400310017002b000a00310017003b001700390031015f003b0040004301 -b000320042009300ad00b200b100c200bd007b00c000d600e000d701e100dd00a5009c00 -8f0198008600970086019800860098008600980086009801970098009700980086009801 -860097008f009700860098008600920086009801b5009b00cc00bb00be00a70064006d00 -9200b4009000810090009c0090008f00950082009000f8009200f80095008e009200a700 -a6006800a400a700d800a700d300be00a4003a001f00470037001d0120001a0023001a01 -25001a0323014f003a004f002300370052015e0169006c00a000be00d200a700a5000700 -cc00b000a40069006b005e003e005100390020013900470223001f001a0023011d002000 -1a00230020001d00230037004f0047016100c500ce00e100be00bb00c9007b007300a700 -a10098008f008e0098018e008600810098029c008f009d0098009c009f006a00b100bc00 -7000c100cf00f700b4009c029b019c009800b5009b009c0292009c00ae009200b4009c00 -af0098009b0090009c00f700b500b4009c00b4008e009c009b00980099009700d000e100 -e300e500e301d300a600b100c2009600b4009500890094004300ad009500810192014300 -4100a100b00095009300410040012b005f00430040008a009e005f0041002f0040008a00 -870036004201b70036005f004100360035002f009300f8004400820094002b0093003500 -8900f800890043003b00430036008e009b00b600d500ae01b100c400d300d500a0006500 -bc00a6006600380165005b003e004d005b006d005b006500e500f300f100f500f100f300 -f500f400f300a4007d00780066006e006500790030005a006800a600c200a100d400a800 -6a00d300bb00bd007d00a800a100b600900035008a004100930088008200350082013500 -9300950082002e008200340082018a012f009500f800930034008a0187003d002e008a01 -b7009f0042008c009e00820035009300350080008b008a003400280082008c0084008f00 -920095002f009100810084008c004400a000bb006e00bf00e500e800e500e800e500e100 -a00099009a009d0197009a009d039a0098009d0099009d0099009a0199009d0099009d00 -98019d0297009c0099009d0097009d009a00cd000700d600bc00c000be0068006e00b500 -cd009c02cb00b400f800950036009000b900b4008c008d00b600b900a600c3006400c100 -a000be00a100e300c1006a003700210024001b0021001b06240013002101220039002200 -130124012600240031009e00a2006c00a200c100be00a6007000b100b400ba005f016c00 -5f0039002600240113002400170032003b00310126003100300031002400320124003102 -2400310140006b00dd00df00bd00a500d10094006d00a9009400810090008900f800b400 -9600f800ad0082009c00b6009c0290009200a4006600c100c200a600d300f300d0009800 -9d0098009a019d00ca008600cd009800cb009a009d019a00cb009700cb009d00cb009900 -9d0097009d00cb009800cb009a00b6009d00ca0099028500cc00dc00d100d500cf00d600 -c6007000cc00e1000800cf00b900ad00b0004100a100cc00b700ba00cc01c100b1009f00 -35008a0035002b006c002b002a003e005f006b0042003101400093009f00a10041003100 -400042003500320041006b005f009e003c01930044003b004200350040002a008a008800 -8900420031008a00ae000701cb00e200c000b700a500a600c100da006e0065007b007300 -5c004d01490056004d005c0053007000c400db00eb00f500f101f500f300f501f300a700 -7d0064003e003f005b005a00380049006700a700bc00b100e600a9006d00db00bd00b100 -a700bb00c000bf00b4008c002f002a0040008c00f80044009f008a002b0043008a00f800 -b7008a002b0082008c004000410029004300350036002900350188008c0043002b003c00 -4000880043004200400029002f0042008a008c00890093009f00b401ba00ad00f800b701 -4200ad01b9009500cf00ce00c1007000a000c700d100c700b800b200c700a20085009d00 -9900ca0097009a029d009a009d009800cb0099029d009a0099009d0086009d009900b600 -9d00ca009d0099009d009900cb009d00cb009d00cb00e200e500c200c90168006f00b500 -b400890092009c009600cc0093002f0082002d002e0036004300b4009b00ad006e00a600 -6400bd00a600bd006b00a1006b00410042003d0087009e00ac008a0142008a0088013d00 -9300ac008800420187009e0088003d009e0088002e00880087003d0043008a002e008900 -a7006801700096008200420087003d0042008a0034002e008a01400093009e0087009300 -9e0042009300430042014301340093008a008c00420294019f006e0068007d00a9006e00 -7000a900b100f700b700f8008900930091008c019300f8009600b501cc00b4000700a600 -6600d200c900a700f700b9009c00860098009d009a0097009900980086009a0098019900 -980097019a0097009d0097009c0097009800970099009a00860098009900980086009800 -97009900cd00b600b100b200b800b400ce00c100a7007d00c800d300a100af008d008c00 -2e009e00b0009500f700ac008d00b4009400af0043008700880093004200b00088004300 -35008800a1002f002e009e012e008d00ad008900420095008c0093008a00890036004000 -8700340236008a008900810035009f00820093008c0082008c009201b9009000b5000700 -a500a100700066013e00630073007700560055005d004d004b0059004d0049004d007b00 -6a006e00f300f400f502f101f500f300d300bd00620054005b006200560053005c005b00 -6a007000a700c5007b006600a8007d006b007000a500c10093000700b500b40035008800 -ad0040009f00400034009e008a00290040013b003c00ac008a0040008a0040009e004200 -f80042003400ad0095008b008c009e0034002e00950042002b003d003c00ac0040004200 -870095002e0088004300b40035002b008a00350093008a008700800084008d009600bf01 -7001a700a000a2016c00a300a200b5018f009c0085009800970086009800860183008f00 -8601850086009800860098008500980086009b0086018f0085009b0083008f0083008e00 -85008f008d00b400c000c200d30077007d00bf00f701b9009500f700940044009f00ba00 -b701b2006e003500b400cc007000c20077007e007800a8006e00c200c800c2005f001801 -31002700170018001500310017023100170012003100170331002600310018008a001700 -29002b00b900f700cc00d300bd007800c400cc01c7009f003b0031015f00170031003900 -37002601240031002700170039012500390026003b00390122003100170026003900b200 -d100e100db00a8007f00bd0077006d00b200a500f70089008c009000b402f8008900b400 -960092008e00920090009200a5007b00a900c600a600940083009b008500970098009700 -86019c0085009c0083009c0098018f0086009c0085009d0097009c0083009c008f009801 -86009c0086009c0083009d008f009800cd00d000d600ea00e500eb00e900f300d600bd00 -c500e100ce01930035003c0031006b002b00350040004300a00069004100930017003100 -400024003b003100240027002b0029002800180040003101170031000a0031023b003100 -0a0031002400310040028a00b701cc00a7005f0040018a004200ad008a009f00b000bf00 -d000e900c800bc00a7004d0055004900640068007d00560055004b00550156004d004b00 -5500730056005400e500f100f500f300f400f300f501f3006e007d005300550057005900 -5700550057014d00a800be0037005b0072004b0064005300a500af00b700b400cc00f700 -b7008c008a0042005f0035008a002f008c008f009200820015002b0016002e002b003b00 -180035009e003401180034022e0034012e0116011500180034003d00340118002e018800 -4000b10093002b00420035002f0042002e0082008c009200f700d200bc00af00cc00e700 -eb00e900e201e100af0007009600810092008300860183008f0083008f002c008f008300 -860081008f01830086002c008f0080008f0083008100840083008f0083008f0080008400 -8300980081008400c000be00c80067006f00a10092008e008c018200a101930091008900 -ae0089009300b700f8016e00b10068007f007d00c900a100d400a9005a00380037002200 -37002301200047011f0023001d001f0020001f0047011d0020001d002300470052003900 -7b006a00a300c101cf00e200e100a9007d00c4000700e100c100b100b3006c0079007b00 -5e005200370046001f00200047004f0049005100470037004c0047024900460047005200 -510149005e00a200cf00d300bd00be00d90067007000be00b10091009c0096009c009000 -b900900091008200b40095008e009b02cb00a6007300be00c600a600a100b6009c00b600 -9d00b6009c019d00b6009d00b6009c00b6009c00b6009c009800cb009c00b6009d009801 -9c0092009c00b6009c019800b5009c0397009900d700f100f500f300f101d600b100c800 -e300cc00f7009400ae005f004000a100440040003500430035003a005e0043003e002b00 -35003e002b004200350043018c009300a10041002b00890043005f0041002b0042004000 -2900350043005f0088003e005e0094003600440089003500890035038c0093008c003500 -360035009500b600d400a700a600c3007700a800c40077006800a8006a007c0073007002 -630055017c00c400c800eb00f101f300f400f500f30270007f0057004b00550057005501 -540055004d00aa00a4003a005b007300380056005400a600c200d300d1005f0040003b00 -5f0040005e003a013e005f00b100ad00b700b0006c0240003100370039003b0031002600 -5f0024003b00420040025f009f0093008a0240002700390031003c003b0026005f009e00 -3e0040005f0044005f009f019e004000ba00ae00cc00f700c800be00a500cc00e900f400 -f300f400f500e100a10097008f009c00b90098019c01b6009c02b9009c0198019c028f00 -b6009c00b6009c00cc009c0098009c00b501b900cc00b600cb00cc009800cc00c200d900 -75007e00bc009c0092009c018100900094009300ad00f700b700f800b400b7009400b400 -a600be007600bd00a700c900a500e100d100c5006e003e0032006c005f00520039005a00 -3e0039005f003b005e013e005e003a00370039013a004000b800a400a500b100b200cf00 -d600eb00e300d200a700a600be00cc00eb00d600d700ce00b100a500b100c100ad004300 -40003300520039005e005a006500a20094005f0041003e005f0052015f009f005f004000 -4100ba00d600d500de00bb00a900c80066006a00a8006e009300f80192009100b9009600 -91009300890035002f0082018c0095007d006400a700be00a900a100b9009c00f700b601 -f7009c00b602ca009c00b6039c00b6009c00b6029c019800b6019c00b5009c00b9009600 -b9009c0198009700cd00d700e201e1010800af00c600d300a100f800b7008200ad008d00 -8900ae0093008c00b7008c0061005e008800b7009100f8008900f8002d008900f8008900 -82008a008900440082008000f8009400a100910089019000910089004400820041003e00 -3600350043008c006b00af00f800b4008c0089003600ad008200910089002e0082009b00 -0700a100a8007f00a8000900e3007d006d00bc0070006700650041004400690065005300 -3f006d00a400a900ea00f300f100f400f101f302df00c300530156005b007e007b006301 -5a0070009f00c10070006a00c800aa00c300a601a1008c002e0089008800440089009100 -8901910089008c0034004200400042005f003a004200820040008900810082002f008000 -820095008c00f8002f013500820091008c008d008400ad002e00890082009f0043009300 -8a0036002b00880093008c002e00f8008201f8008c009600b4009000bc01a600ce00ea01 -e600ed00f200e3006e0086009d00cd00cc00b600cc00cd00cc000700cc020700cc01b900 -b500b900f700cc00b900cc00b900cc00b900cc01b500f7020700cc00b400cc019c00b100 -a90079006401a7008c0089002d0082002c002d002b002d002e0182002d0081002f013600 -660063007300a601aa006b00a000ad00f700a10082002e002f002e008000820089008201 -95008400ae00a1008900ad002f008201840095009200b400950082008e009602f8004400 -bf00a1006900a9009400f80096009c00960092018200b40095009200f8002d00ac008a00 -930044008c00b700f700f800920096002e003d0087008c00820088002e0088008c013500 -6b007000a400a8006d006801a0008e008d008c0092008f0092008f019200830081008200 -90002d008e009b00a40068006e007000a900a000f8009200900092009601900196008f00 -9600900096008c00ae008c009000f8009601910096008c00ae0090009500f8019400f800 -a10091018c00900096008d00b500cc019c00f702af00c800de00ce000700af004300a100 -b700b1016b009300430041003e004101a1006b002b0035005f0040005f0040003e004100 -32009300b800b1008a0041005f00b100a200400041009400a500a0004100400041004000 -9f005f004000b40043004401f80044005f0033003e006b00b2016b00f700d000ea00be00 -c301a600c800d6006f006500c100a6006f003e005100a0005b0033005b0068007d005a00 -5c00e300f100f301f500f300f100f500eb00a70070005b004d00650166004d0073006300 -bd00c800bf00e100a6006800db00bd00a7006e00a600ae00f8002c00810091004300a000 -43009100f8009100b4018a0089003500280035003a0040008a006c0093009100ad003500 -88002d0096004300930034002e00350040002b0034018a01340093003d00430191003600 -43006c00a000a1019400b700af00b100a10043008c00cb00cc00c200c000bb00b100ce00 -a100b100f800a101700042008c0089005f008a0043008a0043013d008a0036008a004201 -40009e0042005f00400142008a0043005f0040005f00420043008a004200430040004300 -40012f00f700a400a90063006800b100ae00a1008a00f80043008c009f00ad0093008c00 -4200ac00ae0096008c00a00077007b0065007d007b00aa009f00a2003e00280035001800 -2e0015002e0018002e0116002e0180003d00350018012e0016002e011600360089008200 -35008c009100ad00f7009200ae00c000a6007000b101f700cc01f800930044002f013601 -3c002b0018002700180017023100180028003400170235002b0017022901a400c100a400 -a700be006e006f00bd00440081008e008f0181019c008f002f0083008400b40090008900 -8f00b500ae006900b100c200ce004100430035002e0035002b0135012b002f002b003500 -2b0029002b0029012b0129002b0135002b023100290032002b002a003500290035002900 -350028002f002d0090008100820029008900af00be00da00a1009c009200bf006b008200 -9f00ae01af00ae0044004100a100ae00f800940089008a003500a1008900430036009100 -44008c00ad00f80094006b0040009600430034008a00930043003500420034008a01b700 -ad00b70082009300f80093008200960036004300440035008a00360082008d00b500ce00 -a700a601bd00ce00e4006e006500b300a600690038004d005e0063003a004d0053006800 -7d006c00ed00f400f100f300f100f300f501ed0070006f0064004d005e003f005b004900 -4d006800be00d100bf00e300a8006800c800c000b101a700f700ce009300b7009f003c00 -32004301f800420034008c019500ad009f006b009e0031003b0040008a00400042008a01 -3600960093003b00420093009e012b009e00340042003d008201870042008200b400ad01 -40004100ad00f800a100f800ad0042004000a100b400b6009000bc00c200a80069002800 -2f018100350029003f000a002a00280032000a002a000a002a000a0017000d0029002a00 -310039001200320030003e000a002b000a00400030010a0030002a000a0029000a003200 -300032000a00330028000700c800d9006d01b100b4009000b500b4009500900036004300 -f8008d002e008200f800b4009200af007d00c1006d007f00a700c600a500d50043005f00 -40003100170034002b0117002b0018013b00180031001700310027001801270035003e00 -b1009300b100a300b00040004200f800cc00ce00c800a6006d00c000cc00f7019f003400 -4300a000ae00b100a10094008a00420035003b0018003c00420034002b003c0088003c00 -8a0034003d0042008a0040004200350093004300b900cc00a601c6007b0068007b006e00 -f700960082029201890036008b008c0091009602cc00a0006a00b700d400cc0065000a00 -3a0032013e0032000a0032012a0033000a002a0032002a00300032013301320030002a00 -300032002a0010002a00320110002a0030002a00100033002a004100430089002b004300 -32003600a500a600c800b100b401f700a100f701b500f700ba00b4009200ae00ad00ae00 -8a0094008c00ad00b700ae0089008a008900f800430089009300b700940035004100a100 -940084003400420036008c0042002e00ad0042009f0042008a008200ad00f700a200ad00 -b400a100ad00ae00cc00b100f80095000701e300c0006d0068006a006900a3006c005b00 -4d005c004d004b004d00530056004d0055004d006d00bd00c700ea00f400f100f500f101 -f500f301c9007f00620056003e0065005b004d0049005b007c00a400a700db007f007600 -d800a700a1006e006f00af00f700a1008900960095008200ad008400b50095009300ae00 -96002d0089004000a2009e0093003500420089002e009e0040008a01b4008a003b003c00 -b80042004300280034002f00350088008c00b400ad009e003d01ad018900f700ad00ac00 -b8009100b700a1009300af00b7009600bf00c200be00a700690029002f002c008b004300 -2b005b00300029002b00310017002b002400300032001700320012003100320131003200 -300032012b003201300037003900310030000a002b003200170030003b0032003e002e00 -d500c800c60067006b00b10089008200840090002d008100360035009400820084008100 -8f008d00910044006f00a90067007c00a000bb00a700900095008a0093008b009e008200 -2e0035002e00820034002e004200ae00910082009f00350088004301ae00b100ad00b400 -930040008c0089002b014300a100c200a6006e00bc00af004400350034002f008c009100 -8c00ae00f700b4000700f800430040008a00b4019500f700ad0088002900400018003400 -180140009f008a019f00b500b900a600bb0009007d007f00c300a0009100960195008c01 -820089002b002d008c0090009c009201b900a6006800ce00d30007005e00690033003500 -3a00320133002b013500320040003200400033002b0031002b00410033002b0032003500 -33003c002a003e002b00410035002b0035003a00400033003000240035008900f8002f00 -420030004100bb00c400d300f700960090003600890036008f0084008c00400036008e00 -9000ae0082008c00890082012d00820042002b0090009400910093003600820084008900 -440043002f00820088008b0035008e0095008400820035008200f8009100900092008200 -8a004300910093008900f8008100ae00f700920081009c00cf00a5005600720055004b00 -49005c006400490057014e0055015600550277005c005b00e500f100f500f300f502f100 -f300a900ab0062005500540062004d0055004d005600570049003e006000640073005a00 -66005e0056005b00c8000700b401cc00b90095009300f8003600ad0044008900ae019f00 -40013e00430042008900ad0044003b004000420040003c002b03350093009400b200ad00 -3500400134003500400035003400420088008a00950035003a005e009f00f8008a00ad00 -440091009500cc00c200be00b10041002b002f002800820089002b0053000f003b002900 -310129003100320131000a002b00170032003e0031033200290032002b00320039003b00 -31002a0032002b003200290030003c003b003e002b00d000c200d90066006d00b1009600 -f7008c009200820090003500930036008900840092009b0095009000ae007000ce007f00 -aa00a500c800a700c1009f003a0031003b012b003101240030002200300032006e00a000 -6b013e005e016e009f00b800cf00c100c500b200c100c000be006c00a000c100d900bd00 -6f00c000cc00b8006c006e00b100b700b100b800c100d100c1016e015e0040003c004000 -9f006b005f0040003200390024003b026b0032003b003a003b009300cf007000bd00c500 -70007d00a800a000ad00940089008a009f0093008a004200930040008a0043008c009000 -9600f700a5006a00b800c100c2006500410033002b003b00400032003e0040002a004100 -32013a00400030002b003200290040012a003e002b00300029002a0032013b0029002a00 -290030002a0132000a002b0036008c0028002d002a003500a700be00d300bf00b4009200 -8c01ad00920095008a005e003e00800082008a002f00f80043002e002f002e0016003500 -2b002e003c008900360028002e018900ad009f003500160082012b00160082002e003400 -2b002e00420093009500ac0034009e006b0089009500ae0036008c00b700b50092008400 -9c00cf00a70064006200530050005a00660054004d00590053005c0053005b0062005b00 -540168005b006600e500f100f502f300f501f300a400aa006400570156004e0157014e00 -4c00490164007300370050004b00710064006b0096008100b500b40082002d00f8009600 -ae00b000ad009500840092008c00ad00ae004100420084008e0082004000820088003d00 -88008900f700ae008a0042013d009f003b00870042006b002b002e002f013500f8008c00 -2e008b00160035003a0041002f0095008d008c01b4008e00b900bc00bd00a60069000a00 -36002b008f0089002a005b000f0031000a0032001500290031000a00240031000a003100 -0f000a00300031023b003101120017000a0117003200310012002b000a00310030011200 -10002b00d000c20166006700a5002f002d00820115002b0015002e002b0016002f002d00 -34012d002f007b00b100a5007000a700c1009f018c003b00400035008800b4009500ac00 -3d003501930043004400890093008800f8008b008c008200880095009b00b4008c019200 -95008200f8009b00b900c2007f007700a7009c009200f80091008c00820095008c009200 -84009b0082028c008b008400820095008c02f8008c0082008e00950084008c008b008d00 -82008c0081008c007000a600c800a500a600be0069002b004000420043009f002b033100 -170035004200f800b7000700b1006900ce00d200c6005b003a0032003b00320030013201 -30003b0030003e0032012200100030001000320133000f002a000a003300300137003000 -0a000f00320010002b000a0022003000400082009300280036000d003500af00f700e100 -cc00920043003502430034002b0143009f008a006b004100400031004000ac00b000ae00 -91003e00390031004400ad00a100400034002b00350031003200310042002b002e00f800 -960035003200400024002b01340035002b000a00400041003500410035002f0082008c00 -b400ae00b500d600bd007d006b00a700c600de006e0077007b0064007700640065006e00 -7b00670054005b00a600c600d800ea00f500f301f100f502f200a500a900560062005600 -6200550057005300640053004d005a006000730064006a0066016401a400a100f800b000 -b2008c0035009300a100350031002b0040008a00ad00400031000a000f003b0015002e01 -1600280040003100290043002f002b0131013500400022000a003200350088003d003500 -340018002b0035012c002b0040003e0043008a00ad00f8008a00930036009100cc00d200 -c600a80041002a0035002800810035002a003f000f000a011b000d000a00120017000a00 -300010003200100031000a003201310032003100290031013000320031000a0032000f00 -31010a0032010a0032002b00b900c200d20068006700bc00ae0094008900350034003c00 -35004300350018008700ac0088002b008a017d00d200a500aa007b00bb00940095008400 -82008a00420087002e0016002e0118002e00930088012e00890082002e0084008b002e02 -8700f800b400950082008c0195008c00ad00c800c3006800aa00b7009000840095008201 -9500b4009b008c008200880087002e0087002e018c0082008b002e014300180015002e01 -1600150087008b008c0082009000b400a000bb00a9007000a500b800a000890040003d00 -8c00f800350289003500930035003d0089002d009600a5006500b800c800c60065003600 -3200290033002b003e002b012a0089002b0035002b0035002b01350033002b0033003500 -4000350029002b00290033002b0041003500400035002b003600350032000d002b008200 -ad002b002f002a004100af00b900d600900194003600a10189008b009300ae0082008901 -ae00b1009f0042008c0082002e002f008c0041005e00400089008200ad009f0082002b00 -89004300a100a000930082008c008101a10094006b004000420028002e009f0043009300 -3500a100a00189009300f8009500b400ae00b900d600bd01b100ce00cc00dd007b006400 -bd007e00770056003a00a4005b003f005a0066015b005a00e500f400f301f100f500f300 -f500f300c900a8005400530067007d0066006800540063006d00a001be00a6006600de00 -c100be00a5007d00a0009100f8002f003500ad002e0042004300a1003c00360040008a00 -150034003d0034003d00420089008c008d009b0082018c0088003d008b002e008e008800 -8a008b008c005e0038004000b5009b002e0087018d0093008c00f7008c00430082018c00 -2f002d008c00ad0043002e0089008200c000bc00a80041000a0035002f00820042002900 -3e000d0029002b00300032002b0029002b00400029002b0035002b0035002b002a012b00 -2800350028002b0035012b002900350028002b00280040002800400135012d00d000be00 -c50068006600b100820081008f00810080002d0083002c002d01830080002c002d008200 -84006e00be007d007f01c600a700b100ac00930040003200310017001800310124003100 -240031013b00a10042003100290035003b00350031003b006b00350040003b0040009300 -8a0035004300c1007d007000b300b00040003d009100890034003500400093009f003500 -2b003500340135018c008a00350040003c0040003b0031004200340240003500f800b401 -af007000a800c3007d007b00a900a0008f002d0083008400980084008100840081008f00 -8100840092029b00a0007300a700c800c4006e0081009100890094009100940091009000 -96008f00a1008900b4009100a100910090009300900094009100b7008200f80091009000 -9601af009200af009000af009601cc009200af0036003500280089002b004100a700ce00 -e100cf00cc00b400ae0093004300ae00ad00b700a101b4009300430042003501f8008900 -94004400910044002f003600820035002f00430036006b009300940043002b0035004200 -3500b700f80035009300f800930289002f0036002f00350029009300f700ad008a009f00 -8900b401b500d600be00bd00b100ce01d6007b006300be007d01380030006c0063003300 -4d006600680056005b00e500f101f500f300f501f100f3007d007e005b00530069006d00 -a80032005b006d00a000bf00af00d600a6006900d300f700c100a700bd00bc00f7019100 -9f00ad009300f800af00930042008a00350043002e02820095008c0082038c0093004300 -88008a00ac008a0082008b00880087008200410035008c008f0184022e00820189008a00 -ad0093008200f8019100430093008c009500b901c800bc00bb0065002f0082002c008100 -890091006e00f800f7009100a10036009f01f800a0004300a1008c00a1008c0094009301 -a100f800ad008b00ad009f00b000f801ae008f00930089009f009300a000a100a000ad00 -84000700c600c40066006900b10094008f03810098008f008e008c008000840081012f00 -84007000a700700077007b00a600650044008c002f00360043013d014201310035004000 -5f00a200430093004200430042009300890090009f009e00410042004000350034008700 -2e018900b1007d006d00a900f80084002f0082008c0034002f0042008a004300b4019500 -8c008700ac0082008d0088009500ad008a0142004000f8002e008800820088008c008200 -90008e00ae007000a600be007b006f00bb00a00090008201840081012d0082002d008100 -2d0090008c0091008e00b500f80066007000be00aa0069009100890044009101f8008900 -8c0091008100890091009000f80093018900940089004400360043003600440036002d00 -8200890091008100360144003600820096008f009100f700bf01cc00bf00bc00a600bd00 -c800b100920095019300ad00b7008c0043009f00420093003500ad0043018900f8008c00 -f700900196008c00350042008a00ad008a006b005f00400142005f004000330040004300 -95008c009201910093008c009300b50094004300a00093008a0042008200ad019300f800 -9500b900ce00b100a600a000bf00c200e4007b0065006b006c00630053003e003f006301 -4d0053006d00c401ed00f501f400f300f100f300f500f300700068006600530033003f00 -630049003e007000be00d300c200e6007f006800dd00f700c500a900be00bf00ae004300 -8900a10043004100a100ae0042019e0042008c00f80095009000b4009201420082009400 -8a0032003e00400034002b004000290035002e0087002b002900420084009b00b5009200 -9b008f009500870082018c008a00420040008a0043002e0089009300820090008e008400 -8f00b101a500a000cc03cf009100690091004300890036002b0035018200350036012f00 -4200800035012f0036002f0035002e0043002b012d00430036002d0035002b0035003600 -410035022f009f006a005b0073006600b100af00820081008f01810083002d0081002d00 -16002c0083008100f800b4007000c700a700a800aa00be00a000d6000700ad00a1004000 -3a0031003b00390132001200240122013b0039003b015200a300b8005f0061005e006c00 -5f003e006c00b200b100cc00e000d900bd006e00c0000700d500ce00a100b2005e005f00 -b2006a006e003e005f00a20052001f002200300031003700310039015e02370226003100 -4000b200ce00d700d600a600bd00c800a601be00b100cc00b400f80095008200ad008c00 -ae00ad018c009500b9009c009200cc00b1006d007b007000c400a600b100b200a500b101 -6b00b1006900a101ae00b100a100b100a000a7006b00b1009f00a700a001a5006b00b100 -9f00b2009e00c1006b00a2009f006e00b200a000bc00a5005f00a100b700f700d400d100 -db00a600bd00db00c200d0009f002e00420089008a008c00440035000a008a009e001800 -28002900180031002b0029008a0091008c00910035002b004000430035003f0040003200 -3e003200300040003f005e00a10035008a009300a100690032003a003200340040003100 -320029003a00400035002b0032002a002f0089009200e000c100a900be01c800e3007d00 -6d00bc00a4005b005600380069003f00650053005b006f006a01e500f400f301f100f500 -f3020900c300560054005b006300540053004d005b009400a101d400a6006400db00f700 -a900a500c100af008c009f004200b2009e0042002b0035008800930040004200b4004300 -2f0035008c00b7018a0043009f0042005e006c0042003400400031004300350087004300 -400034002e0084018200f8008c0034013d002e0016002e004300f8002c0034008a008c00 -8a00890129008200ad00b500c000b100a700c000d600b1019f006b003e0063006b026e00 -5f006b005f006b009f016b0243006e00440094006b009400a0009f00a0004400a1004400 -a0009f0094006e00a000a500a000b100a100a500a100a5006d0068007d0064007700a700 -93002f00890093002b00820189008200350134018202a000b1009f00a600be00ce00a100 -dc00d100b8009f006c003b003100170031005f00a2005201310139006c009e005f003100 -170031002b003c0042004100a2009f0193008c00b900d701d400a5006e00b800cc00d000 -d700b10043009401b7009f00930042003d003c002b003c0034008a00b0009f0042013500 -8c009300a1009f003b003c00880093009501b9009b00b100a800c600db00a000aa00c700 -9300b000430028003500280016002c00290015002e011600820092008900f800a600be00 -a9016e009400b400ae01f800ae00a000af00ae01a100ae02f800a1019100b4009400b400 -9600ae00f800ae01f800ae009400b100f80096009100f801a100ae009600b700f700ba00 -b500f701bf007000a701af0090009f009300af00890043003500a1006b00a50043008c00 -8a008c0043009e0042008800430088009500920090008900a000330040009400a500b700 -9f00a100a000a2009e0093004300af0069002b006b003e0033005e003800a70042003c00 -9e0042006b009f00890035009f005f0093009400f800cb00cf00a9007001bd00c800e300 -6e006d00c000a7006a004d0037006b0065003f005b006200770056005c00e300f101f504 -ed00bb007b0054004d003f0063007b00330062007700a500d300bf00ea00a60077000900 -be00a700a600a800b100f800350031003a0140009e013b00400032003b0035003c005e00 -3a003b005e0041002b003b0089003b0032003b00520040014200930043009e006b003a00 -5f008e009c009b00b4008a003c003b003c004000290087002e00820136002b0093004300 -35002f0082004000350088008900a5006d0068007000ce00a900b701a100a7007b00a900 -a400a500a400b100a4016e00b200b000b200b000a300a000a300b000a500a200a000a400 -b000a7009f00b0006e00a200b0009f00a0006b00a001a700a0016b017000a600c3007f00 -6f00b100a100f8009100420028002e00150029002e00350015002800880028002f00f800 -70000900aa00c400c900bc0069004200840082012e008c0082002e008c008b0095008200 -8a002e008d009500b400f80082003d008404910089009c00900184008e0092008400f700 -a0006d00a6008c008f009b008200810092008f00920089009000f8008e00800089008e00 -80018e00b900950084028d002f0081002f0084008e008400830080008400850036006f00 -bc00c000a700be00c8009f0042002b004000b20040004200f800400042003d013500ae00 -f700af00f7007d00a600c100d200bd00650036012f003601350036002f0035002f004200 -2d0089002f00360035002f003600350036002f012c0035012d00350136002f002d012b00 -2d002f0040002d003600820092008f0081002f008900af00be00d600cc00f700a1009300 -f800ae018900ad009f0093009400a1008a00930035012f002d002c008700350089003600 -9400a100a000a1009300b700ad0093009f00440093002b004200b400c100a4016b00a000 -5f005e003e003501360035002900350036003500400043002b008a008900b700cd00e200 -c800be00bb00c100c800de006e006500a7007000660038013e003f0033004d0054006d00 -7b00a600e500f300f500f100f500f100f501f30070006d00640053003f00630066003800 -3e007700be00d300c000e600a8007700c900c800a501bb00bf00b500a1009e003e00a300 -8a0029005f0040002b0040002b018a005e002b0140006b00a1009f00b700ba006b003100 -40008a00b100ac00a100b7008b009300a00093008c00910082002c002f00160015002e01 -350089008c00ad00f7009100ad00b700430093009500b400f8008100b500cc00d200be00 -a7006e00420036002f00900089002b003f0032002b01310029003b002b0329002b002a00 -2b0229002b0035002b002f002b0035002b00320031012b0029002b0231002b0131002b00 -bc00c00009007d006d00af0091002c002d0081002e0182002d0036002f02820028003500 -36007000be00a800a600bd00c500a000cc01ad01ac013400400035003100180334003500 -9f005f003b003400180088003d0088003d00b0009f00d5000700ba01b901d000d300bb00 -6e00be00cc00d000b900cc000700b700d400d100a2009f003b009f0040045f009e003500 -270017003100400024003b005f0052003b009e02b400d500cf00a500c200d200a600c600 -c200a100890082002d0035002f0181012d0128008200890082009600f700a800a600b100 -0900aa003a002b000a0039003000330030000a0110003e0030000a013200300032000a00 -0f003000100030000a0015000d000a0131002a000d0032000d000a010d002a0024003000 -3300350091002d0129003600af00be00d300b4009c018100900089008400820081009200 -84008f00910184009200960092019600840092008200890082008c002d008c00f8008900 -9600910093008100960089009500820041003f006b00f8002f0095002f009100f800b400 -96008f00b4008100920081008200890082018c01b500cc00a70070007b00bc00d100d600 -6d01a7007b005b0068003e003f0065014d0054007b007d00a800e500f500f102f502f300 -d200aa005300380162005b00380054003e006c00a001d300a6006600c900c200be00af00 -bb00a100b4008900820043002e008a0034003500360089008c0082008c00350089009300 -f80089008c009300410042008c0028002e00820089002f0188002f0084008c0084002c00 -89002e0084008d009500810084009b00920096008c009100930089009000820491008c00 -9200b6009c00c000bc00a1006b0029002f002b002f0042002a005b0030010a000f000a00 -120017000a000b0031000b000d0012002b00280012000c002a001700120015000b002900 -0a0132000a0029000d0029000b0017000a032a00a700be00c8007e007300a500f8009000 -95008e008f0283008d0082008100840080009000810044007d00c8007d00bb00be01a100 -d400b100b00040003b0040003b032400170031003d0040015e00520031003b0030003e00 -32004001420034003d0042008800ad00b9000700ce00c1007f006f00a900ce00d000cb00 -b900880087002f00870034008a0135002b0041003e00400035008a008800420134002b00 -1500310042002b0034002b00430042009400b400b5000700a500be00c8006e00a800a900 -6e00a00082003600340089018200890294008c00ae008c002f008c0070006e00b200c500 -a8005e00430029002b002a00350033002b01330041003e0035012b000a00350132002b00 -33002b014300320035002b00310040000a00400010002b00320040002a0039000a003300 -4300a1002f010a003500b100c500de00bf00b6019200f700b400b900b4009500b900f800 -9200890090009600910196009200f702ae01f80092008d00ae00b4009600b50090004400 -8200b400a100b000b700a702b70082018a009c009200900096008200f80093009100f800 -ad0191008c009800b500b600e100be00a900aa00d900db00ce006d006500c200a6007300 -3e003a0069003f00330054006400730056005b00ea00f400f500f400f503f300be00a600 -62004d0065006301330063006600a700ce00f700d300a0006900c400c800b1006e006f00 -a100b4008400900092009b00b4008100b5008c009b0080008f00b90090008f0089013600 -9000f7006e009f009200900092009b00b500b400950092009b008e0095002c0081008d00 -2e00b9009c0092009500b5008e008f00b40189009100890096019b008e009b01b4009500 -9b00b6009200ce00be00a00041000a002b002e00820035002a005a000f003e0035002b01 -29000a003a002a002b003e002b0135013b013e0035002b002f004000350040002b003e00 -400041002a0035002b00290040013b0040002b00c100c800c50068007b00a50081002c00 -81008c0081012c0080012c032d002c00a1007b00be00a8007000bd01a700f80035003d00 -880034008a002e0288008a002e003d0082002e018a012e0042003b009f0043008700ad00 -8a002f008c0082008d00800092008f004400a9007d006800aa006b008900810180008300 -84002d008c00840080008d00840093003e002e0084009500820087008400800182009300 -8b002e01820295008400800089006f00bd00be00a700c400c900bb00a100820090002e00 -1600800016022c0036002e00890092009c000700a4006500ce00c700c3003e0043004000 -350042004400410135002b0036003e002b004300350040002f002b00320041032b003e00 -29002b0040002b0041012b003500330040002b000d00120035002f008900280129003600 -a500c000d300bf00b6009c038c03f8009500ae00b4009200f8009300ae00890082009300 -f8005f009f009300b500ac0095009200ad008e009200a10089015f004300880093004100 -3e008900ad0187008d009c009600930094006b00340042009f003e003a0044008900b600 -8f009b00d500a700b100a500c800c200d2006d01c200bd00770030003e0033003e003200 -3800530068005b006500e500f301f100f502f100ed007b006800640053003f016d003700 -4d006300a000cc01e200af006d00bd00d100d200bc00a600c000cc00b400f80082009f00 -5f004400880043008200f8009100b4009200ad0089009500ae019f004400ad0089004200 -40008c002f008c00f80093009b008e00ac009400ad00b100a0006b009300890082002e00 -8d008200920190009600ad00f8008c00950082009500b500b6009b009800b6009c00d100 -be00700069002a002801890043002a005b00300029002e00310028002900120031002b00 -29000a0028002a002b0033003200310032003100170028002a0031002a003b0032012900 -32002b000a003100390032022900a500c20169006d00af009600920090008c0184002e00 -8000840182008000820080008e0095007000c800a600bb00a900c600a50043002b002900 -180017001500170112001703120015001700120015001701240031000d00150029014300 -40008a00b400b9000700f700d3000900c3007800c500b800cf00f700cc00b700ad003500 -40011801270017003101270017002b001200310017011800290024003100170031002b00 -2800290043008a004400b100a600c400c800a000a600bb00a200f80082002e0087002f00 -820042003d0018002b00430041002f00820090009c00a0006500b100bc00a80054002900 -2a0029000a002a000a0032000a01290032000a002b003100300029002a00320033003002 -2a0030000d002a000a002a000d002a000a002b001000120031000a0032002b0193002800 -350032003600a500bc00c200f7009200840095008c00930035008c003500880082002e00 -880087002e00870142002e002f0034002e002b0131003500340035002e0035002d002f00 -430035002e003500800143002b0135012e0088002e0035004000320029002b002e003501 -2a003000360035012f00cb000800be00a900a700b100bf00c60077006800700068005600 -540033003f0063005b005a0053006d00ab00aa00ea00f301f100f502f100eb00a9007d00 -54004d00330065003e00490038006600a900c800b100e100a6007700a700c100a500a000 -700094009100ae008c00f8003a016b00930034003d0042005f00ae008400820089008d00 -3600890035003f0043008a00840040008c029500930082009500ac00930082006b005f00 -400034002e008d0087008400950182008d0090008c0093008800870088008400f8008b00 -90008d01b400a1007000a1004400290028002c002d00420033005b0010000b0015000a00 -12000b000d0012000a000b000d0028000a000d002a000a0017002b0031000a0029001200 -310010010a002a0015000a002a001000320133000a012a00a900c800d2007b007700b100 -96008c0089002f0018002c00340016002e00160029008b002e0015008e0095007000c500 -a600a900c800c6007b00b200ad008c00430089008a0088003d0088003d008a0087013d00 -88009e008a00ac009300ac00ad028c00ad008b00f80043008c009500b500b900ae00cc00 -be007d007500a600f700cc009200f700b400f8009f0082008c008900ad009300a100ad01 -b7009f00ae004400f7008a009f008b00890093008c0088008c00ae0091019201b400b100 -7b00bd00db00a000be00c600c1000700910034008c00a1002b0032003500180017003500 -43009301f700d000a7006800c600d900c3004d0035003201310032003a000a0032013e00 -30003e003201300032022b00320029003100330030002b0032012b002a02350010002b00 -29002a000a002b003500f8002f00360030003600a500be00db00b1004300890042003500 -42004300a1008a0088004300420040003d008a0042004000420035004300420234005f00 -8a00420135009e0042004000420043009f00430082009200ac0042009300420089003600 -940041005f004000290040003a0040003600930043003500ad0093003a0035009c00ce00 -a7007001c400c100bd006801be007d005c003e00300069005b005a005b00620068005400 -5b00e100f501f400f100f300f501f300c500a80054004d003f0063005b00330053017000 -a900a100d600a9006800a700c800a5007000bd00c100b0003b0016002e00180135008200 -2e002b00320031003400150035008c002e0035002e0036003500ac009500830034002f00 -2e032f0028002f002e0016002b0034018b002e002c0016002c002e002f002e0180008200 -16002e02840035002f012c002e00a100bc00c000ae00410032002e002d00800088003200 -3e000a002a0029000a0031012a003b0031003b002a002e00320035003e00310332002900 -17002b0032013000320029000a002900320031012b0017002b01a900be00c2007d007700 -b10007008900420082004200350034002f002b002e0043008c00a10042008c0092007000 -c8006e009f00a500a6007b0036008200810082008d0082008c002c002e003d0082002e01 -16002e00420035002d002c0080002e00800082018c002e008c009501b400890095009601 -c200a8006300a900af00f7009c0089009600ad01b4002e00820089002900350018002900 -2b00420082002b011801150018032f00a1002b008a009300f80096009f00a600bc00c100 -a000bb00be006e0081008c0035008d002e0043002b0134012e0089008c0082008e009600 -a4007300bd00c800c3003e002f002b002a0035012b0041002f00350036002b0041003600 -2b0035012b0041002d0041002f0036014100350141002f00430036004400360043003500 -8900a00081009100350043002f0043002a002b00a100be00d300ce00b4002f0044004200 -3500440140002b00820028008a00290035003600a0002d009300910082002d0016002e00 -8900350029008b008c0035002b003400420028002f0029002f008100890016002f008200 -9b00900081002c0036002e009500350032002e0082002e0035002b00430089002f008d00 -b900e100c800bb00a700c600c900bd0069006800c200bd006800300038003e012a004d00 -5600680054006500e100f103f501f100f3007c007300640053005b0165004d016200a700 -ce00f700e100aa006700a600c400b100a600a700940042003e0042008c008b0084008200 -8900350041003b0034008b008700350082008000950080008c002e002f008d0080002e00 -9500800095002e00840095008c0092008d008400ad0087002e0084002e008400f8008201 -ac0016002e0080008b0080018b0080008c00890081008f0080008200b400bc00af00a100 -650028012c00810082002f0065002f0036002b0335014300350040002c00350042004300 -35002b003500420040002900420035004300350042003d0043004000350043002f004002 -42003500a700c500c90077007600a700b40092008000830080002c00850083002c008300 -80008100830080008d008e006e00be00a500a600bd00c600a900b1009f00930035001800 -4200ad0035002b0039002b0029002b0018012700400093003c0042012b00410035008a00 -410035003d00180034008900cc01d000d200bd006700bd00cc00d000bf00b10035003400 -29002f004200ad0035005f013c0042018800420043002b001800340040003c0043009f00 -3c008200930043003b0042008901b700a600bb00c1006d00aa00be00930084008c008000 -84008001810082002f0082008001850081008400b500a1007b00bd000900c3007b006b00 -a700a500b100ae00bf00af01f700af00b800a101b100bc00a000af00b100ae00c000af00 -b100f700b100af00b100bc00af00b100ae00b1009400b700b100a100d3009c00af00b100 -b800ae00b700b100a501c400db00f7009b008c009f008200b400940041003d0082008c00 -8900880036008800930043018a00f800950090008801420093018c0089008a0093003d00 -93009f004200350089008c0089008200ad00b400840090008c00890041002e0095008900 -9f0089009f0093008a009f0044009300910082009200cf00a6007d007000a900c500bb00 -6d0073006e007b0062003e004d003f0066003f005a004d007b00bd00c400e500f300f504 -f100f300a6006800640038002a003f005a0037017300c600de00ce00e600c30068007000 -be00bc00a600a90091008c002f0082002e018b002e00340035002b001800ad0095003400 -2b0082009b00b400b500920080008200950082002f002e003d002e0116002e0034008200 -870042002e028c009b00870040004200400035002e0016002e0080008c008b002e028c00 -2f0089008d008000b500b100bf00a1006b00f700cc00f700cc00f70194009200f700f800 -9300a1009100ae00a100b1008900ae009100a100940093008900ae00930043009f003600 -9f0044009300940089008a00820044002f006b004300a000930143003600a500bb00bd00 -78006400a70092008d0086008e01840092008f008e0092019500850083008f0084006f00 -be0070007b00a600a70041002f0035003d0084008001840082008400b0008901ad003d00 -87002e00ad0087002e0182008c0042008b008700930082008b0182008b00950082009000 -a700780076007e00930092002f00f8002f00820042008b008800ac008201420035002e00 -87002e018a008c002e018b002e008200ac00870080018c0043008c002e01440068007d00 -c4007700bd00bc004400860092008f00830092008e008600900084002d00830198009000 -81009200a100630079017d0066006e0069006c009f006b00a0006b006e006c009f006b00 -6e004100a2005f006c006b0069005e006b015f008a006b006e005f006b0041006b004400 -6e0069006e006b004100a0004400360341008c00bc007000a800be00bf00b4008c004200 -88009300a100b100340042003c002b0029003401440041002b00290035012b0034001800 -310029002b00290035002e01350041004300a2008a00b7009300350142008a003c004000 -6b00a3005e002b00b000430041005f003e00400042006c0041005f00c100ce00d000eb00 -c600c400bd00b800d900be0077007300c6007d005b005e0038006e005b0065003e005300 -66005a006500e500f300f501f300f502f300c900aa0053013f0063005a00380049005600 -7000c100a100cf007d0064006f00be00a60070006f00960092009c008c009e0093008c00 -4201f8009300ad00930095002b00350082002f004200f80095002e008b008c0189008200 -950182002e0084008c002f0088002e0080002e0088008a0082002e003100340042008c00 -80002e00160182002e0295008400870088002c008e009600be0070006e00a700f700ae00 -f80194002b006b0043006b015f0041006b006e006b009f006b00440094006b00a0006b00 -9f006b01a2006e0044009f00a2006e00a000a2019400a0006b01a000a300a0026b006900 -6f00680075007800b1008f0086018e0086008400810083008e008f018400860083008600 -90006f00c500a8007f00a6016e00b8003500120027003400180215002b00170315011800 -150217011200130017001200110018001500180017003401b400be007f007500a800b100 -ae0018002901170031001500120031001700120017013400170112001702180017013101 -17003b00170031003b0029003c008a00c8007d00bd00c9007d00a600bc00a00093008900 -820088008c00ad00880182018c002f008c009300b4016b00630070007c00770073006b00 -a2006b00ad00a100b000a2009f00a2009300a700a000a101a2008a009400a4009400a100 -9f03a0009f00a200a000b0009300a1009400a2009f00a200b100a101ae00b700ae01b700 -94006d00a800c100f700b500f8008a009301f8008c003600420035004300420088004300 -9400f801ad00b000930040002b00420088008a004300930088008c012f00930036004000 -3d008c003500430094008a00350088009101930040002b0087008a003500420041003500 -890043002e0042008c00f800b900d700be00a800aa00b100d200bd0068006a00be007d01 -380169005b003f005a006200640056005b00e100f101f400f100f501f301a700a6005a00 -4d00630065007b0038004d007300a900d200f700d600bb007701c400c800bb00c400d200 -ce00f7005f0032003b00420031019f0031004000420031003a00930144003e0031003b00 -3d003b019f0040003b015f0034005f00a2009f003100400134008a00310140019f009300 -a1008a0088004002310018003500400042009f00ac00b0009300f700cc00bc00a8006800 -7000b800ba01f700b700b1006900b000b2009300b2006e00a2006b00a1009f01a0009100 -9f0393009f01a2009300a1008a006b00a000a200b0006b006e004100a1006b006c009f00 -6e006b01a600c400be00670066006b00950082001600280016002e0028002c0028002f00 -82002c002e0016002f0035007b00aa007000a600c400aa007b005e008c00ac009f004300 -35003b009e002e008a0088003d002e028a009e008800820087006b009300890040009e00 -ac00800087018b00870089002d00b500ce007d006800a600b4009b002e00820188008200 -84008700ad004000f80095008d0095002e0087009300ad009300820084008b0082018c00 -89008a003e00ae01a1009500820041007b00c400c6007f00c30070006e00400035004200 -34002b0016001800340016002b002e003d00ad008a009200cd009f007d00c100c900a800 -62002902340029002b01290028002d002b00290035002b00290028002e002b0134002e00 -2801170028001800310029012b000a002800170029002800290028002900810091001600 -2c002e002f00a600be00d30093008401820084008c00820084009500ad008200b4009500 -82009500b400840090008200f700930087002f002e008000950089008c0082002e00ac00 -93008800820093002e02b000950082019500b4008c00ad00400034002c0080002f008c00 -9f00b70089002f00800192009600cc00d500a7007000a800a700c800bd0077006800a500 -7d006300530038003e005b003e00560053006800a800bb00ee00f102f501f30270006d00 -5c005a003f006500660037004d006800be00c800c200e300a70077006400c400a700a600 -a800a000f700890035002e01ad008200880093003c004300340132008c0196008a002e00 -8200ad00a30034002e00340087009e008801a10043004200b0009300ae008c003d018700 -9e00ac00b000890043008b00950042008a00b80035002e00ac0087003d008a0082009300 -2e008d009200bf00be00a8004100350043002d008100890035003f00290128002b001500 -28000d002800290215002b0029013200170031010a0028001200290031003b0017003200 -12000a000d000a0032000a0029000a0031002a00a900c500be006d007d00a700f7008900 -8c0089002e003d002f00800035008400800084003d0036002e0036006700aa00a6037000 -a70090008900430035013b0042003d0088008d0082002e0187004200180042008b003400 -35002f0043005f002b0035002c002e0088002e00840092009000b900d100a8006f00be00 -b400cb0095008d008c0081002f0081002c00350041009300890134018a0034018c002e00 -34002e0095019e0035002b003200420035006b00ac00b900c1007b00bd00be007d00bd00 -aa006b008c0035002b00350142002b002e0035002f00350028008100820090009c009400 -6800a400c800a70053003300100032000a002a0032000a0029000d002b000d0032002a01 -0d0012001700120028000a0029000d002a00170029001200320130002a00100015000a00 -2a010f012b008200f80028002f0015003600bb00c200de00bf00ae0095018d0089002e00 -8400950082002e00820080002e002f0095008d008c0184002f002d0082002f0181008900 -2d00820084012f00810082002e008c0081012e008d0084002e00ad005f00420036003400 -2e0089008200800082048000820092009c01d700bc00a500bb00c100c800a50076006800 -a9007b00650066003800630054014d0056006d00aa00bb00e900f400f301f502f301c900 -7f00570054003f005b0153004d00540079006e0094000700a00076007700be007d01bd00 -b100b400b9002e002c0015002f0082002e0042003400160215002f018c00ae002e001600 -36002b00160015001800150018002e0035008a002e001500180040002900150016011800 -34002b00180082002e008c00430028002b008a001800160080008200150135008201b500 -b900d300c000a5006e002900340015002e0035000a003e000f000c0011000c0111001200 -0a000c00170012001700120032000a0130000f000a0110000b002b000a0024000a000f00 -0a000f000d000f000a000f00320017000a003300a400b800be0068006300a00096008100 -2c0116002c0180002c00800016002c0016002c0080008e007000c800be00bd00c400c900 -d900e100cf0041009f00b00040004200340017009e008c0043002b005f00170029001800 -1700290017003b005f0040002b009300ac00ba0040004200f700cf00cc00ce00cf00ce00 -a7006d00be00ba00d400b700ba00ce00bf004300ae00b900ae00ad002b00420043003400 -2b00400034023c006b003400880042029f0042009500b100a100ad00cf00d400a600bd00 -d8007000c800ce00f8009601910089008c0082008800950089008c00b400820092008d00 -9000cc00a4006500a800d800bd003e006b0041004300400041003e004100400189004100 -35005f003b0040003501400035006b0035005f00410040002b0035002a0035003e004100 -4000430040003500410030000a00330082012d0028002b002f00bb00bc00d300af009000 -9500b500830084008f0183008f00820180008400f8018300920186009c00920081008e00 -b60081008f029b008e00950092008f0098009c0083009c0086008e008400810082004100 -8c00900095008000b900920084008c008d008e0181008400b900b500b4009600ce00bb00 -a6007000a901700064007300c700a9007b005a003700790065005e005c0073007f005400 -5b00e100f502f300f500f400f300f200bd007d00560053005b0054005b00380054005b00 -7900c700bf00d600aa0075006d00bf00be00a500a7009400b40095008c0088008b008c01 -82008c002f008e01ac0042008800f8003500820035008d0182008d0082008d00f8002f00 -ad008a018d008e002c002e008200ad00b40082003d00ad00f8008e00950081008c008900 -88003d002e003d008c00830081008800820184009b0090009500b101a00069002a002e01 -800036002a005b000a010d00290015002b0029000a0117001500290017002b0040003100 -2b003e003100290035012b005e003b0031002b002900320035003e015200400032004000 -3500b100c000c8006701a1009000f8008900810080008c008e018c008900810084002f00 -95008c0082006e00c7006d007b00a800a600690091004400430036008800820084002c00 -820087018800f800a20088002e013d008700ad0088009e002e0087008c0084002e008200 -2d0082009400810082008c00b7006b006a006e009300890082014300890082008c002f00 -84002f0081008700ac008c01340082002e003d0193008201890087002e002d008c008100 -89018200890091006f007f007b006500a700b70089008f00920090002c0083008e028f00 -83009b0081008f008600b5009b00a4006d00a900c500aa005a002b0033002b013b004000 -29002b0015002f0029012b02290131002b002a002b0232002b0132002b00290033002a01 -2b0035002b002a0032002a0028008c002d012b002f00a500bc00d900cc00cd01b5029200 -8f009b0082003500430089008c0035002f0082009500840092008c00b4008d008c009101 -890243002e0082008c009200b4008c0082008100800082008c00ad008900a10082008900 -95008c009000f800360082002f0082018c0193009500ad00f700de00c400b100a500be00 -c6007d006d006600a40070005b0038013e005b0033004d00560067007b00a600e500f500 -f400f500f100f300f501ed0070007700760053005a003f00660038016e00be00d900c000 -e100bb0064006900af00a7009400a000bc00f701f800ad008000820088002e00f8008800 -8c00ae009300a1008c00a1006e0042008900f700870088008b0082008c00b700f8009300 -89003600820184002e008c00f800930082008d00b40091009500ac0088002e0035003d00 -87002e01810084018d0195008d00f700b400b500c000bc00a0005f002b00350028002d00 -2f002a0054000f002a000d000a00150029002a010a001700280015000a00350029003100 -29042b013200350017003100290128002a013a002b000a002b002900b100c800d2006d00 -7300a50096009200840082008300840085008e008d00900084002d018400920090007000 -c5006800a800bd016e00bf004100930042002e0035009100350134018900820035012800 -2e0035002e002f0035012e012f00420082002e002b008900f800b401d000ce0070006800 -a900b400d0009600920091004300340082002f0082002f002e00340082002f0082002b00 -2f002e0243002f00890082002e003d008c012f00820096008c009b00b500a600c300c500 -7b00be00bc0091009200ae0093008c01f80093009e00430089009500f80092019500ad00 -70006500bc00c800a8004d00330030002a00310030003800100033000a00150012003200 -0a002b010a00100030002b000a002b0010000a00320029000d000a002a00100030001000 -2a00120029002a003200300040003500f8002f01320082009600be00d200f70098009200 -89018c00840096009200f800430035009300360043008900a10042008200ae0093002f00 -8c00b700ad00b800930040009400440043002d002f0082008a018c0081008400f8004001 -430035002e01930089008c00ac00440082008900f70096002d00f800ae0092009500b500 -d300a7009600ad00be00c6007d0066006400a0006d005b00540049005a0053005b004d00 -53007d00c300c600e500f400f502f300f501eb00be007d0056004d003800650053004d01 -3f007b00be00a000d600a60073006800bd00be00a100a700ae0089014300950084004200 -930036002e0035008a003600890188002f004300410043005f0034002e018c0093006b00 -8a0089008c00420034008a00880082008d008000880095008d004400ad008c002e008200 -8d0080008c008b0082002e00840085008600840095008400800084019000c000b1007000 -690029002b0028002f0042000a0053000f000d010a010d010a010f000d0011000b002900 -0a040b000d000b0012000f002a0030012a000a0130000a0030020a001000b100c800d300 -6d006600a500b4009c009200ad009000950082002c002e0042008800ae00890095009000 -9c00a500ce00c500be00da00be00440095002f00f8008800820087008b008201f8008201 -2e0089018c002e019500840082008c0080008c0096008900820088003e00820092009500 -84008f00c0006f006400a800960084018e00810035004000ad0082009200f80092008200 -2f008d00840082002c002d00ad008b0182002e00800084002c0082002e0080018c008200 -2c008c006e00bd00d201e400de00ce00cc00a500a4009f013a0032003b003e00a000a300 -a201b7000700d400bd006500d200db00c3005b002b0032013e002a0032002b012a004100 -3200310029002b000a00400041002b0043002b012a002b0032002b013e00330041013300 -4000320035010f0032002a002f00f800350082002b0036009600c100de00cc00cd00d500 -cc00f700b400b500b40007009400ad00ac00f8009100b700f800b4004200ad00ae008a00 -4300a1002f00350043002e00420035008900ae009200b4009f00280035008a00b5019c00 -91002b00f800ae00ad008c0084002f0018002e008200950084009200b6009500b400b500 -b6009200b600cf00bc00a900aa00bd00c6007d0072006d00ce00a7007b00490037006500 -5b0065005a007700780053006600e000f101f501f300f500f301c8007d0053004d005e00 -630064004d0053005c007b00c200b100d3007d007701c400bb00a500a700b700b4009c00 -9200f80082009600f70089008d00ae008800420087008d00800084008a00940034003b00 -b4019b008c0089002b008a00950084018e008200810195008b008800ad008c0091009500 -f8008200b4009b00840090008f0092018d00b602b501b600b900cd00cc00ce00b400a000 -6b000a002b002e0082009f002a003e0030002a00280030000a0029003100320030022b00 -32012a003202290032002b0032010a0032010a0029002a0028002a0032000d002b000a00 -31002b00a700d300db0067006800b800d40094003601350043003500a000a20041003500 -40006b00b000cc00d500a100e100dd00ce00c801b10089002e0182008c008d008b002800 -8200890035002b002900180028002e0088002e0082002f0188008d004200430035003400 -3c002b0043008200ac0095009600d2007f007600aa00f7009300ac008d008c0136003500 -2f018c00f8008c0082018c002f00930189002e02350089008c0095004300b00095018c00 -820089009600a000a600d200c100e000d600b100f700bf00ae0095008c019500b500ae00 -8c0094008c008a0089008e00b600a7006d00be000900be003f008f008901440089019100 -8200440081009100810089008c00890090008f01810091008f0091008f008c008f018900 -90018900900189008f009000ae009200af009100f8002b008900410044009600c000d300 -ae0083008e00950184009c0092009001920082012f008900b7008c008900910089009f00 -9300a10044009f0043003c00820089008c0096009200900082012f00430082009000f800 -9600910081002d00ad0092008f008c002b0082009200350081009500800084008c008200 -8c008f009c00cf00b100a8007d00d900d300a50074006900b200a9006600380049006500 -3f003e004d00540063015b00e100f503f300f500f100f2007b007700760054003f017700 -38005b006600b300ce00bf00e100bd0073007700d800be00a500a600b100f700b4009600 -f8004400960089008a0043008c0129003d0095009000f80089008c008d008c0095008c00 -8900430082002e002f0092009b008d01820084003d001800870040009300f8008d008200 -ad0042008200840092008200840095018d00b400820095008c00840182018f00f700bf00 -70004400350033002c008200360035005e00930044002c0089002e0082002f0036004300 -2d004300360089002f008900820089008c002f0082002f00f8008200910089008a008900 -8f00f8008f0096008900ad00f800900092008900a700c500be0067006400a700ae009100 -f8008c00ae018c00b400f80093008200890082019c009600a000c102c800a7006e008c00 -89009500920096008e0182018c00820043002f003d0089008c00ad008c01b400f8002f00 -2e008c008900910082008c00920081008400ad00b4008900b1007d007600a800f7009100 -92008f00f80081008f008200ad008400810084002d00840096009200820189008f008400 -82008d00920082009500830084008d00900084028f0082006e00be00c200c100ce00c200 -a1009c008f002d0080018100820095009001f7009000890090009b00b500a0006d00be01 -a6003f0081048f018108830081018f00810183038f00830081018f008600810083008f00 -cb01cc00cf00d600d300d600d300c200b400c100db00c000b6009c00f701b500b900cb00 -b400b5009c0090009500b902f70091008c009300ae004100430035009100360043004200 -94004300b40090009100f700b402bf00ae009300ae00f700ae00b7004200430044009f00 -94008200a10040002f0089009500b400af00a100ae00cc00b600cf00f700be00a500c801 -a500640073005f003f005a0049003a003f0066005400380053007b00d9000900e500f102 -f300f501f100f300a9007d0062004d003f00630053004d003e005b00a900b300a500df00 -a80066006800c900d300a700c400b100b50090008c0084008d00820089008a002a004300 -ad002f008900ae00910042008c01b90195008c009200ae00ad009b009500ad0095018800 -8a008c008900360082028c009100ac008c0093008200b500b400b70092008e009b009c00 -b500b901b50095008c00b4009c00b600ce00be007000b1000700ce00f7000700ce000700 -a100cb00f8002c0081002c002d002c012d002c022d002c002d00160080002d0016002c01 -81002c0081002c002d002c0181002c0283002c0081002d016900a900a6006d006300b100 -0700cc00f70043009f009400f800ad008a009300ad00b400b900cc00cd00d000a900de00 -e300c800db00d900a500b500b600b500950089008e009b018d0082008000820091009500 -8f0084008c0192009b0092018e00b4008c009200b400b500b6009b00b601cc00b500ce00 -a6006400a800f7009c00ca009c019b009c00b500f8008c009b018d009b00b4009b009200 -8c008f009000b5008d019b00840098008f009b00b6008e008d009b01b600b500a500c500 -c800d400de01ce00d700cc010700ba0094019300ae00f8008c0093008900ae00cc00d500 -a8007d00b100c600a8006e009600b400f80096009c009b009c019200b4019600b4009600 -b400900096009c00b400b500b40096019c0092009c00b5009c00b4009c00b5009200cc00 -b4009c00b6009a00cc00f401f500f300f100e100af01c800bf0092009c0096009201b400 -810082008100920084008f0084008c009500f7008a008d00ae008900f8028c00b400f800 -ad00cc00a1008c00820093012f008f0090009501f8019f00f800b7008900f800ad00f700 -b400f80093008900f80090008500b6019600b5009c00cb00d500b800a600a500c900d200 -a60066007700c100a60066004d00380069005a005300540077016a006500e100f101f400 -f500f300f501f300d300bd0054004d0033005b0053003e003800540069006d006b00c100 -7b0073006800a900a700a5006d00a100b600b5009b0095009c009200f80040008a004300 -8a0093008c00360042009300ad00a100890095002f004300b500960092008c0035018201 -36009f018c00a10035008200950089018800890082009300820181028f0180008c008400 -8e002d0091008f019200b100be00a500c200e900eb00f600ec00f100e50094009b00f800 -8900910084009100b4009000af009000f8009100af00ae00a100f8008c00ae00f800b400 -9500ae01b700ae00b700ae009100b401ae00f701b700cc00f700a1006f00bd00bb006900 -6300a500cc00f7006b005f004000a20093009e019f008c00f701ae00b600f700a600c700 -ce00c101be006b00f8008c009300880034008b0095002f008d008a008b00ad0043008d00 -95008d003500940082008400f8008c002e00930088004200f8008b009500840092009800 -90009600c00070006800a600ad008f00860092009000840082008b0088008a00ac012e00 -8400ac00840189008c00ae008c0088008b008d0088008d0081008400900082002e008200 -800082008400f800be00c800ce00dc00d100a10092009c00840081008f002d0082002f00 -80002c0095008100900082008400f800a6007b00b100a900bd00b100cf00b700a100a200 -b001ad00b000ad00b001b800b005ad00b0019f01b0009f009300b000b700ba00cc00bf00 -b700f7000701d000cb00d700f400f000f100f300f100e100bf01de00ce00cc00b600cb00 -98009200b40095009b00920084008d00b5009b0095019300ad00b401ae00920089009100 -8100b40189008d0082009500b400f80089009500b4018c029500ad00f800910096009b00 -ac009100b4008c0092009b0095009b008e009b00cb00b600b5009c00b600d400be00bb00 -a500c300c5006f006a006800b100a60067003800490069005b0030005600630068005400 -5b00e300f500f301f100f300f501f300a6007d0075005600650170003800530062007b00 -be00a500cf00a6007601c400c2007000a600b100cd00b900cb00b600cb008f008e00f700 -8900f800ad01b400b700f8008900af004400f800b40095008a00f8009601f8008800f800 -9500b400930091008900f8008c00f8008900f8008c009b00b600b50095002e008e008400 -9b00b6009c0092008f009b00b6019b008c009500cd00b600cc00ce00be00a500ce00ec00 -f500f300f400f500e300a500cd00d000cf00f7003500a100b100c100b20040003b043100 -3c0039003b0131003e003900310039003b01310127003b01390031003500f700cf00bd00 -a600be006d006800a600af00890036002f002e002f008100800082018d008c008200b500 -cd00cc00a600d100d200a900be00c5007000b7003600400018003c00350043002b001800 -1702130017011800170031002700170027008800420017011300270018002b0088008a00 -9f00ba00b100d300bd006900be00c100f700b2009f0043013a0031001300240017003100 -a2005f00170231013200130117002600240017015f00a1006b003a003e009f00b200ce00 -a500be00c100b800d400d100b00098009d008e019b009c0092008e009c00960092008e00 -9b009800b600b4007000a600b100d200be00d300e600e100be00610037001f0025011f00 -470025002300250021002500230125002100250047001f00230025002300250023003700 -39005f00a700d900e000e200ea00eb00f100e200f500f101f300f400e100b400b100ce00 -bf00b400cd00f700820095012e002f0088002e018c002f0088008c00ad00420188009f00 -ad002b005f0034005f0042003c002e0016002e002f00430034003d004300930089009300 -34002e002f00880035003400180027002b0088002e052b00ae01b401cd00d500bc007d00 -a6007b00bd007000660064006d00670053004d013f0054003f005a0053006f00c200c800 -ea00f400f500ee00f503f200a60068006400530033013f0038004d006300a600a900bc00 -d300c30076006400bd00a1006e00a0009400b10042009c00cb0090008b00950088009300 -f70093006b00b00041004200f800b0003500ad008a0088005f00b00093006b00ad004200 -ad00890035003d0187008a009f00420043009e008800b500b00088008a009e00ac008b00 -8c018d008202890080008d009e002f0095008c009000bf00be00a500ce00d700f000f500 -f300f100e600a500f300eb00e100d600d300c1006e003e00220020001d001e0023021f01 -20001f001d0023001d011f0023001d022000230037003b005f00b800d600ea00e300be00 -c400bc007b006d00a500f800f7009600910082008c00f8008c0094008c00950089008c00 -95008f01a600c100ce00c600c801a100b100910089004200350093014100340018003c00 -310034023d0035013b0040003c0082002e0042013d00340042004400ad0034003d008901 -ce00a6006d00aa00ae008900430035002e00950093002f002e00420189002e0187004300 -35003d00340042002e0242012e002f0089018c002f009300f80089009600a600c400c800 -c200d101a100980081009b0086008f01810084008f0090008f0081018500980092007000 -aa00be00c500be00ce00ec00f600ef00e500d200a2005f003100250122001c0022003700 -3000370025001b00370022022600370022003700220031003b005f009400cc00d000e700 -ef00ec00f600e200f100eb00ec00f400f500e100b400bf00e100ce00b700f80043003500 -2b0082006b003e002b004100290034004100290018002b003100290035002b0035003e00 -3100400131002b0035002b0042009300350040003400350028002e003500290043014000 -0a00350043002b0743004400430094008c009000b900e000ce00aa00a700be00bd007000 -7b007300a8007d00720056004d005e0067014d005b0079006e00a400e200f500f100f300 -f502f100eb00de00be0062005400670054013f004d0062006f00a0009400c1007d007300 -6d007000a500a900b100bf00cf009100f700ae0082003400180017001501170031001700 -12001801150128003400150034002b0029002b00290015012b0043001500180015011700 -2b00170012002901170012013100150012001701150029002b000d002b00930034003100 -35008801f700d300c8009400ce00e900f100f400f300f100ea00ae00ec00f400e900e100 -d600c1006b005e00310022001f0021011c0022011b002200370022002400250024001c00 -1f0021002500220039008a00b800d700e900eb00e801e300bd00c800c200a6007b00a000 -b600910096008900950193008200360082008100b4009500b900cd000700a400dc00de00 -bd00aa00a400a100960092019c0096009c009200b50092028c0192009000920296009000 -9200960092019c00f7009c01b900b4009200b500cc009200c100700067006d00ae009600 -b400960092029b01b500b901b500b600b500f700b401b900b400b500b600b500b4000700 -b500b901f700b900cb00cc01cd00f7006f00aa00a900be00d100b800a500920096008c00 -8f0090009200820290008c00820081009b009c00cc0070007b00a700c500bf00f700cb04 -ca00cc00b900f801b100ae00f801b400a1009500f8009600af009600ae009500f8009600 -9100f800b500cc00b600cb009d00cb00b601cd009d00b900cf00cc00b500ce00c1016e00 -a000c100a100ae0291009600b4009100a100b40096019500cc00f700f800ae009100ae00 -bf009600f701ae00b400f701b400b500f701b401af00b4019c00b500b400ae00cc00b400 -f700a100f700b600f700bf00b1009600af009600f702af00b100af00b5009c00cb00d400 -c1007000a500a900a60077006a01a7007b006400380169003f0033005c0073007f006200 -5a00e300f100f502f300f500f100eb00b3007b00620053003f005b0070003f005a006200 -a600c800b100db00a600680066007d00aa007d00a600a100f80092008c01820089002f00 -2e0042002e008800420088002f008c00f8003600420089008d004201890043008c008200 -9100a10089019300f8008c0088009f009100360088009f009301910043008a0042008900 -f800820036008a00ad00430093008c008200930089008c019600b1019400b100c101c000 -d000ce00c1006b00cb00d000cd01cb00b900cc00b900cc00f800ad008c00ad00ae008c00 -ad01f801ae008c00ad01b000ae00b400ac00f800b500b600cd00b600d000b900cd00d000 -f700a600bd00be007c0077006d00b70093013d00420040005f012b0042008a013d004000 -9e005f0079006100a30079017c007b009f009e00b000a10093009f00a1009f02a2029f00 -a000a5006e00a0009f00a000a200a000a2009f00a0006e009f00a000a200a0016c00a200 -6e015e00630066006a0169026e006c005f006c006e006b006c00a302a400a3006c00a300 -70006c01a2006e006c00a3006e006c01a3006c0070006e006c0070006800790065005a00 -3e01660028002b002e0035012e00290016002e002f00290035002e008900360040007300 -66006e018c0044009000f7009601af009600af009600af009000af01bf00ae00af00ae00 -9600ae009100b7009600b1009600af01f800b1009600a100ae00b1009100b400f8009600 -b9009c00a100a000b1009400a200a3006c007d00a600d800c400c800d200d100d300d600 -da00c701ce01d400d300c700d101d200c800c702c800ce00dd00c800d100dc01e000d300 -d100d400dd00d200d100dc00d301dc00c800d100dd00d401dc00d100c200c800d200d100 -be00c800dd00d400c800a900c800d901c700cf00dd00bd00c400a900a600bd007e006800 -6500be00aa0068003f005a0165003800550054006f00c300b300e200f100f400f501f300 -f101f300a8006400560053003f0169004d0038007700a900c100c000e100b10073006400 -7d007f00c300bd00cc000701cc00cf00cd000700d001bf00f700d500cc00d000cc00d001 -0700d501cc00ce00cf000800cf00d5010700d600d500d700d400d600d000d600d400ce00 -d600d500d6000700d600ce01d300ce00d400d100d400cf00d100d400d100ce00d501d600 -d301ce00c2000900bb007b007000a400a9007000ad00a3007c006800f700b100a100b100 -af00a100b100af00bf00a100b700f801af00ae00a100ae00a100f800b1009400a1009f00 -a700a1024400af00f8009f009400a201b100ad006b0073007e007c007500640073005202 -51004f00510060005102520151005a0051004f005c004f0051005c004d005a0073004f00 -510352005105600051015a0060005a0060005a0151015a00600179026a0079017a007900 -66005600720059005d0060017a006000790160007900730061007a016a007a006a007900 -660179007a01610079007a01790073007a0060007a006600790073007c0074005d005c00 -5d0060005c00590079006000500066005c0079006000610060005e006000660060006600 -6a0060007400570066005a00520073005e005c005b016600650066025a00660063016600 -6300660062005b026300540063005c0062005c0064015a0064005b005c00410065005a00 -52005a005b005e0160015e0051005c0073005e005b005e003e0052005e023a0061006600 -5f0061005e003e00610052005e005a005e00a2006c00a400a3016e00b200a200b001a900 -a200b001a300b200a200b200a200b200a1009f00a101a202aa00a400a900a300a6007000 -a100b10070006a00a200a500a7006c00c100a700a60070016e00690067016800db00a600 -7e0078007f00c4006900560159007300c300bd00ea00f500f400f300f501f100f500f300 -d200aa00620054003e0066003f015b01a900c000ae00e500b1006800730078007e007c00 -a800a400b302aa00a300a800a400b3007c007b00a401a301aa00b300a301a4017900a302 -79016c00a3026c00a3006c006101790061037900600052005e0061005100600051006100 -600061005101520051005a01520051005a004f00600050005a004f005a003a0149004d00 -64003a004d005c0062015c0164005a0073005e005a0164005a005b0056005c0050007300 -56005c00630053005c0056005c0064005a0050005c00640056004d0062005e0055005700 -4b00470059004d00490047002000470220015000470123002000470049004c0047005000 -4900200047014c005d0047011f00470037001f01230447022300200147001f0023001f00 -470023031f0123001f0023001f014701500055002000230047001f0237001f0047023700 -47011f002300470149001f014700230047021f00470020004701230047001f0037005900 -4c0047004f001f01590047004c00470223001f0147011f0020001f035700490050004c00 -4a0057005000720055005701500071004d005c0050007100550064007200640059005c00 -73005600720064005b0056004e0059017100640055007200570055005c014b0047004c00 -490047014c0147004901570047011f00230120001f001a001f0150001f0123001f024702 -52003a003e003a0051005e0052003b0052003b0037005a003b0151003a005e016c02a200 -b202a300a4007b00be00a900b800a900be00da00d100c800c700dd01e400da00e500d600 -c800b100a700be00a70070006700c300de006e005601a800c9006d00500055004b007300 -63005b00e500f501f300f501f100f500f300c1006f00540062004d005b00be00bb006f00 -68006e00dd00d000e600be007d006300720055004d00490050003e0051015c004d005000 -51005a0055004d00470320001f0047001f0147011f014700200323001f011d001e004600 -1d002000470020021d0020014c00230020021d00470004001e00460004001e0046002000 -1a00470048001e0048004c01200037004c00200047004c005d0047004c004e0071005702 -72004d00560054005600550074005500560071005d004a005c0072005c00780072017500 -5800710049004e005902550056005c0055004b004c00470057004b0047001d0020014700 -20011d004c00470020001d001e0020004700480020005c004c001d004c00470049005500 -470020011f00200147002000460120024600200146002000470120004700460020004601 -20004c00200046004701200047004c01580057004700200047041f002000470037004701 -200147002000470120004700200047034c0047004c0046001f0020014c00470059004900 -470050004701550050004c0050024c005000490055004c01500251004f00590055005800 -4e0057005900550066005a00590057005800560057005600500056005500710057006400 -57005c0064005900560072005c0059005701710064015901570072005c0055004e004c00 -470055005000370050004900470055004900710047073700470050004701460048004703 -4c00490047004c00470049004c0147014901500047004c00490050004700500149005500 -51003a00390051005a003a005a007b007900a300a8006c00a3026c00a400a3017c006c00 -a2007c006e007d00bd00c60070006d007b00d30070006a006f00bb00be007b005c005601 -6900a0007000e200f100f500f300f500f300f100f500f300a6006300540055016600c900 -b1005b0064003e00e100d000ee00e300db00770063016400620073006a00600079007800 -5d0066006a017300740050005a005c0049005c0050005a01600049004b00600051006001 -5c016000510060004f004701200047004f0047004c001f011d004700230047001f002300 -200249001d00470048002000460047001f014c004700200047004a004b00470049004b00 -490047004800720047014b0055005d00570059007100570064005c005900570072005700 -59024d00560064005c0072005800590071004b0059005700580059007100590055006400 -72007100570055004c005d004b0050004c0047004c0047004c0120004c00470046004800 -4c0049004c004e004c0055004b0020004c00550049005c004c00470046004c0247015000 -4c0148004c01470048004c0250004c014700500047004c0248004a004c0250004c015700 -5500470050014c01490150004f004c00500049004c00470020004c004b004a004b004700 -4c004a004c00490050004b0050004c0150004c0047004c01480071004b004e014c004900 -5c004c0149004b005700500049014b004c004e0055004b0055004f0047005d0055005000 -55005700590055005c005000720059015701710057006600550072005600730056006400 -750057005c005d0064005700590171007200560059015c024b004e004c00550149004d00 -4c00550049005501590049004d00490047004a014c00490150004b004c004b004c005000 -4b004c0048004c00490047004b0058004e0050004d0049004c00490050004a004f014700 -4901470249004b0048001f0037004700500049004700490147004d013700380037014d00 -3700380050003800300056016300c601a0006e006f00b10070006e00a60041006e006d00 -7b00380053006900b300c500e200f300f502f300f100f500f300c5007b00640078005d00 -7800c600bd007f007800a400dd00d300f200dd00db007b00a400bc007700640056004900 -5500500255004f01490055004f00500055004b004c004b0055004d004901550050003700 -49024d00490047004c0147004c0146004a004c004b00500147004c0048004c0247004800 -4f005000470048004e0047004c0047014c0049014f005000580055004c0055004b004900 -47004b0072004b004e004b00590058005702560064005c00570071007200570059025d00 -57005600640059005700710057004e004b014e005800720059004b007100720057015500 -4c0072004e00470048004c004e014b004c0047004e0047004c0147004b004c004e004a00 -580055004c0250005c005000470046004a004f0047004c0047014c0148004c0047014a00 -47004c0147004c004a00470049014c004e00460048004c00470050004c01500158004b00 -48004c0050014c0147004c00490050014f004c004b0047014e004a00500047004c014702 -50004c0147004c0148004500460049007100550047004e0047004900550047004c004800 -4a004c004700490047004c0047004a00580055004b0047015d0050014b00490057004700 -64004b005901550057004b0059004b0064004d005701640055005c00750055005c005700 -71005502590055005701550057004d005c004e01490047004a0047004c00460047014c00 -4900720047014c0047004c024700490247004c0049004b0049004d0049024a004b005700 -550058004d004900470049004f004c00500049004d005000550050004d00500155004900 -50004d0050014d0255004d005c0073007c016a00730066007c007901c4007b01d800c400 -bb00bc0094006d006800c200a7007d003e004d0069005b003f0053006300680053006600 -e100f100f500f100f501f100f500f300d300c300620054005b0165005b00630066006e00 -af00a100d600bc00d2007d007b00a700660062003e003700380037004d0049004d004701 -38004900470137004d00370149001f00470049005000490047051f0149001f0137001f00 -4c0155004e0147004c014703480020004800470046004e0047001d0047011f004f004700 -200047004e014700490047011f0047005d0047004800500058004e005501570056005500 -5c00550057005c005d0055007100590057005900550057007100570071014b005d004b01 -590055014b0064007200570059004a004c0059004a0047001e0020004a014e0047002000 -4c0046002001470146004c0020004a011e004c0047004900590047004c00480046004704 -20004c0246004c0047005000470049004c0047004c0047014900470020004c001f004706 -5500470049004701490047021f0047004d0037014c004702490047011f0047001f004700 -4c001f0047001f00470220004c0047004f00490057004b00200050002000470055004c01 -20004c0047001f00470148004600200049004c0120001d00570055005000550050005600 -5d0064015900710072006601730164006200560059006400560059007200570156015000 -49005000570059005701490057005500590055004b0047001f0050001f0047001f005000 -1f004c00470050004c016002500060016a005c005d00500060005c005d0060005a007a00 -50005c004e005d0072015c0074005c00600074025c0074005c0079007c00a8007c01a400 -7c00a800aa007c00a800aa01ab02aa00ab02b300be00ab02c700c500da00c500c400dd00 -c900a601700068007700ce00bc006f0033004d003e0065003f0054006200630062006600 -e100f100f500f100f500f300f100f500f200a600680076005a003e006500680037005300 -63007000bf01e500be00d200a80077007f00c3000900d900da000900d900aa00ab01b301 -c400aa00c500b301aa00ab00c500a8006a007a0060005c01510050006000500160005000 -5c0160005c00510060004c014b0055014c004f004c004f00470146012000480020004600 -4c002300200223004c004700200047004e004c001f004f00200045002000470074004701 -49004e005900500056005700560057005600570056007200570259005800710072005d00 -720059007100570158014e0057005c005d005700640056005501490047004b0050004700 -1d00200048004a004c0047001f004c014b00490047004f004c0250004c001f0047002000 -4a004e004c002001470146001e00460247004c00200047005003740050005c0060014c00 -6000500060005000600050005c0060005c005d0055005d025c0050005c00500060035d00 -5c007400510060005000600050005d0050005c005002490051004f004c004f0050024c02 -5000490072005700470050004701570047004c004f0049004c0050005d004b004c004800 -4c0050014c00470149004700570272004e00740056007300570072005c00660073006600 -7200740077007600640071017500570056005c005900500074005d005900720059005c00 -50005900570059004b0053007c005a00730049011f005c0038005a007c005c0050004d00 -49014d00490238004900550038004d003700490055005001490047004f00500055004d01 -490237004d0049014d00380066005e005a0251005a0066005a003e00520051003e015100 -5e003a005e005a01510149004d005a003a003e013a005a0051005a0064007b0070006900 -6b00c100a6007700730064007e007300670068007d01c300d800eb00f100f301f500f300 -f100f500f200a60077006400490030003f0138015b00bd00c700bf00e100c000dd00c800 -65006400730061026a0060025e0061005e006500600052005e015a005c005e003a004900 -470020004f00470046004a00470020004c00470148004c0147044b01500047004c004701 -50004b004700460020004c0047014c00200147011f004f00470020004c004b0079004700 -3700600020004700600074005a0073005c004e0057005000640057005600590064005600 -7300640059005600490057004c00550157006400500057014b004e00550049005c005500 -5c007300590064005600720055004700490055004c00470046004e004b00550049014e00 -4b01570055004b0046004b004c014e004c025d00500046004c0046004c02460020004700 -4c00470050004c0050004b004c00470055004701490047004c0047004c0447004c014701 -500158004a004c004e00500047014c0455004c014e0048004a0050004700490150004a00 -490050004c0050004c00500049014f004700460047005000590057004a0050014c005500 -4c01490055004b00550059005501500049005d004b0250004b005000570055004b005700 -4b005c004d0073005d0064005700550059005701580055005c00710057005c0075005700 -5b005c0150007f0057015c00720059004b005701560050006600aa005e007a004c005000 -4f0066004d006100ab00530050004d00490155005c00500049005b0049005c005a003e00 -5a004d005c0055005c0051005a0155005c0450005a025b004d005c004d005c005a005100 -5a015b003f005a005e003e005a005e035a005e00660051005e0266003e0065005e026500 -5e006a007c00a600a0006e0094005f005b005601550156017f00c600a80068006600d700 -ee00f300f400f501f100f500f300db007d0068006600620064006d00660073007700a900 -c700f7000800b900d400d300680072004b0047004900470050004c0050004b004d001f00 -470049004d0049004a004c0050004c0047004c0020004c0047004f0047004f0050004701 -4c0047004c0047004c004f0047004c0047004c0037005000550147004900470037004d00 -570049004700370047024e004c0047004c01470049004c00470055005700ab0049017c00 -4f004c0061007e007c00c4006600720056005c007e005600760059005d005c007c006400 -55005c0155004c005c005700590076005c005700500048005800590050005c0059007800 -73007201560057004b0049004b0055004a004c0046004e024b004c004b004e0258004a01 -4e0047004e014c004a0047004c00490137031f0047001f0047001f004901470049005500 -4700490150004900370049011f004d014f0049024d0037004f004d0049015c0037003801 -4d00380037003a0037013a004d004900500037004c004900380049004f0051004d005000 -49005a004d00500051005a004d0051005a003e013a005100500057004b004c0050001f01 -50024b0050004e0055014b004a014c004b004c004b0049004b005d005c005b0173007600 -560073004d007400720056004b00490056004d0055004b0050005b005500570056007300 -55004d005c0055004e005c0055005700590057014b004d005500570049005a0051004700 -51004700200047034f004900470055005000490050005c0060026100790261006a007300 -54007300790260005c004d005c01730066005c006a005e006a0166005b0073005b006600 -6a006d007000a700a900c500a900c400d200c8000900c900d200c8000900dc00db00dd00 -d200da00e300e400dd00e500e300dd00ea00e600ea00e600a6006b0044005a015b005300 -4d00550064017f000900a80064006300e100f100f300f500f300f502f300a9006300bd00 -c4006401540056025a003e00cc00f100cf00e100de007d007c006c005f0069006c006a00 -61006a026c0061006c007b00730161006a0079016a00a300610079007c0079006a007400 -7a0160007a0360007a037c0074005c007c0173007a01600074017a00660050004c004b01 -4f0050004c004f005000490050004f014e0050004f0049004f0047004c0047005a005100 -61004d005900550049005a0059004900560155005c006600500155004b004e005c005900 -550059005501490020004e004b00490047005700550053005c007200590074005c006000 -5700720049004800200048004a014c00200050004a00470048004a004c00200047002000 -4c004a004600500047004c0060007a0579007a057e007a047c007a057c007a0279017a03 -7300a400ab00a3007c01ab01a301a4007c007a017c007a00a4017a01a3007a007c01a400 -7c01a3017a00ab00a300a40079006100a3007a0055004c00470046001d01500049004700 -4c00200047005000490050004c00480047004c0148001f00200049005000600079007300 -74015600550057005000660060007400720074015d0074005d0072007400780073007201 -7300720259015702490057005500570050011f00470049004700500047044b0047004b00 -4701490047014c0037001f004900370047004f0156005c00550066004d006a0050005500 -5d00500060005a0060017a005a006a00600173006600730066007301a4006e007900a400 -6e007000a400a900c100a700b101a000ce02c100dc00e000d600d400e000e100d600e100 -e500e100e3007b006e007000be00a701a800a600aa00a600bd00bb00c600be01bb00e500 -f100f300f500f101f501f200a6006700c300a600640153004d00530064004d003e00ce00 -f000ce00e600e100d300ed00eb01e500d600e100e300d300df01e301ea00d300c800bd00 -db00bc00a900a701b200b800b101a200a7006a003e003a0032003300320033005a003200 -330132003a0032004d013a0032003e0030003a0049004d013e0049003700220037005000 -200247001f004701230048004600470120001f0047001f0047011f014900580055004c00 -5500590050007300560055017600500055014a0048005d0072005d00590050005c005000 -47004b004900550047004e004a004d005c0055004b00490050014900550047011d004800 -4702200050004c00470048004e00470023004f0020004c004a0020004700200047001f00 -47002301470037022300470449005000470423001f002300200047004c01230020054700 -230050004700230147011f00470023001d001f00470150003700470023001f0020001f01 -470120004700200046001f00470120002300200023003700230047004c00470120011e00 -4e004c004f004c00200047004c0047004b004c00200047004f004c01470023004c005000 -4c001d004b00500049005c004d0155003a004d0156005a005b0054005b015a005b006500 -5b0053004d005b0055004d007200590058007100570072005d00720055005d004c004f00 -1f0049004c00470020004c0047004c0147005000470049001f0047001f004c0047022000 -470049001f004c00470049015000370049002200470049004c0047002300490037004701 -1f0037001f004f0047001f0047001f0049004d001c0049004c0037003a005e0051006000 -6100600061016a0061006c0061006c005f046c015f0260006300a600bb00e300c800bc00 -c600d800c600a700d200c200be00dd00f300ed00f401f300f600f101f501f200c900a600 -be00c600bd00a600a400a602a700a0000700f100cf00e200e500d300f300f501f300d600 -de00df00de00d200db00d900db00d900de00bd00aa00c500d800c501c400c501be00c700 -c500c700aa00b300b200aa01a900b3007c00a400b300a400b300ab00a4007c0074007c00 -a4007c007900600050005d006003610051004d004700200047024c004d0047004c004700 -4c0047014c0047014c0047004c0047004f004e004b0048005500560049005b0166015b01 -660074005c00660272005c0166006a0060005d0059005c00600051015000720057004b01 -4c0047004c004b004700460047004c024f0048004e004c004a0048004b004c0020004800 -47004c014600470020001a0020001a0023001d0020021d001e0047001d0020011f004f00 -4c0047021f0047000400460020001e004c00470120001d0020001d0047001d0023002000 -1d004e00470020024700230047001e0004001d0046014c001f0020001e00460048004700 -20014f0020004c0046004c001d0048002000460145002000470146004c0020004c001d00 -230150004702230047004c0048004a004c0047014e004a004c00470046004c0055004f00 -20004a004c005c00640073007a0074007c007a005c0073007c007b01a8007e017c006e00 -700077007c00730057005c005600550056015700560053004b004e0049004c0146004900 -470023012000470023001d004c0120005000470023004c0047004c00470123004c004702 -1d004c004f004b0048001f002000480050004c004a0020004900470220001f0037004701 -37001f0137005c00490147004f014d0038004d0049004f0049005c0050005a004d003800 -4d03530049005a004d0051003e004d017b00d900bc00e300c800c000be000900c600b100 -c902e300f300f101f400f300f100f300f501f101f300e500bf00be02af00bc00be01d300 -d700e700f300d400e100dd00c200e100e200e101c201bc00c100a700a6006e016d006e00 -67006a005f00610079006a0065016a0260006c0066007b006c0066005a015e005a005e00 -3a0051044f0050005103500051025a0051025a0051045a00600051005a00390051016000 -520051015a005100600150005d0050005d00780077007e0070006d006f007d0079007f00 -7b0078007c016c005b0073005c0074017c006a00640057005c005a00510060005a005c00 -550149014c0048004b0047004c0047004c00480149002000500047014b01470020004a00 -1e0047004a004c002001040020011d001a0020001a00200323001f0247004e0020002300 -20004700460020004700460020004c0020004c00230047002000230047001f001a001f00 -1a004e0046001d001a00470120011e0020001f00460047004c00230047001f0046004c00 -1f00200046004f004800470048004c0047014c001e004600470020034c00470146001d00 -230050014c0120004c004f0047004e004c0020004c004a0050004b002001470050012000 -470138004901470049004d001f004d0057004d005a004d005a0055005c00540038003e00 -4d0038005c00550064007200730077007e01640074007300490047014900200047011f00 -47001f004701230020004c004700490047001f004f0047004c004700370047034f003700 -4d0049023a0039004f004d015a003a003e0051015a015e006e0070007900a900a400aa00 -bd00c501a400b3000900aa00c801c600c801c600c900c5000900da00db00c6000900de00 -db00c900db00d9000900de01db00df00e600ea00e000e300c800b100c801c600b100be00 -c800d200e500f301f100f301f502f101f300f400ea00c800be00c400bd00be00bc00c600 -bd00d600e200e500f200d300e500ea00d600d700e201e300d301d600dd01e100d601de00 -db00bd00c500ce00a7006e00a500a701a500a700a0006c00a20065006e009f006e01a200 -9f006c006e005f005e0069005e003e004d025a005e0052005b0053003e005a013e003902 -4f0339015a0050004f005100390051004f01390351004f0150004b00500055005d007400 -730066007901570072006400590076005d00740050005c0064005d006000720060005c00 -74005500490047004a0047004900500055004d0050004b004701580047014c0350004700 -4e044c0020004c00200048004a002000470020011d00200047001e0123001f0047001f00 -4c00230047011f0050004c00470320001f00470020014c0047011d001f00470022003701 -1c0047001f004e0049001f0147001f0047022200370047014b001f00470037001f004900 -3700470149004700490047011f004701460020001f004700200047014c0047011e002000 -1f0050014f004c0048014c004b004c004f0046004700490050004b004a00470150004c00 -1f0049004c0060006a00730066005c00a8006a0079007b0079006e00a6007c007b007000 -7d00a6007b0073006a00660073007f007b0062005c005a004d0053004900380050004c00 -470049004700500047014901370249005a015b005a025e0073005e006c01a4006a00b300 -c500c800a900a800aa00ab00d200db00d900be00c400c600dd00d900c900d900dd00d201 -e600e400d200e300e400db01dd00db00c800e200e300db00e100ea00e100ea00e500e300 -e100d600e100eb00f300e100e600f400eb00f300f500ea00e100f300f400f102ed00dd00 -e500ce00b400d200c400c900bc00c900c801e300f300f400f100f301f400f501f100f301 -f400ea00c601c400be00c200c000c600c300dd00e500e600f300d200f200f500f101f501 -f300e300ea01e500f300eb00e900eb00e500e600c800db00e100d300db00e600e101dd00 -e100d301d600a900c100d600c100d100c100ce00a000b100b200a4027900630056006200 -6a0069006c006d0063005b0066017b003a00390031003a00510037003100240017003a00 -38001c003700490037001f011d0023001d011a00200146004c0046004f0047004e005000 -4c014e0047004e0055005d0058005c0066005600640165006a006900a700a6007b006500 -6c006a005b0079006d006600640066005e006000610060005c00600166005c0073005c00 -730060005c0050004b004e005800480047004c0047014c0247001d004702200048002300 -4f0047004f0037024d003a005a003a0537005a003a015a005e006a00610079006c03a400 -6a006c0073007b0079007b006c007b006c00a3006c00a4017900a4007c00a400aa00a600 -a400a600aa00a6007b0077007c015d01660055004d004700490037004702490147011d00 -1f014d0049004f004c004f004c0050004b0049014700490055034c01550050001f004900 -47015a0053005b006800a801a400aa00c500a700be000900c900c000d900c900be00a900 -c4007c007b0068005b00530049014d00550049004d005a004d015a007b00730066007300 -a8007d00bd000900c900be00c600db00c900db00df00db00c901de00f200e400de00d900 -df01d900c600c302e300ea00d300bb00bd00c600de00d600d100d200d600de00d300e000 -e3000900dd00de00d901db00d900c600d600e100c200dd00e200da00e500e000e100dd00 -d300d100e001dd01e000e101e500e000d600e201e000e100d700e100d300e500d300c100 -c802bc00c600c900d900df00f300f400f100f501f100f501f100f502e600c600bd01bc00 -be00c200c400aa00de00ea00e600f100cf00f302f400f300f500ea00e100ea00e900e600 -f500eb00e900e500ed00e100c100de00e500dd00db00e600e100d600dd00e600d200e300 -e600c500de00e300db00dd00d900db00c4000901d8000900d801ab01c3000900c8000900 -d8007e00ab01c4020900c500c4007e00c400c500c701c5007f007c007e00640073007c00 -7900490037021c004d0047014c0020004c0047014c001f0047004e002000470249006600 -7700740073007700c600c800c100d601be00b100d400d300be00de00c700c30076006800 -5e0065005e005b00630065005b015a0054005b015a00530049005c00490057004d004f00 -4d00300038004d0037023a015a015e005a006a0079016c00aa00c500c800c500db000900 -b800d900da01c800d900db00d800d900da00be00d900c800d300c800dd00d201dd00db00 -d200de00bb00c800dc00de00dd00de00d300db00e300e100dd00d900da00be00db00be01 -c800be00c600c50070006f00bd00a6007b00a8007b007e00aa00ab007700a400a3007c00 -660079006a007b00660079005e017b005c0073007b0065005c007800640073007b01a800 -7700760064007b007c007b0077007f00a3006c0073007c006a007900a4007d007b037900 -a800a600be00c200bc00be00c600bd00bb00a800bd007b00a800c4007d00c300aa007d01 -aa00a7006d00a800a6007b00be00bb007000a600bd00a6007000c100b100a500a600a700 -a000a500bc00c100a500a702bc00be00a500bc00a7007b006800630067007700be00c000 -70006b006f01bc01a100a500bc00c0007000c1017b00c100a9006d00a60170006800a600 -bc009400a700bc007b00c100ce00a700a900bc00a900c101be007000b200c100bc00c100 -d100c100d601e001d600e101e400d200bd00c601d800bd00c800c600be00de00f300f400 -f100f501f100f501f100f501f100e600c800be00bd00af00be00bc00c800bb00d600e500 -e300f1000700e200e000e501dd00e100db00ce00da00de00c900dd00dc00d300d200d900 -c800c400d900de00c800c600d300c800c100c800d300a900d200d300a600c800ce00c400 -a700a900a4007b00a9017b00a600a7007b006600630067006c00a6007b00730072006200 -73006a0066006d007b0065007b0064005c006a007b00a4007b0068006601640068007b01 -6300a900a4007b00790073015e006a005e0060006a015c0079005e0073005c006a017400 -66006a007d007900a4007b00a900be00a900c700ce00bc00a400c700d900a600c800c100 -7b017d007b0079007c00a8006800a600a8007b016a007c00a800aa017b00a60068007300 -aa00b300a900be00b300a6006e00be00c500a600aa00bd00bb00bd00be00a700a900be00 -c100a000c100b8006e00d300c800a000a700c101a600bf00c100a500c101a500b800bc00 -a900a500c101b100c000c100a700c100bc00bb00be00d100b700b100c101b300c700ce00 -be00c100a700a900a701c2007000be00c100a000c800d200be00bc00c000c6007d00c100 -d2007000c201bb00be01bb00bc00c600bc00b100b800c400bd00be00c200bc00bb00aa00 -a600a700c200c000b100a8007f007b00b100c200a500a700bc00d3006b00c800d300a500 -cc00c200bc00b100c201be01c600bd00c800c200be01c900c800a700c200d1007000c200 -c8007b00b100ce00bc00a500c800cf006e00d900c8007000ce00c800a700bb00c601bc00 -d200c1007000d200be00a600a700c800be03bd02a600c200be007d00bd00bc00af006e00 -c800c900a600a401a600c101a701d200c000bc00c200c800a700ce00c2007d00a600be00 -bd007b00be00c100a100be00c2007d00b100ce00bb00a000bc01a700be017000bc00d100 -be00a900a4006e00e100ea00f401eb00ed00e600be01c3007d00a6007f00a800be00c200 -c000e100f400f503f300f501f100f501f300e600c100c000c200f700b100c200bf00bc00 -d600e400e500f400e000d600d5000700d100be00bb00a6007000a600a9006f00a400b300 -a7007000a6016f00bb00be006800a600c1007000a500bb00be006b00b100c1006600a700 -b1006800a600be00a9007000bd00b3006600c400b100a8007d017b007c00bb00bd007d00 -7f017700bd00aa00a600be01bd007b00aa00c500a800bd00c6007d00c500c800c400a600 -c100be007b00d300c200a600c800c5007c00a900be00bd007000d200c8007b00c800be00 -a600a800c600a700a600be00d200be00c600c400a600ce00d300be00d800d200a9007900 -c800db006f00d201bc00c200c800be00a400c600c8007b00c500c200bd007c00ab007c00 -be01bd007f00d800c6007b00bc00c800a900c500c400a900a100d200d300a700a900be00 -a600c100c700c100bc00be00c8007000c200a9007b00c800c100a600bb00c800c2006900 -c200d3006e00c200d300bb00b200b100be00b100d400cf00c100a000a4006e00ce00c200 -c600a400d100a700a000d100c800a700a400a000bb00c000c100c200a700c000d600a700 -d201a500c200d300bc00bf00c000d200a600c000dd00a500d301bd00a000c2006e00b100 -c200c80070006c006a005e00c700d300ce00a700be00bd00b100c100c80070005a006600 -5e00c100ce00be00bf00cc00c8006e00d300d200a700d100ce00c000c100c800d2006900 -c700a9004100c800c200aa003e005a003a00a500c800c2006900be00c7007b00c100ce00 -bc00a000d100d300a000d200d300a000d300c200bc00c200c800be00b800d200c6007000 -d200bc006f004100d9003e00b100be00c8005e003e0038003f00c000ce006f007b007000 -a500a700db01630049015b00c800be00a900be01c800a500ce00c800a600d200be006d00 -a900a700be005e00b100d3006b00c20009006d00bd00c700a000b101c0003f00a400c800 -4300c100be00a700380054003f00d100dd00e500e101dd00d200a000a60068006d006800 -73007b00c800c000c800d600f300f502f100f300f501f101f400f200e100c000b100bf00 -a00094006b0070007d00c800bc00d200e500e202e900dd00bd00a8016d00be00c2007000 -a600c800a6007000a600c2007000be016f00be00c100a500bb00c201a700ce00d3006900 -d200ce00a600c800d200ce00a900d200c2007000d900ce00bb005b015e00be00c801bb00 -c400c3007300c500c7007b006a015a006900d9017b00a400c8006500dd00c801be00c800 -d200a600db00d200bb00d900c6007d00be00c200bd007000c800db006500c8017000bb00 -bd00bb00a900c100c80065003f0054006500d200c800bd003e00d3006b006a00c400c600 -7b00c100be009400bc00a900a5006e00b100b8007b00b100b3006a004d02a800bd016400 -77007c005a00a600be0070005a0056004d00a400bc00c5005e006a007d003f00b100a700 -a400bb00a600a8006500a8007d006600be00b20073007b00a700a5005e00a900bb006500 -a7016e00a400a000a700a100bc00a900a700650051007000da00a500a4005f00db006500 -a000c100c200a4005a005e00a700b100a700a0007000a000b1006b00a700be006b00bc00 -b7006b00f700a702f700c1006d00c100b8007b003300a4003e00a7025b00530050006c00 -b300a7006c0060017300a401b1005a005d016600be00b1006c00b100ae00a7006c00be00 -bc006e00c700c100a900b800bc00be005b006a006c006900a90166005b0050005a009f00 -a700a6005e007b00a9005b00a600b8007000a100b800b1006b00be00c8007000ce00a700 -6e00b100a700a600a200a900a5006900be006a0073005a005e006500ae00a500a7006c00 -4d0050005e00b100b7006a004d00560049006c00c800c40062004b0055005b00b2007000 -a400a9007d00a8006a00b100a4006a00be00a8006d00a4007b0070006a00a100c5006600 -a400c50066007b00a4006c00b000a70070003f005a0065003f00b300a900690063005300 -5b00c100dc00db01e300df00d900a50068016600730079006d0070006e00a600d200f300 -f100f500f100f503f300f100f500f300eb00cc00f700bc00a9006d007b00780063006e00 -a0007000df00e400e301df00de006500540038006500be01a6006f00090054007d007b00 -be00a000a900bd006500aa00a7006e00a701a5006e00b100a9005e00bc016a00be00bc00 -a001a6017b00a6007b006600550150006e01a6005b015c005d007900a60066004d005500 -4d006a007000a6005a0065007c006a00bc006f007d007b01a6006300aa006f006800a800 -77007300a4006d007b006600a6015b00a6007d005b007b005b0063007b0069006f006600 -5c0056006900a600a8006f0063005e0066007900aa007b006600a700a6006b00aa007c00 -7b01690070005b00a600aa00730057015c007f017d005b0053004b005000ab00c4007b00 -680053004d00a800be00aa005b004d0056007300a900a3007d00bd00a8017b00bd00a800 -5c00c600a9006600aa00c400bd007900aa00c3006800c4017b00aa017000a900c600a700 -bb003e004f00a600090070007b003e0037006a00c100be00c8007b0056003700b300be01 -7b006f007000bd005e00a600bd003e00bd00c1006e00b100be00a8006e00b100a9006600 -c800aa007d0065004d003e00a800bd0069006a005c003a00b200a600bb00690050027900 -7d00aa005a00550057005500a600a9006a006e00a1006a006500bd00a6006500a700a500 -7c00a500a601530056006600a6017b00730062005c0038004100a0006f005a006a007b00 -5b006900700079006900b1006e003b00a6007b005b00a5007b006d005f00a6006d005e00 -7b006e003e00a600790066005a0056006d006e00a0006e0156005c007b0069006e005400 -530055005d005a0070006d0064005d005700540069006e005e0167005b003e0070007b00 -6500a60066005b006d00670066005a0065006a0066006b006e005a005e0069005b003e00 -65005b003e005c004d0067003f0065017d0056007b00bc00c100bc00c800be01c1006e00 -7b006a0068006a0169007700680073000900f300f101f504f300f500f300f500e500a000 -6b006e006d0064007600660141006b00c600db01d200de00d900db006500540053007f00 -a8007f007d005b00530054007e0078007e0079007f015a007e007d0063007b00aa007b00 -7d00a80073005600c300a8006600ab00a8007e007b007d007e0073007c00780064005600 -570168007c0078006200570056017600770064005b0055005c0066007b00770063005401 -5b0070007b00770074007f0073005c007f00660073007f00770064007b0077016600a800 -7b0054007e007f0062007300770064005b00680073006a005c0055006500790073006301 -4d005b017b0066005b006e006d007c005c00770073005b00660067005b007b006a005c00 -590058004e005a006800740055014e0055005e006a0170005c0079005b0069006a006d00 -66005b0079005e005b0073003f006b006d003e0041006a005b00650069005c003e007b00 -63003e006b0068005b0069006f0063003f0065005a00330065006900a7005e003a006900 -3e0065006800a4005e00a900440169006d0054005a00a8003f00690063003f0041006500 -38003f006a0038005a0065005b003f0069005c003e0065006a005a00650067006f00bb00 -5c00a8005b0065005b007c0068007b00be003f0063005e00570055004d00530065005600 -4d005500570055005b003f00660053005b006200530065005b0054003e00650063003200 -650073007f0064007f00a8003e005b0068007d004d00c30053003e00670054005b005a00 -5b003f0063005b003e0041005b0049005a00540056003800540063004d005b0064005300 -5c013a003e003f0067007e005c0009005e005a005e00a70073005c007f0054005b005601 -4900550053005b003f006200550157004d005b00660038003f005b004d003f013e015401 -38003f005b0038003a005c004d0038004d005c0038003e00530038003e005c00a3007700 -66007d0038016500c6006200a800c800c100c200be02a7006b0166006500730067006d00 -680066007b00d200f300f100f503f300f503f100f200a80068006d006300640076006801 -6a006800a500c000be00c000be00c400be006f0053006600680063016800660056006d00 -4d007300560038005b0064004d005a0056014d005c005b00540063005300550053005a00 -53004d005b0064004d006200640050005a00640056004d004e0138005600720053005500 -57005600530073005b00a600530073004d005a006300680162007b003a005b0064004900 -5b005a00470055005a005c0049005400640053006800620038005b005c00530038005b00 -53003800540138005a00490070007c005a007000380073006300c30064007f0066003a00 -490053003800650064004900530073004901640049004d005b00530058004e0055004d00 -5b00560059004b00550056004d005a005e00bc004d00aa0033005a0170006e007300a800 -380173003a005e0063004d003f005b00540053003f005b005400380056003a0041005400 -4d003f0065005b003300530038003e0053005b00a400660068006a0038004d006600c500 -6500be00690033005b00660077017d003e0041005b003f013e00530037004d0149003800 -530038003a00540038004d005a004d013f006b00c8006600c50063003e003f00aa007b00 -7900c30038004d00530059004b0057004b003a005301710059005700380153004d013e00 -330038015400300053005400300038004d00aa006800a800aa00370049006900bb005a00 -d8003e005a003e00330038043f00380130003800370038004d0047003801370038003f00 -38014d003f0038004d006500a800660009005e0038003f00a100650066007f0038015301 -56005500380049003a005b004b005900560038023300370038063e00490138004d004900 -38024d003801490038023a00a700a6007b007d0038013300c6006200a800c100c700c400 -c601c400c3006a0069006600730077007300680167007000e100f508f400f500f100ea00 -7d006f006801770078007500640066006d009400bf00c101bb00be00bb00bd005a007b00 -a600380053005b00a8005a00c5005e0049005500370038004d00380049014d0038004900 -5c0038054d0038015c00380037004d0137004d00550050004b00550038014d0053004d00 -4b0055004d0038003f00be004d00a8003f00380037007b00a6006500a60037014d003800 -47003a0038001f0038004d00370038023a004d00380037003800320030003a0038003000 -49004d0038013a00a7007c005b00a800380049003f00bd006600a800660049003e005300 -37003f01370038003e003800500049003800370038014b00580057004d0138005c005000 -59004d00380030004100be006300a6003e0049003700a700a6007e00aa00380037003801 -3700540038025a00490038003f003801330038024900380037005b003000380249003800 -6e0063005c0066004d0038005e00c800bd00c900650038004d006a005a0064007d003800 -3e033700380049004d003e0038003e0038003f004d003e015b0038014d0033004100c600 -be00c80065003e003300a60073007c00c4003e005a00530059004e0057005c005b003e00 -4d00550057004d015a0030003800650033003f004d0154003e0053004d0056005a003e00 -a800c400d800bd004d003e003f00bb005300c40065015a0038005b00630033003f005b00 -33003f0066004d0166005a004d00530073004d0053005b003f005b023300650066006500 -c401d900650063003f009f006a005a00c30066007c00560053005501540073006a005400 -5d00550054005b006f005b016a00380054005b0066003e0066007b005b017c0073005300 -73015b005a007e0063005b00ab0066003e0079006500a700c4017d003f007b006500c600 -6200a800c000c100c800be00c400c3007f00680077006d006a0073007702a600e300f300 -f503f100f500f100f502f300f500f300bd007d007700730077007300640076007c006a00 -7000c200c100c000c200bc01aa005a007d007b0038013f00c3007000be003e0049003800 -3000380130004d013001370038023a00330038003000380230003800370038004d003700 -4d00530055005800490037004d00380053004d0238003e003f00be005b007d003e013000 -a900a700bd00a80038004d0038004d0138003e003a0038014d005e0033015e0053003800 -3e0110003a005e0054003800790038016d005b00a7007d007300a8005b0066003f00c600 -c40165005b0065003e005a0065003f005a007900660053007c00650053005c006a005b00 -55004b0055005c007b0066005a0057004d0056005b0073007000d8005400aa005b006700 -73007000bd00c300a6005a00790065005b007c0063003f007c015b0066007b0067006600 -aa0065003800a8006600530066007e0054005b007f0062004d007c017b00560057006600 -5e007c006a007d00a800a9007b026d0056017f006d00aa0062005b007c00730054007b00 -7300380063007d0063003f007d00660063007b0068005b017b0065007e007c00ab006300 -790066007d0068007c00bd0065007d007300640059005d005b0079005b005c0072005d00 -500062007b0066005b006d006800540066005b00630168005c006400650177006c007b01 -5b006701a8005600a800630069006800630065005b0064005400650041003f0067005400 -5c006500630062005b006500630054005b003f0067005e005a005b003f006d005b016600 -79005b006d005b00a4006a0073007d006501640056005701660065003f00540055015c00 -650163013f005b00630065003f0053003f0065005b003f01530062003f00540053005e00 -690053005e0069005300650041003f0066005c015b003f015b00c4006400a600bc00ae00 -c100bc00be00bb00a600a8007f007b0069007b0073006a007000de00f300f100f500f301 -f101f300f100f502f301f500e400a8006f0077006801760268007d00aa00bc00bf00ae00 -b100bf00bd0063007700a8005b016500a800c4015b007c0063003e0066007b0053005b00 -7b003e004d00a6003801660065003f0066016200530068005a004d007b00660053006a00 -7b0054004d004a005c0038007d0066004d005c0055005c006500bb006500be0056007e00 -66007b006d007300a8007c0077003e007d0066004d00730066005a006500660053003a00 -a60068006300a600680054006f0066015b006f0064005400a60068005b0070005b00a600 -680073006f003f006f005b007b007300660063005b0166003f00630054005a0065004d00 -56006500630064005a003f00620072005d0057005300690066005d0058005d0057005301 -6300be006400a8005b003e004d005b005c0055003e005b004d013e003a00540063003a00 -3800640038003f005b00550054015a005e00530077005b003e005b005a0038005b007300 -3e0038007d006400560068003e005a0172004b004d005a026d0064017f003f0154005b00 -5a005b0065015b005a003f006300540063006d004d0066003e005b036200550058005500 -730066005b00c40077007b00c4003e005b00530071004b00490066006500730066005500 -4b00500064005b0062007b00630053005b005500660154003f004d0054005b004d005600 -5000550056005b0065006600c3005600c4005b004d005b007b005b007b0054004d006a00 -3f006500690068005b003e00540062004d006d003f005b005e004d006d006a005a005c00 -3e005b005700550057005900540065006600a7006d0066007f003e006500620056005500 -57003a003f005b005c00570055005c005a00660063005b00380056005b013e0054001000 -3f005b0038003e005b00380030005b005300380065004d0038003300530033003e006600 -530058004d0054005b005a00650009006500a600c801c100c801c600be00c800c4007700 -6a0065006d00a000e100f300f502f300f500f100f509e400a5006f0066006d0073007700 -7d007f007d00bb00af00b100a100b100af00a1005b007e007b003800530054005a005500 -64005a003f00540068003f006700620054003f0053004d003f004d0062003f005b013800 -6500540053024d003f005400660033005b0053004b0149004d005b004d0056004b005500 -6400540065003f00a50054007d00630033003f0064004d0164003e003f0049005a003e00 -4d0138004d013700380053013e004d013e003f004d0038003f0062003e003f0053005b00 -2a005b00a6007d005c00700053005b004d0056005500580056004d0154004d005b005300 -38005a005c00550038005300550038005b0053004b024d005a00560055004b014e004d00 -5c005a00c8005400a8005b0053005c00540055005800530038005300490038003e004d00 -540049005c005300500056004d00490056005a00380065005300620053005a0053015b01 -530038004900a90077006a006d003800540053005700550057005b00530054006d017700 -7f00530065004d00490053005b003a015b003e003f0063004d0054006500530038004d00 -560038005a015400570059015c0053004d00a4007d00a600c4003e005a00530057004b00 -570055005a005b00490057024d005b004d003e005a004d0053004d005b00380049005a00 -4d0053004d016400570156004d005b004d00bd007d00c6005a004d005300630053005b00 -4d015a004d0038005b00540053004d0053004d004900540053004d005b00490053004d00 -5a004d01530157005500570053005a003e006e00bb00bd007f004d0054004d0053005500 -4b0049005b00530049005800500053004d0056004d00530149015a00380149004d025300 -4d0049004d00500047004d005b0049015c0053015c004d0055014b0062004d013f00c800 -bd00be01c600c800be01c800bd00c600bd006f0068006f00a700e100f500f100f50ff300 -e400bb006b01650073006e00be00b100af00b100ce00bd00be00c200ae005b007e007d00 -38005400530057004b00570038003e00530038003e0054004d003800540038013e004d01 -38005b003801540038013e004d003800300053004d0030004d0049004b004c0050003700 -38004d0155004b00590038003f003e00be006600a600630038003300540055004b005700 -38004d0047013800530049003801490030004d0149003a0049003802490038005b003800 -3f00540038005b014d00a000bd007c00a60038004901570055004b005000530049004d00 -49004d00490150004d0347004d01490057004e0055004d005a004d005900550058004b00 -53015e00d100bb00bd0054005c0049005300570155005000530055004d00490050005300 -49005501490057004d0050006000510053005b005400560053005b004d01730038004d00 -5a005000a900c400be006e0047005900490057004b005700620054005b006c00c500c600 -c30053007b00490038005b004d0049005c01490056007600560054006a0055004d007600 -550049004d005c004d00710057005600640073004d00a200c601c4004900740054006400 -55005700590064005b004d005700590055005b0068005300380078005600490066014d00 -50005c0049005b0054005500590055005d005600570077005b00c800c601630066005400 -560063006e004d00530068004d0053007b004d0155005c00530055006400560164005900 -5400770064004d0054007d005400550159005600680054006f00c900be00bd0053006400 -560153004d005500730062005300570056015300660053004d0063005c00530173004900 -5c00660049004d005c005a004d005600640050005c0068004d017700560038007b005b00 -530054004d00540176003f00be00c600b100c200c900c200c800d200c800c900c200be00 -6d006f00a100e200f400f300f100f50ff100f300e400b1006e0164006e00be00b700b100 -be00b100a700bd00bb01aa00be006a003800530047005500570071004d00560037004d01 -550038004d00660037004d00540049004d0049014d004900530049014d00380049004d00 -49014f005c00490050004e004d0038005c005a004d00550049005900490066005a00c600 -aa00c4005b0056004d00550050005500590049007300490050005c0056004b0050005b00 -4d005a0053004d017900500049005b005c0037004d0073004d003800770057004d007400 -5500a400d800c400a80038005c0055005d0049005500490066005c00490050005a004901 -50004901560150004d007b00490055024f006600560157004e00550054006d006500c800 -c400c300540064005b005600570055014900640053004d00740055015600730053017800 -53004d0070005a004d007b0063004d00620078004d005300770056004d0068006200bd00 -be016a0056006700560155016800630067007b00aa00bc00a50062006e0054003e007700 -76005400660068005a0064007d0054016f006400620077007600620068007b0066005c00 -560062006300770064007000c400bc00a7005b007e0064006600650066005a0077007300 -5b00770064005b0068007d00730062007d0068005b006d007b006500730078007b006801 -7300680073006400770073007f007700a9007d00a8006d007b0173007b0070007b007700 -aa007b01a6007b017f007e01780177017e00760077017e007f0068007d007b0078017700 -7d007f007800a8007d00a60178007f007b007e0078007c0066007c0068007e0078007f00 -7e0173017e0073007c0178006400a80073007c017d007c01aa0078007e00a8007e007800 -ab007e0078007300bd007e007c00a600680073007d007e0073007c007f007d007b00de00 -e600ea00e605e401e900ee00f100f301f50ff400f100f300e600bb006d007d007000c200 -bc00d200be00b100c200c601a800bd00bb00660054005c004d0062005600640056005c01 -380073005b004d005b0064005301770056005300620073003a00630068003e005b006600 -4d005a005d005c005a0055005c005a005b00570073005a0077005b006300640056006600 -560077003f00bd00a900bb005b00640068005a005d0055005c00540073005c005a005700 -640066005d0068007301770073025c005b0073015e00630077005e006600780073006600 -7a007300bc00a600ab00a60066007700780074005c01730164006a005c00660060007300 -74017700640074006a007c0073007c007b00740073007900740077007b00780072007700 -730069007900a8007b0077007e00730077007f006400560074007e0072007c007e007301 -7b0064007b00a80077007e007b00790065007b007d007b006800c30064007700aa007e00 -7c007e00a80079007300aa0066007700c300770066007c007f0076007f00a70078007e00 -bd0077006e00a70077006d007d00bd0077007800c6007b007300c8007d006a00bd007f00 -68007c00c3007701c40078006800a8007b0078007e00a80077007800c30077006d00be00 -7d007700aa00a9006a007b00be007301c8007b007700c300bb006600aa00c4006801bd00 -68006200a6007701a6007f0062007700bd006401c40066005c00a8007d0062006a00c500 -56007b00d90073006200a60077005c00a700c9006301db006201c40073005600c3007e00 -54006200a90054005600c40056005c007b00770064007700c3005c005a00090064005c00 -c90073005400b300a8004d006a00c6005301bd0056005500c400660053007300aa005600 -5c00bd0054005600a800660056007b00a6005c005b00d20053005c00db0066005600a400 -a80050006a00c60053005a00d3006301a800680053007300c30062007b00e500f501f400 -f500f300f502f100f500f301ee00f100f511f101f500e400db00df00de00e300e100ea00 -e300e500e600e400e600aa007701a80077007300c400640077007b007f0077007c00ab00 -72007e00c40077005600a80078017300a80077006600c30063007300ab0077005c00aa00 -7e0072007300aa005d005600a600730074007e00c30056007b00bd0068007400c6006600 -5b00a9007d005b006900c40053006600c6006401ab0073004d007300a80055005600c400 -55005600c5005c0055007b007f0056007b00c50055005b00db005601c800660055007b00 -c90053005c00d9005b005600c6005b00550079006e0054007300bd0055005300c4005600 -54007a00680053007300a80056005c00c8004d01d2007b0056007c00be0055006a00db00 -54005600c60064005600a900a80056007300c3005301c30062005600c3005c0053007900 -a80053005e00090053005c00c80062005500a400a80054007c00c60054006800c9006200 -5600c800660053007b00bd004d01c40055005600c40055005600a400780056007b00be00 -56005300c40064005600c50077005400a600090053005a00db005c005300d30068005600 -b300bb0056005c00c4006401c5006401a600690054007b00a80064007300c5005601c800 -68005c00a400be004d006600090055005a00d60066005400aa00be0056007b00c8005300 -5b00c4005b005600a9005e0054006c00a80053005a00be005c005300c5005a0056006e00 -6d0062006a00ce0054007300db0063006400a7006e005b00a500c8005b006800db005b00 -6300be0066005300aa00a6005b006600be0062005c00c8005b006400a400a6005b007d00 -c4005b006600db0063006600d2007d006300b800c70066006c00c90073005b00db006601 -c80070005b007b00c40073006600be0077006600bd0067017b00c70066006a00db006501 -d3007b006500c100a9006a00a400c9006d00a400d6006e006f00be00a8007b007000c600 -7b00a600e600f506f101f500f300f501f400f511f301f500f100f500f101eb00f400ed00 -f500f300f500f301bd006401d9005601d30073005600c400a80053007b00c50056005b00 -de0054005600bd007d0053006a00a40056005c00d80053005000aa005a0055007c007e00 -49006600aa0056005300bd004d005700a800bd0057007900c6005b005a00db0066004d00 -c500a80054006d00be0053006600c8005b005400aa00660050007300bb0053005b00c600 -56005c00c70066005600bd00aa0053007000c1005b01df0066004d00c80079005a00a800 -c8005b006600de0063005b00d200770066007900a40066006a00a90073006600c8006500 -6a00a6017b00a400c5006a01de006c006a00d300a9007b00c800c7006a00b300dd007000 -7b00dd00a6007b00be00bc006e00a500c9006d007b00c800a6007c00c500a400a600b300 -c5007b00b300dd00a800a400db00bb007c00c701a900c500db00aa00bd00db00a600aa00 -d300be00bd00be00d200a700a900d200aa00a900d900a900aa00c700c500a600be00db00 -a900be00d900bd00ab00d300be01c800dd00be00c100e100be00b300e300bd00c400da00 -d200c400c500d900bd00be00dd00be01ce00c000be00c800d900c400c700dd00be00c500 -e000c800c700da00d600c700c800e300c800c500e300c800c600de00d900c600db00d600 -c900c800e100c801dc00d400c800de00dd00c800d100dd00d901e300d901d600de00c900 -dd00e500db01e400db01e100d600d900e100e600da00de00ea00db01e300da00db00e300 -d600db00de00df00db01e600de00db00e300e100d600e301d600db00ea00de00df00e600 -df00de00e600e200de00e100e600df00e300ea00e301e600e300df00e401df01e400df00 -e300e600df00e300e400ea00e300ea00f200e600e300f300e600e300ea00e601e400e600 -e400e600ea01e400e602ea00f200e601ed00f301f505f100f515f100f500f300f500f100 -f500ee00f101f400f301f500f100f301c1007b01e3007b006a00d6006e007b00d300c500 -6d00b300d3006e007000e30070006e00d200bb007000a400c1007001d9006e01c700a400 -6e00be00a900a400a700db00a6007000c800be00a400d200db00a900c100de00bb00c800 -e600bc01d600d200c500d200dd00c6000900e200c800c900de00da000900d200de00c801 -e300c900d900e500d200d900dd00d300d900d600e400d900d200f200d901ea00dd00db00 -de00e600e300de00f200db00dd00e600e400df00e301df00e401df00e300ea00de00e400 -e606f200e601e200ea00e600ea01e600ea01e601f300ea02eb00ea00e600ed00ea01f300 -ea00f300f500f200f302ea00ed00f500f200eb00f500f200f300f400f100f305ea00ed00 -f500f300ea00f305f400f302eb00f308f100f302f500f301f100f501f300f200f302f200 -ed00eb00f300f200f500f301f100f302ed00f301ee00f301ed00f300f100f301f500f100 -f301f501f301ed00f301f100f301f400f100f301ed00f400ed00f300f100f300eb00f100 -f501f100f500f301f400f500f100f300f100f400f500f300f101f300f400f101f400f501 -f300f100f500f400f300eb00f100f400f500f300f100f301f101f300f500f100f400f500 -f300f100f400f500f400f100f300f400f102ee00f300f100f500f301eb00f100f500f400 -f100f300f400f100f300f100f400f100f300f501f600f100f501f100f500f300f500ee00 -f400f501f300f100f500f300f502f101f500f102f400f50af100f513f100f501f400f503 -f100f500f301f101f501f300f200ea00f300ea01f300ed00f200f300ed00f200ed00f500 -ea00ed00f300ea00ed00f301ed00f301eb01f100ee01f400ed01eb00f500eb00f100f500 -eb00ee00f301f101f300eb00f100f500f301f100ee00f100f501f304f100f500f300f100 -f500f100f301f502f301f500f300f500f400f505f100f501f100f502f100f502f300f400 -f300f500f300f503f100f500f100f500f301f100f300f501f300f400f100f300f500f400 -f503f400f100f300f502f100f501f100f400f500f300f501f301f500f100f300f502f100 -f501f100f501f100f501f101f502f101f502f100f500f100f300f506f301f101f500f300 -f504f100f300f500f300f100f500f100f301f505f300f500f400f503f100f500f300f501 -f300f502f100f502f101f505f100f501f400f500f300f101f503f300f100f503f100f300 -f500f100f501f100f500f301f400f500f100f300f503f400f501f400f500f102f502f100 -f501f101f504f300f101f500f300f500f400f501f100f502f100f300f503f300f503f302 -f501f100f501f100f500f300f400f100f300f500f400f100f500f300f502f301f100f500 -f300f500f101f500f101f300f506f400f50af101f5fff5fff5fff5fff5fff5fff54a -%%EndData -end -%%PageTrailer -%%Trailer -%%BoundingBox: 0 0 400 404 -%%EOF - -%%EndDocument - - endTexFig - 1160 1671 a Fg(Figur)o(e)20 b(8:)25 b(The)c(875)e(000)g(VLIW)i(StaCS)e -(pr)o(ocessor)-6 b(.)180 1943 y(The)28 b(thr)o(ee)f(lar)o(gest)f(cir)o -(cuits)i(described)f(in)h(table)f(7)g(use)h(not)g(only)h(standar)o -(d-cells)d(but)i(also)f(parameterized)180 2043 y(generators)f(for)f(r)o -(egular)g(blocks)h(like)h Fj(RAM)p Fg(s,)g(data-paths,)f(or)g -(\003oating-point)h(operators.)41 b(The)25 b Ff(FRISC)h -Fg(and)180 2143 y Ff(TNT)31 b Fg(pr)o(ojects)g(successfully)g(used)f -(the)g Ff(Cadence)f Fg(and)h Ff(Compass)f Fg(place)h(and)g(r)o(oute)g -(tools,)k(and)c(ther)o(efor)o(e)180 2242 y(pr)o(ove)20 -b(the)h(inter)o(operability)f(of)h(the)g Ff(Alliance)d -Fg(system.)180 2408 y(A)i(pictur)o(e)g(of)h(the)g Ff(StaCS)e -Fg(pr)o(ocessor)i(is)g(shown)h(\002gur)o(e)e(8.)180 2760 -y Fn(7)119 b(Conclusion)180 3016 y Fg(W)-8 b(e)20 b(ar)o(e)e(very)h -(satis\002ed)g(to)h(use)f(a)g(set)h(of)f(tools)i(of)e(our)h(own)g(for)g -(teaching)f Ff(CMOS)h(VLSI)e Fg(design)i(for)f(two)h(good)180 -3116 y(r)o(easons.)41 b(First,)27 b(we)f(simply)h(can't)f(af)o(for)o(d) -d(50)i(high)i(end)f(workstations)h(to)f(r)o(un)h(commer)o(cial)e(CAD)h -(systems)180 3215 y(like)18 b Ff(Compass)p Fg(,)f Ff(Mentor)h(Graphics) -e Fg(or)i Ff(Cadence)p Fg(.)23 b(Second,)17 b(both)i(the)f -Ff(Compass)f Fg(and)g Ff(Cadence)f Fg(system)i(have)180 -3315 y(been)24 b(used)g(in)h(r)o(esear)o(ch)e(pr)o(oject)h(at)g -Ff(LIP6)p Fg(.)35 b(They)25 b(ar)o(e)e(powerful)h(and)g(sophisticated)h -(envir)o(onments)g(but)f(ar)o(e)180 3415 y(much)h(too)g(complex)f(for)g -(novice)h(under)o(graduate)d(students.)37 b(The)24 b(gr)o(eat)f -(advantage)g(of)h(the)h Ff(Alliance)c Fg(CAD)180 3514 -y(system)27 b(is)g(that)f(we)g(have)g(done)h(our)f(best)g(to)h(stick)g -(to)f(the)h(basic)f(yet)g(powerful)g(concepts)h(of)f -Ff(VLSI)g Fg(design.)180 3614 y(T)-8 b(o)32 b(each)f(tool)i(corr)o -(espond)e(a)g(unique)i(functionnality)-9 b(,)35 b(that)d(cannot)g(be)f -(changed)g(or)h(worked)g(ar)o(ound)f(by)180 3713 y(parameter)22 -b(\002les.)35 b(At)24 b(last,)g(we)g(experienced)e(that)i(the)g -(technology)h(migration)g(and)e(pr)o(ocess)h(independence)180 -3813 y(ar)o(e)19 b(key)i(issues.)26 b(Hence,)21 b(it)g(is)g(cr)o(ucial) -f(to)h(r)o(ely)f(on)i(a)e(portable)g(library)h(at)f(the)h(symbolic)h -(layout)f(level.)180 3979 y(The)28 b Ff(Alliance)e Fg(package)h(is)i -(now)g(in)g(use)g(all)f(over)g(the)h(world,)h(and)e(mor)o(e)g(than)h -(250)e(sites)i(have)f(r)o(egister)o(ed)180 4079 y(today)-9 -b(.)31 b(It)23 b(is)h(available)d(thr)o(ough)j(anonymous)g -Fd(ftp)e Fg(at)h Fd(ftp://ftp-asim.lip6.fr/pub/allianc)o(e/)180 -4178 y(distribution/)p Fg(,)d(or)i(thr)o(ough)h(a)e Fd(Web)h -Fg(br)o(owser)f(at)h Fd(http://www-asim.lip6.fr/pub/allianc)o(e/)180 -4278 y(distribution/)p Fg(.)180 4444 y(Ther)o(e)j(is)i(an)f -Ff(Alliance)d Fg(mailing)k(list,)h(wher)o(e)d(users)i(can)e(shar)o(e)h -(their)g(views)g(and)g(pr)o(oblems,)h(and)f(our)g(team)180 -4544 y(is)c(always)f(r)o(eady)e(to)j(answer)f(questions.)29 -b(The)21 b(addr)o(ess)f(of)h(this)h(mailing)g(list)g(is)g -Fd(alliance-users@asim.)180 4643 y(lip6.fr)p Fg(.)i(The)d(support)g(of) -g Ff(Alliance)d Fg(can)i(be)g(joined)i(at)e Fd -(alliance-support@asim.lip6.fr)p Fg(.)1938 5956 y(14)p -eop -%%Trailer -end -userdict /end-hook known{end-hook}if -%%EOF diff --git a/alliance/share/doc/overview/Makefile b/alliance/share/doc/overview/Makefile deleted file mode 100644 index dbaadc3b..00000000 --- a/alliance/share/doc/overview/Makefile +++ /dev/null @@ -1,31 +0,0 @@ -# Generic Makefile for TeTeX projet -# (C) 1999, Czo -# $Id: Makefile,v 1.4 2000/03/24 15:23:00 czo Exp $ - -MYFILE=overview - -%.eps : %.fig - fig2dev -L ps -c -p dummy $*.fig $*.eps - -%.eps : %.gif - convert $*.gif $*.eps - -all : datapath.eps genview.eps graal.eps stacs.eps tools.eps ps - @echo done... - -view : all - gv $(MYFILE).ps - -ps : $(MYFILE).tex - latex $(MYFILE).tex - dvips $(MYFILE).dvi -o $(MYFILE).ps - -distrib : all - ps2pdf $(MYFILE).ps - cp -f $(MYFILE).ps .. - cp -f $(MYFILE).pdf .. - $(MAKE) clean - -clean : - rm -f $(MYFILE).ps $(MYFILE).pdf *.log *.dvi *.aux *.bak datapath.eps genview.eps graal.eps stacs.eps tools.eps - diff --git a/alliance/share/doc/overview/datapath.gif b/alliance/share/doc/overview/datapath.gif deleted file mode 100644 index de366f96..00000000 Binary files a/alliance/share/doc/overview/datapath.gif and /dev/null differ diff --git a/alliance/share/doc/overview/genview.gif b/alliance/share/doc/overview/genview.gif deleted file mode 100644 index e7e41d77..00000000 Binary files a/alliance/share/doc/overview/genview.gif and /dev/null differ diff --git a/alliance/share/doc/overview/graal.gif b/alliance/share/doc/overview/graal.gif deleted file mode 100644 index fbc3d090..00000000 Binary files a/alliance/share/doc/overview/graal.gif and /dev/null differ diff --git a/alliance/share/doc/overview/na3dp.ps b/alliance/share/doc/overview/na3dp.ps deleted file mode 100644 index c22883d6..00000000 --- a/alliance/share/doc/overview/na3dp.ps +++ /dev/null @@ -1,503 +0,0 @@ -%!PS-Adobe-2.0 -%%Title: na3_dp -%%Creator: mbk2ps V2.0 -%%For: fred -%%CreationDate: Fri May 28 13:42:51 1993 -%%DocumentSuppliedProcSet: MBKtoPostScript -%%DocumentSuppliedFonts: PatternFont -%%BoundingBox: 168 86 428 756 -%%EndComments - -%%BeginFont: PatternFont 1 -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def -% /cross [ -% {2 1} {18 1} {2 2} {18 2} {0 3} {1 3} {2 3} {3 3} {4 3} {16 3} {17 3} {18 3} {19 3} {20 3} -% {2 4} {2 5} {18 4} {18 5} {10 17} {26 17} {10 18} {26 18} {8 19} {9 19} {10 19} {11 19} -% {12 19} {24 19} {25 19} {26 19} {27 19} {28 19} {10 20} {26 20} {10 21} {26 21} -% ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop -%%EndFont - -%%BeginProcSet: MBKtoPostScript 1 -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def -%%EndProcSet -%%EndProlog - -%%BeginSetup -0.10 setlinewidth -2 setlinecap -0 setlinejoin -%%EndSetup - -1.000000 dup scale -127.500000 76.000000 translate - -50 50 290 650 strokeAB -/PatternFontScale 15 def - gsave -1 [ -{ 50 390 290 670 } -] draw_rectangles -2 [ -{ 215 635 245 665 } { 155 635 185 665 } { 95 635 125 665 } -] draw_rectangles -3 [ -{ 215 35 245 65 } { 155 35 185 65 } { 95 35 125 65 } -] draw_rectangles -2 [ -{ 65 115 95 145 } { 245 115 275 145 } { 85 95 135 215 } { 145 95 195 215 } { 205 95 255 215 } { 245 95 275 215 } { 190 95 210 215 } { 130 95 150 215 } { 65 95 95 215 } -] draw_rectangles -3 [ -{ 245 515 275 545 } { 125 565 155 595 } { 185 565 215 595 } { 125 515 155 545 } { 65 565 95 595 } { 205 485 255 605 } { 85 485 135 605 } { 145 485 195 605 } { 245 485 275 605 } { 65 485 95 605 } -] draw_rectangles -3 [ -{ 190 485 210 605 } { 130 485 150 605 } -] draw_rectangles -12 [ -{ 225 45 235 55 } { 165 45 175 55 } { 105 45 115 55 } { 255 525 265 535 } { 145 375 155 385 } { 255 45 265 55 } { 195 45 205 55 } { 255 645 265 655 } { 135 575 145 585 } { 195 575 205 585 } -] draw_rectangles -12 [ -{ 75 125 85 135 } { 135 525 145 535 } { 135 45 145 55 } { 195 645 205 655 } { 85 425 95 435 } { 205 325 215 335 } { 255 125 265 135 } { 75 45 85 55 } { 75 575 85 585 } { 225 645 235 655 } -] draw_rectangles -12 [ -{ 165 645 175 655 } { 75 645 85 655 } { 135 645 145 655 } { 105 645 115 655 } -] draw_rectangles -11 [ -{ 165 525 175 535 } { 195 475 205 485 } { 135 475 145 485 } { 195 525 205 535 } { 75 525 85 535 } { 195 225 205 235 } { 135 225 145 235 } { 75 225 85 235 } { 255 175 265 185 } { 255 475 265 485 } -] draw_rectangles -11 [ -{ 75 475 85 485 } { 255 575 265 585 } { 75 175 85 185 } { 255 275 265 285 } { 135 175 145 185 } { 135 125 145 135 } { 195 175 205 185 } { 195 125 205 135 } { 75 375 85 385 } { 255 375 265 385 } -] draw_rectangles -11 [ -{ 195 275 205 285 } { 195 375 205 385 } { 195 425 205 435 } { 135 425 145 435 } { 135 325 145 335 } { 135 275 145 285 } { 75 275 85 285 } { 75 325 85 335 } { 255 425 265 435 } { 255 325 265 335 } -] draw_rectangles -11 [ -{ 255 225 265 235 } -] draw_rectangles -4 [ -{ 135 365 165 395 } { 75 415 105 445 } { 195 315 225 345 } { 225 470 235 620 } { 105 80 115 230 } { 165 80 175 230 } { 105 470 115 620 } { 165 470 175 620 } { 225 80 235 230 } { 225 325 235 475 } -] draw_rectangles -4 [ -{ 225 225 235 335 } { 205 320 235 340 } { 165 375 175 475 } { 165 225 175 385 } { 145 370 175 390 } { 105 425 115 475 } { 105 225 115 435 } { 85 420 115 440 } -] draw_rectangles -5 [ -{ 220 40 240 60 } { 160 40 180 60 } { 100 40 120 60 } { 250 520 270 540 } { 140 370 160 390 } { 250 40 270 60 } { 190 40 210 60 } { 250 640 270 660 } { 130 570 150 590 } { 190 570 210 590 } -] draw_rectangles -5 [ -{ 70 120 90 140 } { 130 520 150 540 } { 130 40 150 60 } { 190 640 210 660 } { 80 420 100 440 } { 200 320 220 340 } { 250 120 270 140 } { 70 40 90 60 } { 70 570 90 590 } { 220 640 240 660 } -] draw_rectangles -5 [ -{ 160 640 180 660 } { 70 640 90 660 } { 130 640 150 660 } { 100 640 120 660 } { 75 40 265 60 } { 190 575 210 655 } { 75 640 205 660 } { 70 575 90 655 } { 195 640 265 660 } { 70 45 90 135 } -] draw_rectangles -5 [ -{ 255 125 265 495 } { 75 425 85 535 } { 75 175 85 435 } { 75 425 95 435 } { 195 325 205 485 } { 195 125 205 335 } { 195 325 215 335 } { 135 375 145 485 } { 135 375 155 385 } { 135 125 145 385 } -] draw_rectangles -5 [ -{ 255 515 265 585 } { 255 485 265 525 } { 135 515 265 525 } { 135 515 145 585 } -] draw_rectangles -6 [ -{ 40 10 60 90 } { 280 10 300 90 } { 40 620 60 680 } { 280 620 300 680 } { 245 35 275 65 } { 185 35 215 65 } { 245 635 275 665 } { 125 35 155 65 } { 185 635 215 665 } { 65 35 95 65 } -] draw_rectangles -6 [ -{ 65 635 95 665 } { 125 635 155 665 } { 40 10 300 90 } { 40 620 300 680 } -] draw_rectangles -10 [ -{ 40 120 300 140 } { 40 220 300 240 } { 40 270 300 290 } { 40 320 300 340 } { 40 370 300 390 } { 40 420 300 440 } { 40 470 300 490 } { 40 520 300 540 } { 40 570 300 590 } { 40 170 300 190 } -] draw_rectangles - grestore -/Courier-Bold findfont 12 scalefont setfont -50 50 moveto (vss.0) 0 showstring -290 50 moveto (vss.1) 0 showstring -50 650 moveto (vdd.0) 0 showstring -290 650 moveto (vdd.1) 0 showstring -170 530 moveto (nwell_28) 0 showstring -200 480 moveto (i2_2) 0 showstring -140 480 moveto (i1_2) 0 showstring -200 530 moveto (o_1) 0 showstring -80 530 moveto (i0_1) 0 showstring -200 230 moveto (i2_7) 0 showstring -140 230 moveto (i1_7) 0 showstring -80 230 moveto (i0_7) 0 showstring -260 180 moveto (o_8) 0 showstring -260 480 moveto (o_2) 0 showstring -80 480 moveto (i0_2) 0 showstring -260 580 moveto (o_0) 0 showstring -80 180 moveto (i0_8) 0 showstring -260 280 moveto (o_6) 0 showstring -140 180 moveto (i1_8) 0 showstring -140 130 moveto (i1_9) 0 showstring -200 180 moveto (i2_8) 0 showstring -200 130 moveto (i2_9) 0 showstring -80 380 moveto (i0_4) 0 showstring -260 380 moveto (o_4) 0 showstring -200 280 moveto (i2_6) 0 showstring -200 380 moveto (i2_4) 0 showstring -200 430 moveto (i2_3) 0 showstring -140 430 moveto (i1_3) 0 showstring -140 330 moveto (i1_5) 0 showstring -140 280 moveto (i1_6) 0 showstring -80 280 moveto (i0_6) 0 showstring -80 330 moveto (i0_5) 0 showstring -260 430 moveto (o_3) 0 showstring -260 330 moveto (o_5) 0 showstring -260 230 moveto (o_7) 0 showstring -showpage -%%Trailer -%%EndComments - diff --git a/alliance/share/doc/overview/na3y.ps b/alliance/share/doc/overview/na3y.ps deleted file mode 100644 index 52218371..00000000 --- a/alliance/share/doc/overview/na3y.ps +++ /dev/null @@ -1,465 +0,0 @@ -%!PS-Adobe-2.0 -%%Title: na3_y -%%Creator: mbk2ps V2.0 -%%For: fred -%%CreationDate: Fri May 28 13:42:41 1993 -%%DocumentSuppliedProcSet: MBKtoPostScript -%%DocumentSuppliedFonts: PatternFont -%%BoundingBox: 172 164 422 678 -%%EndComments - -%%BeginFont: PatternFont 1 -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def -% /cross [ -% {2 1} {18 1} {2 2} {18 2} {0 3} {1 3} {2 3} {3 3} {4 3} {16 3} {17 3} {18 3} {19 3} {20 3} -% {2 4} {2 5} {18 4} {18 5} {10 17} {26 17} {10 18} {26 18} {8 19} {9 19} {10 19} {11 19} -% {12 19} {24 19} {25 19} {26 19} {27 19} {28 19} {10 20} {26 20} {10 21} {26 21} -% ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop -%%EndFont - -%%BeginProcSet: MBKtoPostScript 1 -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def -%%EndProcSet -%%EndProlog - -%%BeginSetup -0.10 setlinewidth -2 setlinecap -0 setlinejoin -%%EndSetup - -1.000000 dup scale -127.500000 158.500000 translate - -50 30 290 450 strokeAB -/PatternFontScale 15 def - gsave -1 [ -{ 50 260 290 520 } -] draw_rectangles -2 [ -{ 125 435 155 465 } { 185 435 215 465 } { 245 435 275 465 } { 65 435 95 465 } { 75 440 265 460 } -] draw_rectangles -3 [ -{ 125 5 155 35 } { 185 5 215 35 } { 245 5 275 35 } { 65 5 95 35 } { 75 10 265 30 } -] draw_rectangles -2 [ -{ 65 125 95 155 } { 65 65 95 95 } { 245 125 275 155 } { 65 65 95 185 } { 125 65 155 185 } { 245 65 275 185 } { 185 65 215 185 } { 205 65 255 185 } { 145 65 195 185 } { 85 65 135 185 } -] draw_rectangles -3 [ -{ 65 375 95 405 } { 65 315 95 345 } { 125 265 155 295 } { 125 325 155 355 } { 185 375 215 405 } { 185 315 215 345 } { 245 325 275 355 } { 245 265 275 295 } { 65 265 95 395 } { 185 265 215 395 } -] draw_rectangles -3 [ -{ 125 265 155 385 } { 245 265 275 385 } { 205 265 255 385 } { 145 265 195 385 } { 85 265 135 385 } -] draw_rectangles -12 [ -{ 135 445 145 455 } { 195 445 205 455 } { 135 15 145 25 } { 195 15 205 25 } { 75 135 85 145 } { 75 75 85 85 } { 255 135 265 145 } { 75 385 85 395 } { 75 325 85 335 } { 135 275 145 285 } -] draw_rectangles -12 [ -{ 135 335 145 345 } { 195 385 205 395 } { 195 325 205 335 } { 255 335 265 345 } { 75 215 85 225 } { 145 215 155 225 } { 205 215 215 225 } { 135 165 145 175 } { 195 165 205 175 } { 255 215 265 225 } -] draw_rectangles -12 [ -{ 75 275 85 285 } { 255 445 265 455 } { 75 445 85 455 } { 255 15 265 25 } { 75 15 85 25 } { 255 275 265 285 } -] draw_rectangles -4 [ -{ 65 205 95 235 } { 135 205 165 235 } { 195 205 225 235 } { 205 210 235 230 } { 225 195 235 255 } { 145 210 175 230 } { 165 195 175 255 } { 75 205 115 235 } { 105 195 115 255 } { 225 50 235 200 } -] draw_rectangles -4 [ -{ 165 50 175 200 } { 105 50 115 200 } { 225 250 235 400 } { 165 250 175 400 } { 105 250 115 400 } -] draw_rectangles -5 [ -{ 285 10 295 90 } { 45 10 55 90 } { 285 390 295 470 } { 45 390 55 470 } { 130 440 150 460 } { 190 440 210 460 } { 130 10 150 30 } { 190 10 210 30 } { 70 130 90 150 } { 70 70 90 90 } -] draw_rectangles -5 [ -{ 250 130 270 150 } { 70 380 90 400 } { 70 320 90 340 } { 130 270 150 290 } { 130 330 150 350 } { 190 380 210 400 } { 190 320 210 340 } { 250 330 270 350 } { 70 210 90 230 } { 140 210 160 230 } -] draw_rectangles -5 [ -{ 200 210 220 230 } { 130 160 150 180 } { 190 160 210 180 } { 250 210 270 230 } { 70 270 90 290 } { 250 440 270 460 } { 70 440 90 460 } { 250 10 270 30 } { 70 10 90 30 } { 250 270 270 290 } -] draw_rectangles -5 [ -{ 45 10 295 90 } { 250 425 270 455 } { 190 325 210 455 } { 130 425 150 455 } { 45 390 295 470 } { 70 325 90 455 } { 195 210 215 230 } { 190 165 210 225 } { 135 210 155 230 } { 130 165 150 225 } -] draw_rectangles -5 [ -{ 250 135 270 345 } { 75 215 85 285 } { 130 275 150 345 } { 135 270 265 290 } { 70 15 90 145 } { 75 10 265 30 } -] draw_rectangles -6 [ -{ 250 20 270 40 } { 190 20 210 40 } { 130 20 150 40 } { 70 20 90 40 } { 250 440 270 460 } { 190 440 210 460 } { 130 440 150 460 } { 70 440 90 460 } { 125 155 155 185 } { 185 155 215 185 } -] draw_rectangles -6 [ -{ 245 205 275 235 } { 65 265 95 295 } { 250 20 270 460 } { 70 20 90 460 } { 190 20 210 460 } { 130 20 150 460 } -] draw_rectangles - grestore -/Courier-Bold findfont 12 scalefont setfont -260 30 moveto (f.0) 0 showstring -200 30 moveto (i0.0) 0 showstring -140 30 moveto (i1.0) 0 showstring -80 30 moveto (i2.0) 0 showstring -290 50 moveto (vss.1) 0 showstring -50 50 moveto (vss.0) 0 showstring -260 450 moveto (f.1) 0 showstring -200 450 moveto (i0.1) 0 showstring -140 450 moveto (i1.1) 0 showstring -80 450 moveto (i2.1) 0 showstring -290 430 moveto (vdd.1) 0 showstring -50 430 moveto (vdd.0) 0 showstring -showpage -%%Trailer -%%EndComments - diff --git a/alliance/share/doc/overview/nmx2_dp.ps b/alliance/share/doc/overview/nmx2_dp.ps deleted file mode 100644 index 0ce912d7..00000000 --- a/alliance/share/doc/overview/nmx2_dp.ps +++ /dev/null @@ -1,612 +0,0 @@ -%!PS-Adobe-2.0 EPSF-1.2 -%%Title: nmx2_dp.ps -%%BoundingBox: 36 18 568 805 -%%Creator: Rps v1.03 with l2p -color -noheader nmx2_dp -%SCALE=2.936567 -% = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = -% This is the beginning of the l2p COLOR PostScript dictionnary. -% (If you want to change colors or patterns, this is THE place to do it.) -% (Remember that you can substitute another PostScript dictionnary.) -%%Pages: 1 1 -%%EndComments -%%BeginPreview: 256 64 1 64 -%0000000000000000000000000000000000000000000000000000000000000000 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000000000000000000000000000000000F000000000000000FFFF0 -%0FFFF00000000FFFF0FFF000FFF000000000000000FFF00000000000000FFFF0 -%0FFFF00000000F0000F00F0F00000000000000000FF0FF00F0F0FFF0000FFFF0 -%0FFFF00000000F0000F00F0F0000000000000000FFF0FFF0F0F0F0F0000FFFF0 -%0FFFF00000000FFF00FFF000FF0000000000000000F0F000F0F0FFF0000FFFF0 -%0FFFF00000000F0000F0000000F000000000000000F0F000F0F0F000000FFFF0 -%0FFFF00000000F0000F0000000F000000000000000F0F000FFF0F000000FFFF0 -%0FFFF00000000FFFF0F0000FFF0000000000000000FFF00000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFF00FFF00FFFF0F000F0FFF0FFFF0F00000F000000000FFFF0 -%0FFFF00000000F00F0F00F0F0000F000F00F00F0000F00000F000000000FFFF0 -%0FFFF00000000F00F0F00F0F00000F0F000F00F0000F00F00F000000000FFFF0 -%0FFFF00000000FFF00FFF00FFF000F0F000F00FFF00F00F00F000000000FFFF0 -%0FFFF00000000F0000F0F00F00000F0F000F00F00000F0F0F0000000000FFFF0 -%0FFFF00000000F0000F00F0F000000F0000F00F00000FF0FF0000000000FFFF0 -%0FFFF00000000F0000F00F0FFFF000F000FFF0FFFF00F000F0000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F00000FF00F00F00FF00F00F0FFFF00000000000000000FFFF0 -%0FFFF00000000F0000F00F0F00F0F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F00F0F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000FFFF00FF00F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F00F000F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F00F000F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000FFFF0F00F00F0000FF00FFFF00F0000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000FF0000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F00F000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000000F000000000000000000000000000000000000000000FFFF0 -%0FFFF0000000000F0000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000F00000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFFF000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFF000FF00FFF00FFFF0FFF00000000000000000000000FFFF0 -%0FFFF00000000F00F0F00F0F00F0F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000F00F0F00F0F00F0F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000FFF00FFFF0FFF00FFF00FFF00000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000F0000F0F00000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000FFFF0F00F0000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0000000000000000000000000000000000000000000000000000000000000000 -%%EndPreview -%%EndProlog - -%%BeginSetup -/INFO % Change jobname in order to give info about status -{/statusdict where exch pop { - statusdict exch /jobname exch put -} if } bind def - -/NOP % Draw nothing with x,y,w,h -{pop pop pop pop} bind def - -/ER % Draw an [E]mpty [R]ectangle with x,y,w,h -{/h exch def /w exch def newpath moveto -0 h rlineto w 0 rlineto 0 h neg rlineto -closepath stroke} bind def - -/E2R % Draw an [E]mpty dashed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def newpath moveto -1.0 setlinewidth [4.0 4.0] 0 setdash -0 h rlineto w 0 rlineto 0 h neg rlineto -closepath stroke context restore} bind def - -/D1FR % Draw a [D]iagonal [1] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 2 add 4 w { - newpath 0 moveto h h rlineto stroke -} for context restore} bind def - -/D2FR % Draw a [D]iagonal [2] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 8 w { - newpath 0 moveto h h rlineto stroke -} for context restore} bind def - -/D6FR % Draw a [D]iagonal [6] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -0.5 setlinewidth [1 4] 0 setdash -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D7FR % Draw a [D]iagonal [7] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -[2 9] 0 setdash -1.0 setlinewidth -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D8FR % Draw a [D]iagonal [8] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -2.0 setlinewidth -0 6 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D9FR % Draw a [D]iagonal [9] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -1 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/X1FR % Draw a [X]cross [1] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 4 w { - newpath 0 moveto h h rlineto stroke -} for -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/X2FR % Draw a [X]cross [2] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 2 w { - newpath 0 moveto h h rlineto stroke -} for -0 2 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -%- - - BEGIN OF LAYER TRADUCTION - - - -/NWELL_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.5 1.0 0.0 setcmykcolor end} if -} def -/PWELL_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/NIMP_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/PIMP_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/ACTIV_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/NDIF_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/PDIF_init { - /R { D1FR } bind def - /setcmykcolor where {begin 0.0 0.2 1.0 0.2 setcmykcolor end} if -} def -/NTIE_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/PTIE_init { - /R { D1FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/POLY_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.0 1.0 1.0 0.2 setcmykcolor end} if -} def -/GATE_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.0 1.0 1.0 0.0 setcmykcolor end} if -} def -/TPOLY_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.2 0.7 0.7 0.0 setcmykcolor end} if -} def -/CONT_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU1_init { - /R { D7FR } bind def - /setcmykcolor where {begin 1.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/TALU1_init { - /R { D7FR } bind def - /setcmykcolor where {begin 1.0 1.0 0.0 0.0 setcmykcolor end} if -} def -/VIA1_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU2_init { - /R { D2FR } bind def - /setcmykcolor where {begin 1.0 0.0 0.0 0.0 setcmykcolor end} if -} def -/TALU2_init { - /R { D2FR } bind def - /setcmykcolor where {begin 1.0 0.0 0.2 0.0 setcmykcolor end} if -} def -/VIA2_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU3_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/TALU3_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.0 setcmykcolor end} if -} def -/VIA3_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU4_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/CPAS_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 0.0 setcmykcolor end} if -} def -/REF_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER0_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER1_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER2_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ABOX_init { - /R { E2R } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/UNKNOW_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -%- - - END OF LAYER TRADUCTION - - - -%%EndSetup - -% This is the end of the l2p COLOR PostScript dictionnary. -% = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = -%%Page: 1 1 -1.468284 setlinewidth - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NWELL_init -159.335821 464.358209 281.910448 328.895522 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PWELL_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NIMP_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PIMP_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ACTIV_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NDIF_init -282.671642 200.067164 35.238806 35.238806 R -388.388060 188.320896 35.238806 35.238806 R -176.955224 188.320896 35.238806 35.238806 R -388.388060 153.082090 35.238806 105.716418 R -376.641791 153.082090 23.492537 105.716418 R -341.402985 153.082090 23.492537 105.716418 R -341.402985 153.082090 23.492537 105.716418 R -306.164179 153.082090 23.492537 105.716418 R -270.925373 153.082090 23.492537 105.716418 R -235.686567 153.082090 23.492537 105.716418 R -235.686567 153.082090 23.492537 105.716418 R -200.447761 153.082090 23.492537 105.716418 R -176.955224 153.082090 35.238806 105.716418 R -282.671642 153.082090 35.238806 105.716418 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PDIF_init -282.671642 552.455224 35.238806 35.238806 R -388.388060 611.186567 35.238806 35.238806 R -176.955224 611.186567 35.238806 35.238806 R -235.686567 470.231343 23.492537 211.432836 R -200.447761 470.231343 23.492537 211.432836 R -270.925373 470.231343 23.492537 211.432836 R -235.686567 470.231343 23.492537 211.432836 R -341.402985 470.231343 23.492537 211.432836 R -306.164179 470.231343 23.492537 211.432836 R -376.641791 470.231343 23.492537 211.432836 R -341.402985 470.231343 23.492537 211.432836 R -282.671642 470.231343 35.238806 211.432836 R -388.388060 470.231343 35.238806 211.432836 R -176.955224 470.231343 35.238806 211.432836 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NTIE_init -388.388060 716.902985 35.238806 35.238806 R -176.955224 716.902985 35.238806 35.238806 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PTIE_init -388.388060 82.604478 35.238806 35.238806 R -176.955224 82.604478 35.238806 35.238806 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -POLY_init -235.686567 47.365672 35.238806 35.238806 R -270.925373 752.141791 35.238806 35.238806 R -329.656716 47.365672 35.238806 35.238806 R -270.925373 693.410448 35.238806 35.238806 R -388.388060 376.261194 35.238806 35.238806 R -176.955224 317.529851 35.238806 35.238806 R -223.940299 329.276119 11.746269 129.208955 R -223.940299 270.544776 11.746269 70.477612 R -188.701493 317.529851 46.985075 35.238806 R -364.895522 388.007463 11.746269 70.477612 R -364.895522 270.544776 11.746269 129.208955 R -364.895522 376.261194 46.985075 35.238806 R -259.179104 59.111940 11.746269 82.223881 R -247.432836 59.111940 23.492537 11.746269 R -329.656716 59.111940 11.746269 82.223881 R -329.656716 59.111940 23.492537 11.746269 R -329.656716 693.410448 11.746269 82.223881 R -282.671642 763.888060 58.731343 11.746269 R -259.179104 693.410448 35.238806 11.746269 R -282.671642 693.410448 11.746269 23.492537 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -GATE_init -223.940299 452.611940 11.746269 246.671642 R -259.179104 452.611940 11.746269 246.671642 R -329.656716 452.611940 11.746269 246.671642 R -364.895522 452.611940 11.746269 246.671642 R -364.895522 135.462687 11.746269 140.955224 R -329.656716 135.462687 11.746269 140.955224 R -259.179104 135.462687 11.746269 140.955224 R -223.940299 135.462687 11.746269 140.955224 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TPOLY_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -CONT_init -247.432836 59.111940 11.746269 11.746269 R -282.671642 763.888060 11.746269 11.746269 R -400.134328 728.649254 11.746269 11.746269 R -188.701493 728.649254 11.746269 11.746269 R -294.417910 564.201493 11.746269 11.746269 R -294.417910 211.813433 11.746269 11.746269 R -400.134328 200.067164 11.746269 11.746269 R -188.701493 200.067164 11.746269 11.746269 R -400.134328 622.932836 11.746269 11.746269 R -341.402985 59.111940 11.746269 11.746269 R -188.701493 622.932836 11.746269 11.746269 R -282.671642 705.156716 11.746269 11.746269 R -400.134328 388.007463 11.746269 11.746269 R -188.701493 329.276119 11.746269 11.746269 R -400.134328 94.350746 11.746269 11.746269 R -188.701493 94.350746 11.746269 11.746269 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU1_init -241.559701 53.238806 23.492537 23.492537 R -276.798507 758.014925 23.492537 23.492537 R -(16Ko of nmx2_dp)INFO -394.261194 722.776119 23.492537 23.492537 R -182.828358 722.776119 23.492537 23.492537 R -394.261194 758.014925 23.492537 23.492537 R -182.828358 758.014925 23.492537 23.492537 R -182.828358 53.238806 23.492537 23.492537 R -288.544776 558.328358 23.492537 23.492537 R -288.544776 205.940299 23.492537 23.492537 R -394.261194 194.194030 23.492537 23.492537 R -182.828358 194.194030 23.492537 23.492537 R -394.261194 617.059701 23.492537 23.492537 R -335.529851 53.238806 23.492537 23.492537 R -182.828358 617.059701 23.492537 23.492537 R -394.261194 53.238806 23.492537 23.492537 R -276.798507 699.283582 23.492537 23.492537 R -394.261194 382.134328 23.492537 23.492537 R -182.828358 323.402985 23.492537 23.492537 R -394.261194 88.477612 23.492537 23.492537 R -182.828358 88.477612 23.492537 23.492537 R -235.686567 59.111940 11.746269 11.746269 R -353.149254 59.111940 11.746269 11.746269 R -353.149254 763.888060 11.746269 11.746269 R -235.686567 763.888060 11.746269 11.746269 R -182.828358 59.111940 23.492537 152.701493 R -394.261194 59.111940 23.492537 152.701493 R -182.828358 622.932836 23.492537 152.701493 R -394.261194 622.932836 23.492537 152.701493 R -235.686567 59.111940 23.492537 11.746269 R -235.686567 763.888060 58.731343 11.746269 R -235.686567 59.111940 11.746269 716.522388 R -294.417910 153.082090 11.746269 481.597015 R -188.701493 270.544776 11.746269 305.402985 R -353.149254 59.111940 11.746269 657.791045 R -353.149254 705.156716 11.746269 70.477612 R -282.671642 705.156716 82.223881 11.746269 R -341.402985 59.111940 23.492537 11.746269 R -400.134328 270.544776 11.746269 305.402985 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU1_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA1_init -400.134328 763.888060 11.746269 11.746269 R -188.701493 763.888060 11.746269 11.746269 R -188.701493 59.111940 11.746269 11.746269 R -400.134328 59.111940 11.746269 11.746269 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU2_init -388.388060 752.141791 35.238806 35.238806 R -176.955224 752.141791 35.238806 35.238806 R -176.955224 47.365672 35.238806 35.238806 R -388.388060 47.365672 35.238806 35.238806 R -147.589552 18.000000 23.492537 93.970149 R -429.500000 18.000000 23.492537 93.970149 R -147.589552 734.522388 23.492537 70.477612 R -429.500000 734.522388 23.492537 70.477612 R -147.589552 734.522388 305.402985 70.477612 R -147.589552 18.000000 305.402985 93.970149 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU2_init -147.589552 147.208955 305.402985 23.492537 R -147.589552 205.940299 305.402985 23.492537 R -147.589552 264.671642 305.402985 23.492537 R -147.589552 323.402985 305.402985 23.492537 R -147.589552 382.134328 305.402985 23.492537 R -147.589552 440.865672 305.402985 23.492537 R -147.589552 499.597015 305.402985 23.492537 R -147.589552 558.328358 305.402985 23.492537 R -147.589552 617.059701 305.402985 23.492537 R -147.589552 675.791045 305.402985 23.492537 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA2_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU4_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -CPAS_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -REF_init -294.417910 505.470149 11.746269 11.746269 R -294.417910 388.007463 11.746269 11.746269 R -400.134328 564.201493 11.746269 11.746269 R -188.701493 564.201493 11.746269 11.746269 R -294.417910 622.932836 11.746269 11.746269 R -294.417910 270.544776 11.746269 11.746269 R -188.701493 270.544776 11.746269 11.746269 R -294.417910 153.082090 11.746269 11.746269 R -400.134328 270.544776 11.746269 11.746269 R -188.701493 388.007463 11.746269 11.746269 R -400.134328 329.276119 11.746269 11.746269 R -188.701493 446.738806 11.746269 11.746269 R -400.134328 446.738806 11.746269 11.746269 R -294.417910 446.738806 11.746269 11.746269 R -294.417910 622.932836 11.746269 11.746269 R -294.417910 329.276119 11.746269 11.746269 R -188.701493 505.470149 11.746269 11.746269 R -400.134328 505.470149 11.746269 11.746269 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER0_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER1_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER2_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ABOX_init -159.335821 64.985075 281.910448 704.776119 R -layer restore -showpage -%%EOF diff --git a/alliance/share/doc/overview/nmx2_y.ps b/alliance/share/doc/overview/nmx2_y.ps deleted file mode 100644 index a45fee2d..00000000 --- a/alliance/share/doc/overview/nmx2_y.ps +++ /dev/null @@ -1,645 +0,0 @@ -%!PS-Adobe-2.0 EPSF-1.2 -%%Title: nmx2_y.ps -%%BoundingBox: 36 18 568 805 -%%Creator: Rps v1.03 with l2p -color -noheader -scale=2.936567 nmx2_y -%SCALE=2.936567 -% = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = -% This is the beginning of the l2p COLOR PostScript dictionnary. -% (If you want to change colors or patterns, this is THE place to do it.) -% (Remember that you can substitute another PostScript dictionnary.) -%%Pages: 1 1 -%%EndComments -%%BeginPreview: 256 64 1 64 -%0000000000000000000000000000000000000000000000000000000000000000 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000000000000000000000000000000000F000000000000000FFFF0 -%0FFFF00000000FFFF0FFF000FFF000000000000000FFF00000000000000FFFF0 -%0FFFF00000000F0000F00F0F00000000000000000FF0FF00F0F0FFF0000FFFF0 -%0FFFF00000000F0000F00F0F0000000000000000FFF0FFF0F0F0F0F0000FFFF0 -%0FFFF00000000FFF00FFF000FF0000000000000000F0F000F0F0FFF0000FFFF0 -%0FFFF00000000F0000F0000000F000000000000000F0F000F0F0F000000FFFF0 -%0FFFF00000000F0000F0000000F000000000000000F0F000FFF0F000000FFFF0 -%0FFFF00000000FFFF0F0000FFF0000000000000000FFF00000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFF00FFF00FFFF0F000F0FFF0FFFF0F00000F000000000FFFF0 -%0FFFF00000000F00F0F00F0F0000F000F00F00F0000F00000F000000000FFFF0 -%0FFFF00000000F00F0F00F0F00000F0F000F00F0000F00F00F000000000FFFF0 -%0FFFF00000000FFF00FFF00FFF000F0F000F00FFF00F00F00F000000000FFFF0 -%0FFFF00000000F0000F0F00F00000F0F000F00F00000F0F0F0000000000FFFF0 -%0FFFF00000000F0000F00F0F000000F0000F00F00000FF0FF0000000000FFFF0 -%0FFFF00000000F0000F00F0FFFF000F000FFF0FFFF00F000F0000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F00000FF00F00F00FF00F00F0FFFF00000000000000000FFFF0 -%0FFFF00000000F0000F00F0F00F0F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F00F0F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000FFFF00FF00F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F00F000F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000F0000F00F00F000F00F0F00F00F0000000000000000000FFFF0 -%0FFFF00000000FFFF0F00F00F0000FF00FFFF00F0000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000FF0000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F00F000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000000F000000000000000000000000000000000000000000FFFF0 -%0FFFF0000000000F0000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000F00000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000F000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFFF000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF00000000FFF000FF00FFF00FFFF0FFF00000000000000000000000FFFF0 -%0FFFF00000000F00F0F00F0F00F0F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000F00F0F00F0F00F0F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000FFF00FFFF0FFF00FFF00FFF00000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000F0000F0F00000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000F0000F00F0000000000000000000000FFFF0 -%0FFFF00000000F0000F00F0F0000FFFF0F00F0000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFF000000000000000000000000000000000000000000000000000000FFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -%0000000000000000000000000000000000000000000000000000000000000000 -%%EndPreview -%%EndProlog - -%%BeginSetup -/INFO % Change jobname in order to give info about status -{/statusdict where exch pop { - statusdict exch /jobname exch put -} if } bind def - -/NOP % Draw nothing with x,y,w,h -{pop pop pop pop} bind def - -/ER % Draw an [E]mpty [R]ectangle with x,y,w,h -{/h exch def /w exch def newpath moveto -0 h rlineto w 0 rlineto 0 h neg rlineto -closepath stroke} bind def - -/E2R % Draw an [E]mpty dashed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def newpath moveto -1.0 setlinewidth [4.0 4.0] 0 setdash -0 h rlineto w 0 rlineto 0 h neg rlineto -closepath stroke context restore} bind def - -/D1FR % Draw a [D]iagonal [1] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 2 add 4 w { - newpath 0 moveto h h rlineto stroke -} for context restore} bind def - -/D2FR % Draw a [D]iagonal [2] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 8 w { - newpath 0 moveto h h rlineto stroke -} for context restore} bind def - -/D6FR % Draw a [D]iagonal [6] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -0.5 setlinewidth [1 4] 0 setdash -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D7FR % Draw a [D]iagonal [7] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -[2 9] 0 setdash -1.0 setlinewidth -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D8FR % Draw a [D]iagonal [8] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -2.0 setlinewidth -0 6 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/D9FR % Draw a [D]iagonal [9] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -1 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/X1FR % Draw a [X]cross [1] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 4 w { - newpath 0 moveto h h rlineto stroke -} for -0 4 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -/X2FR % Draw a [X]cross [2] [F]illed [R]ectangle with x,y,w,h -{/context save def /h exch def /w exch def translate newpath -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath stroke -0 0 moveto 0 h rlineto w 0 rlineto 0 h neg rlineto closepath clip -1.0 setlinewidth -h neg 2 w { - newpath 0 moveto h h rlineto stroke -} for -0 2 w h add { - newpath 0 moveto h neg h rlineto stroke -} for context restore} bind def - -%- - - BEGIN OF LAYER TRADUCTION - - - -/NWELL_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.5 1.0 0.0 setcmykcolor end} if -} def -/PWELL_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/NIMP_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/PIMP_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/ACTIV_init { - /R { D6FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/NDIF_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.2 setcmykcolor end} if -} def -/PDIF_init { - /R { D1FR } bind def - /setcmykcolor where {begin 0.0 0.2 1.0 0.2 setcmykcolor end} if -} def -/NTIE_init { - /R { D9FR } bind def - /setcmykcolor where {begin 1.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/PTIE_init { - /R { D1FR } bind def - /setcmykcolor where {begin 0.0 0.0 1.0 0.0 setcmykcolor end} if -} def -/POLY_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.0 1.0 1.0 0.2 setcmykcolor end} if -} def -/GATE_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.0 1.0 1.0 0.0 setcmykcolor end} if -} def -/TPOLY_init { - /R { X1FR } bind def - /setcmykcolor where {begin 0.2 0.7 0.7 0.0 setcmykcolor end} if -} def -/CONT_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU1_init { - /R { D7FR } bind def - /setcmykcolor where {begin 1.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/TALU1_init { - /R { D7FR } bind def - /setcmykcolor where {begin 1.0 1.0 0.0 0.0 setcmykcolor end} if -} def -/VIA1_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU2_init { - /R { D2FR } bind def - /setcmykcolor where {begin 1.0 0.0 0.0 0.0 setcmykcolor end} if -} def -/TALU2_init { - /R { D2FR } bind def - /setcmykcolor where {begin 1.0 0.0 0.2 0.0 setcmykcolor end} if -} def -/VIA2_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU3_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/TALU3_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.0 setcmykcolor end} if -} def -/VIA3_init { - /R { X2FR } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ALU4_init { - /R { D8FR } bind def - /setcmykcolor where {begin 0.0 1.0 0.0 0.2 setcmykcolor end} if -} def -/CPAS_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 0.0 setcmykcolor end} if -} def -/REF_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER0_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER1_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/USER2_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/ABOX_init { - /R { E2R } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -/UNKNOW_init { - /R { NOP } bind def - /setcmykcolor where {begin 0.0 0.0 0.0 1.0 setcmykcolor end} if -} def -%- - - END OF LAYER TRADUCTION - - - -%%EndSetup - -% This is the end of the l2p COLOR PostScript dictionnary. -% = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = -%%Page: 1 1 -1.468284 setlinewidth - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NWELL_init -88.858206 405.626844 422.865648 305.402968 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PWELL_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NIMP_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PIMP_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ACTIV_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NDIF_init -317.910432 282.291030 35.238804 35.238804 R -176.955216 258.798494 35.238804 35.238804 R -176.955216 188.320886 35.238804 35.238804 R -458.865648 258.798494 35.238804 35.238804 R -458.865648 188.320886 35.238804 35.238804 R -317.910432 235.305958 35.238804 35.238804 R -458.865648 176.574618 35.238804 140.955216 R -388.388040 176.574618 35.238804 140.955216 R -317.910432 176.574618 35.238804 140.955216 R -247.432824 176.574618 35.238804 140.955216 R -176.955216 176.574618 35.238804 140.955216 R -447.119380 176.574618 23.492536 140.955216 R -411.880576 176.574618 23.492536 140.955216 R -376.641772 176.574618 23.492536 140.955216 R -341.402968 176.574618 23.492536 140.955216 R -306.164164 176.574618 23.492536 140.955216 R -270.925360 176.574618 23.492536 140.955216 R -235.686556 176.574618 23.492536 140.955216 R -200.447752 176.574618 23.492536 140.955216 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PDIF_init -388.388040 458.485050 35.238804 35.238804 R -176.955216 446.738782 35.238804 35.238804 R -176.955216 493.723854 35.238804 35.238804 R -247.432824 552.455194 35.238804 35.238804 R -247.432824 505.470122 35.238804 35.238804 R -317.910432 493.723854 35.238804 35.238804 R -317.910432 446.738782 35.238804 35.238804 R -388.388040 411.499978 35.238804 35.238804 R -458.865648 493.723854 35.238804 35.238804 R -458.865648 446.738782 35.238804 35.238804 R -247.432824 611.186534 35.238804 35.238804 R -388.388040 411.499978 35.238804 270.164164 R -458.865648 411.499978 35.238804 270.164164 R -317.910432 411.499978 35.238804 270.164164 R -247.432824 411.499978 35.238804 270.164164 R -176.955216 411.499978 35.238804 270.164164 R -447.119380 411.499978 23.492536 270.164164 R -411.880576 411.499978 23.492536 270.164164 R -376.641772 411.499978 23.492536 270.164164 R -341.402968 411.499978 23.492536 270.164164 R -306.164164 411.499978 23.492536 270.164164 R -270.925360 411.499978 23.492536 270.164164 R -235.686556 411.499978 23.492536 270.164164 R -200.447752 411.499978 23.492536 270.164164 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -NTIE_init -106.477608 411.499978 35.238804 35.238804 R -106.477608 481.977586 35.238804 35.238804 R -106.477608 552.455194 35.238804 35.238804 R -106.477608 611.186534 35.238804 35.238804 R -106.477608 423.246246 35.238804 187.940288 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -PTIE_init -106.477608 176.574618 35.238804 35.238804 R -106.477608 282.291030 35.238804 35.238804 R -106.477608 235.305958 35.238804 35.238804 R -106.477608 117.843278 35.238804 35.238804 R -106.477608 153.082082 35.238804 152.701484 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -POLY_init -329.656700 341.022370 35.238804 35.238804 R -188.701484 329.276102 35.238804 35.238804 R -259.179092 329.276102 35.238804 35.238804 R -447.119380 329.276102 35.238804 35.238804 R -200.447752 335.149236 35.238804 23.492536 R -223.940288 329.276102 11.746268 70.477608 R -270.925360 335.149236 35.238804 23.492536 R -294.417896 329.276102 11.746268 70.477608 R -435.373112 335.149236 35.238804 23.492536 R -435.373112 329.276102 11.746268 70.477608 R -364.895504 329.276102 11.746268 70.477608 R -341.402968 346.895504 35.238804 23.492536 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -GATE_init -435.373112 393.880576 11.746268 305.402968 R -364.895504 393.880576 11.746268 305.402968 R -294.417896 393.880576 11.746268 305.402968 R -223.940288 393.880576 11.746268 305.402968 R -435.373112 158.955216 11.746268 176.194020 R -364.895504 158.955216 11.746268 176.194020 R -294.417896 158.955216 11.746268 176.194020 R -223.940288 158.955216 11.746268 176.194020 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TPOLY_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -CONT_init -329.656700 294.037298 11.746268 11.746268 R -341.402968 352.768638 11.746268 11.746268 R -400.134308 470.231318 11.746268 11.746268 R -118.223876 188.320886 11.746268 11.746268 R -118.223876 423.246246 11.746268 11.746268 R -118.223876 493.723854 11.746268 11.746268 R -(16Ko of nmx2_y)INFO -118.223876 564.201462 11.746268 11.746268 R -118.223876 622.932802 11.746268 11.746268 R -118.223876 294.037298 11.746268 11.746268 R -118.223876 247.052226 11.746268 11.746268 R -118.223876 129.589546 11.746268 11.746268 R -188.701484 270.544762 11.746268 11.746268 R -188.701484 200.067154 11.746268 11.746268 R -470.611916 270.544762 11.746268 11.746268 R -470.611916 200.067154 11.746268 11.746268 R -188.701484 458.485050 11.746268 11.746268 R -188.701484 505.470122 11.746268 11.746268 R -259.179092 564.201462 11.746268 11.746268 R -259.179092 517.216390 11.746268 11.746268 R -329.656700 505.470122 11.746268 11.746268 R -329.656700 458.485050 11.746268 11.746268 R -400.134308 423.246246 11.746268 11.746268 R -470.611916 505.470122 11.746268 11.746268 R -470.611916 458.485050 11.746268 11.746268 R -200.447752 341.022370 11.746268 11.746268 R -270.925360 341.022370 11.746268 11.746268 R -458.865648 341.022370 11.746268 11.746268 R -259.179092 622.932802 11.746268 11.746268 R -329.656700 247.052226 11.746268 11.746268 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU1_init -323.783566 288.164164 23.492536 23.492536 R -335.529834 346.895504 23.492536 23.492536 R -394.261174 464.358184 23.492536 23.492536 R -112.350742 182.447752 23.492536 23.492536 R -112.350742 417.373112 23.492536 23.492536 R -112.350742 487.850720 23.492536 23.492536 R -112.350742 558.328328 23.492536 23.492536 R -112.350742 617.059668 23.492536 23.492536 R -112.350742 288.164164 23.492536 23.492536 R -112.350742 241.179092 23.492536 23.492536 R -112.350742 123.716412 23.492536 23.492536 R -182.828350 264.671628 23.492536 23.492536 R -182.828350 194.194020 23.492536 23.492536 R -464.738782 264.671628 23.492536 23.492536 R -464.738782 194.194020 23.492536 23.492536 R -182.828350 452.611916 23.492536 23.492536 R -182.828350 499.596988 23.492536 23.492536 R -253.305958 558.328328 23.492536 23.492536 R -253.305958 511.343256 23.492536 23.492536 R -323.783566 499.596988 23.492536 23.492536 R -323.783566 452.611916 23.492536 23.492536 R -394.261174 417.373112 23.492536 23.492536 R -464.738782 499.596988 23.492536 23.492536 R -464.738782 452.611916 23.492536 23.492536 R -194.574618 335.149236 23.492536 23.492536 R -265.052226 335.149236 23.492536 23.492536 R -452.992514 335.149236 23.492536 23.492536 R -182.828350 382.134308 23.492536 23.492536 R -253.305958 382.134308 23.492536 23.492536 R -323.783566 393.880576 23.492536 23.492536 R -464.738782 382.134308 23.492536 23.492536 R -394.261174 370.388040 23.492536 23.492536 R -253.305958 617.059668 23.492536 23.492536 R -323.783566 241.179092 23.492536 23.492536 R -82.985072 558.328328 11.746268 93.970144 R -82.985072 111.970144 11.746268 93.970144 R -505.850720 558.328328 11.746268 93.970144 R -505.850720 111.970144 11.746268 93.970144 R -464.738782 458.485050 23.492536 70.477608 R -188.701484 458.485050 152.701484 11.746268 R -323.783566 458.485050 23.492536 70.477608 R -329.656700 517.216390 152.701484 11.746268 R -323.783566 352.768638 23.492536 58.731340 R -464.738782 153.082082 23.492536 129.208948 R -82.985072 111.970144 434.611916 93.970144 R -182.828350 153.082082 23.492536 129.208948 R -464.738782 341.022370 23.492536 58.731340 R -458.865648 341.022370 23.492536 11.746268 R -253.305958 517.216390 23.492536 117.462680 R -82.985072 558.328328 434.611916 93.970144 R -188.701484 341.022370 23.492536 11.746268 R -182.828350 341.022370 23.492536 58.731340 R -259.179092 341.022370 23.492536 11.746268 R -253.305958 341.022370 23.492536 58.731340 R -329.656700 352.768638 23.492536 11.746268 R -323.783566 247.052226 23.492536 58.731340 R -394.261174 282.291030 23.492536 199.686556 R -329.656700 276.417896 82.223876 23.492536 R -112.350742 423.246246 23.492536 211.432824 R -112.350742 129.589546 23.492536 176.194020 R -182.828350 458.485050 23.492536 58.731340 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU1_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA1_init -188.701484 388.007442 11.746268 11.746268 R -259.179092 388.007442 11.746268 11.746268 R -329.656700 399.753710 11.746268 11.746268 R -470.611916 388.007442 11.746268 11.746268 R -400.134308 376.261174 11.746268 11.746268 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU2_init -176.955216 376.261174 35.238804 35.238804 R -247.432824 376.261174 35.238804 35.238804 R -317.910432 388.007442 35.238804 35.238804 R -458.865648 376.261174 35.238804 35.238804 R -388.388040 364.514906 35.238804 35.238804 R -464.738782 617.059668 23.492536 23.492536 R -464.738782 123.716412 23.492536 23.492536 R -394.261174 617.059668 23.492536 23.492536 R -394.261174 123.716412 23.492536 23.492536 R -323.783566 617.059668 23.492536 23.492536 R -323.783566 123.716412 23.492536 23.492536 R -253.305958 617.059668 23.492536 23.492536 R -253.305958 123.716412 23.492536 23.492536 R -182.828350 617.059668 23.492536 23.492536 R -182.828350 123.716412 23.492536 23.492536 R -182.828350 123.716412 23.492536 516.835792 R -253.305958 123.716412 23.492536 516.835792 R -394.261174 123.716412 23.492536 516.835792 R -464.738782 123.716412 23.492536 516.835792 R -323.783566 123.716412 23.492536 516.835792 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU2_init -112.350742 123.716412 23.492536 516.835792 R -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA2_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -TALU3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -VIA3_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ALU4_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -CPAS_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -REF_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER0_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER1_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -USER2_init -layer restore - -%- - - - - - - - - - - - [NEW LAYER] -/layer save def -ABOX_init -88.858206 135.462680 422.865648 493.343256 R -layer restore -showpage -%%EOF diff --git a/alliance/share/doc/overview/overview.blg b/alliance/share/doc/overview/overview.blg deleted file mode 100644 index 59de123b..00000000 --- a/alliance/share/doc/overview/overview.blg +++ /dev/null @@ -1,6 +0,0 @@ -This is BibTeX, C Version 0.99c -The top-level auxiliary file: overview.aux -The style file: unsrt.bst -Database file #1: /users/cao4/fred/tex/articles/bib/article.bib -Database file #2: /users/cao4/fred/tex/articles/padp/pplace.bib -Database file #3: ./thesis.bib diff --git a/alliance/share/doc/overview/overview.tex b/alliance/share/doc/overview/overview.tex deleted file mode 100644 index 306143a5..00000000 --- a/alliance/share/doc/overview/overview.tex +++ /dev/null @@ -1,1053 +0,0 @@ -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -% -% Author : Frederic Petrot -% Modified by : Olivier Sirol -% $Id: overview.tex,v 1.4 2000/04/17 12:02:03 czo Exp $ -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\documentclass{article} -\usepackage{t1enc,isolatin1} -\usepackage{palatino,psfig,here} -\textheight 9.0in -\textwidth 6.0in -\topmargin -0.0in -\oddsidemargin +0.3in -\evensidemargin -0.3in -\marginparwidth +0.5in -\parskip 8pt plus 2pt minus 2pt % space beetween paragraphe -\parindent 0em % indentation of the first line -\topsep 0pt % space beetween list and text -\parsep 8pt % space beetween 2 par. -\partopsep 0pt % space beetween 2 par. -\itemsep 0pt % space beetween 2 items -\raggedbottom -\begin{document} -%\psdraft -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\begin{center} -\Large \textbf{Alliance}: A Complete CAD System for \textbf{VLSI} Design\\ -\vspace*{1cm} -\large -Équipe Achitecture des Systèmes et Micro-Électronique\\ -Laboratoire d'Informatique de Paris 6\\ -Université Pierre et Marie Curie\\ -4, Place Jussieu 75252 Paris Cedex 05,\\ -France\\ -\texttt{http://www-asim.lip6.fr/alliance/}\\* -\texttt{ftp://ftp-asim.lip6.fr/pub/alliance/}\\* -\texttt{mailto:alliance-support@asim.lip6.fr}\\* -\end{center} - -%%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section*{\centerline{Abstract}} -\begin{quote}\em -The \textbf{Alliance} package is a complete set of CAD tools for the -specification, design and validation of digital \textbf{VLSI} circuits. -Beside the tools, \textbf{Alliance} includes also a set of cell -libraries, from standard cells for automatic place and route tools, -to custom block generators to be used in high performance circuits. -This package is used in more than 250 universities worldwide. - -Each \textbf{Alliance} tool can operate as a standalone program as -well as a part of the complete design framework. -After introducing briefly the design methodology, we outline the -functionnality of the tools. -Experiemental results conclude the presentation. - -\textbf{Alliance} runs on any \textbf{Unix} system and has been recently -ported to \textbf{Windows} NT. -It is freely available on \texttt{ftp}, -and includes binaries, leaf -cells libraries, on-line documentation, and tutorials. -\rm\end{quote} - - - - -%%%%%%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%% -\section{Introduction} - -The \textbf{Alliance} package is the result of a ten years effort -spent at the \textbf{LIP6} Laboratory (formerly \textbf{MASI}) -of the Pierre et Marie Curie University (UPMC), in Paris. -During these years, our major goal was to provide our undergraduate -and graduate students with a complete CAD framework, designed to -assist them in digital \textbf{VLSI} \textbf{CMOS} course. -The \textit{Architecture} team at \textbf{LIP6} focuses its activity on -two key issues: computer architectures using high complexity ASICs, -and innovative CAD tools for \textbf{VLSI} design. -Strong interaction exists between the people working on computer -architectures and the one working on CAD tools. -The main CAD action aims at fulfilling both the needs of experienced -designers by providing practical answers to state-of-the-art problems -(logic synthesis, procedural generation, layout verification, test and -interoperability), and novice designers, by providing a simple and -consistent set of tools. -Our \textbf{VLSI} design flow is therefore based on both advanced CAD tools -that are not available within commercial CAD systems, such as -functional abstraction or static timing -analysis, and standard design/validation tools. - -\textbf{Alliance} VLSI CAD System is free software. Binaries, source code and -cells libraries are freely available under the GNU General Public Licence (\textbf{GPL}). -You are welcome to use the software package even for commercial designs whithout -any fee. You are just required to mention : "Designed with Alliance © LIP6/Université -Pierre et Marie Curie". For any questions please mail to : -\texttt{alliance-support@asim.lip6.fr}. - - - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Process independence} - -To be useful, a CAD system must provide a way to the silicon, -therefore \textbf{Alliance} provides a large set of cell libraries -also available at the layout level. -The target technologies of \textbf{Alliance} is \textbf{CMOS}. -The layout libraries rely on a symbolic layout approach that provides -process independence in order to allow the designers to easily -port their designs from one silicon supplier to another. -The main point in this approach is that the pitch matching constraints -in both \textit{x} and \textit{y} direction are kept through -technological retargetting. -The translation, fully automated, relies on a technological file -suited to a given process. - -These files can be generated directly from the process design rules. -Also technological files for several processes are available through -the CMP and EuroPractice services, provided you signed a NDA for the -process. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Software portability} - -The \textbf{Alliance} package has been designed so to run on an -heterogeneous network of workstations. -The only requirements are a \textbf{C} compiler and a \textbf{Unix} system. -For the graphical applications, the XWindow library is used. -Several hardware platforms, from Intel 386 based microcomputers to -SparcStations and DEC Stations, are supported. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% - -\subsection{Modularity} - -According to the interoperability constraints, each \textbf{Alliance} -tool can operate as a standalone program as well as a part of the -complete \textbf{Alliance} design framework. -Each \textbf{Alliance} tool therefore supports several standard \textbf{VLSI} -description formats : \textbf{SPICE}, \textbf{EDIF}, \textbf{VHDL}, \textbf{CIF}, -\textbf{GDS2}. -In that respect, the tools ouputs are fully usable under the -\textbf{Compass} and \textbf{Cadence Opus} environnement, provided these -tools have the necessary configuration files. -The \textbf{Alliance} tools support a zero-default top-down design -methodology with not only construction tools --- layout editor, automatic -place \& route --- but also validation tools, from design rule checker to -functional abstraction and formal proof. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Compactness} - -Unlike commercially available CAD systems, the \textbf{Alliance} CAD -Framework suits the limited ressources of low-cost workstations. -For small educational projects --- 5000 gates ---, a \textbf{Unix} -system with 8 to 20 Mbytes of memory, appropriate disk storage (30 -Mbytes per user), and graphic capabilities (X-Window) is sufficient. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Easiness} - -All tools and the proposed design flow are simple to teach and to -learn. -In any situation, easiness and simplicity have been prefered to -sophisticated approaches. - -To each tool correspond a unique behavior and utility. -Each step of the design methodology corresponds to the use of one or a -few tools, for which the usage is well identified. - -From a pratical point of view, both on-line documentation (\textbf{Unix} -\texttt{man}) and paper are available with each tool of the -\textbf{Alliance} package. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{Alliance design flow} - -We refer to the term "design flow" as a sequenced set of -operations performed when realizing a \textbf{VLSI} circuit. -In the design flow, we rely on a strict definition of all the -objects and design functions found in the process of designing a -\textbf{VLSI} chip. -The design flow is based on the Mead-Conway model and is -characterized by its top-down aspect. -Below we introduce the major steps of the basic design methodology. -It emphasizes the top-down aspect of the design flow, and points out -that our methodology is breaked up into 5 distinct parts, the latter -being not available yet within \textbf{Alliance}: -\begin{itemize} -\item capture and simulation of the behavioral view, -\item capture and validation of the structural view, -\item physical implementation of the design, -\item layout verification, -\item test and coverage evaluation. -\end{itemize} - -The design flow also includes miscellaneous tools like layout editor -for the design of the cell libraries, and a PostScript plotter for -documentation. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Capture and simulation of the behavioral view} - -Like we just saw, the capture of the behavioral view is the -very first step of our design flow. -Within \textbf{Alliance}, any \textbf{VLSI} design begins with a timing -independent description of the circuit with a subset of \textbf{VHDL} -behavior primitives. -This subset of \textbf{VHDL}, called \texttt{vbe}, is fairly -restricted: it is the data-flow subset of this language. -It is not very easy to modelize an architecture using this subset, -but it has the great advantage of allowing simulation, logic synthesis -and bit level formal proof on the same files. - -Patterns, \textbf{VHDL} simulation stimuli, are described in a specific -formalism that can be captured using a dedicated language \texttt{genpat}. -Once a \textbf{VHDL} behavioral description written and a set of test vectors -have been determined, a functional simulation is ran. -The behavioral \textbf{VHDL} simulator is called \texttt{asimut}. -It validates the input behavior, according to the input/output vectors. - - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Capture and validation of the structural view} - -The structural view can be captured once the data flow description -is validated. -The actual capture of the netlist relies either on specific -description languages, \texttt{genlib} for standard cells or \texttt{fpgen} -for data-path, or on direct synthesis from the data flow using the -\texttt{bop} tool for optimization and the \texttt{scmap} tool to map -on a cell library. -\texttt{Genlib} and \texttt{fpgen} are netlist-oriented libraries of C -functions. -In the design methodology, it is essential for the students to get -acquainted with the \textbf{C} language basics. -The advantage of such an approach is that designers do not have to -learn several language with specific syntax and semantics. - -Usually, the main behavior is partitionned in several sub-behaviors. -Some are described recursively using the \texttt{genlib} language, other -using \texttt{fpgen}, and the other ones can be directly synthesized -from a \textbf{VHDL} description of the corresponding sub-behaviors. -The \texttt{scmap} tool takes an \textbf{RTL} description and -generates a netlist of standard cell gates. -An other subset of \textbf{VHDL} allows to capture finite state machines. -This subset, called \texttt{fsm}, can be translated into a -\textbf{RTL} description using the tool \texttt{syf}, and then the -resulting description optimized usign \texttt{bop} and finally -syntesized as a netlist using once more \texttt{scmap}. - -Since \texttt{asimut} can operate on both \textbf{RTL} and structural views, -the structural description is checked against the behavioral -description by using the same set of patterns that has been used for -behavioral validation. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Physical design} - -Once the circuit netlist has been captured and validated, each leaf of -the hierarchy has to be physically implemented. -A netlist issued from \texttt{scmap} is usually placed and routed using -the standard cell router \texttt{scr}. -If the netlist has been captured using \texttt{genlib} and if it has a -high degree of regularity, it can be placed manually for optimisation -using other \texttt{genlib} functions. -The netlist resulting from the use of \texttt{fpgen} are placed and -routed using the datapath router \texttt{dpr}. - -These part can be assembled together using a gridless channel router -called \texttt{bbr}, and this generates what we call a \textit{core}. -The circuit core is now ready to be connected to external pads. -The core-to-pads router, \texttt{ring}, aims at doing this operation -automatically, provided the user has given an appropriate netlist and -some indications on pad placement. - -The last stage of the physical implementation is the translation of -the symbolic layout to a foundry compliant layout using the -\texttt{s2r} tool. -After that, the tape containing the circuit can be processed by the -silicon supplier. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Verification} - -In our \textbf{VLSI} class, we intend to show that \textbf{VLSI} -verification is at least as important as \textbf{VLSI} physical -design. -For that reason, we have introduced in the design flow powerful tools -to perform behavior, netlist and layout verifications. - -The correctness of the design rules is checked using the design rule -checker \texttt{druc}. - -An extracted netlist can be obtained from the resulting layout. -\texttt{Lynx}, the layout extractor operates on both hierarchical and -flattened layout and can output both flattened netlists (transistor -netlist) and hierarchical netlists. -The transistor netlist is the input of the \texttt{yagle} functional -abstractor. -\texttt{Yagle} provides a \textbf{VHDL} data-flow behavioral -description, identical to the one that feeds \texttt{asimut}, from -the transistor netlist of a circuit. -The resulting behavior can be compared to the initial specifications -using either \texttt{asimut} with the functionnal vectors used for the -validation of the behavioral specification, or formally proved -equivalent, thanks to the formal proof analyzer \texttt{proof}. - -When extracted hierarchically, the resulting netlist can be compared -with the original netlist by using the \texttt{lvx} tool. -\texttt{Lvx}, that stands for Logical Versus Extracted, is a netlist -comparator that matches every design object found in both netlists. - -The critical path of the circuit, and an estimate of its delay, can be -obtained using the static timming analyzer \texttt{tas}. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Test and coverage evaluation} - -For now, the fault coverage provided by the functional patterns is -evaluated using a commercial fault simulator, as \textbf{Alliance} -doesn't provide one yet. - -%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{Tools and layout libraries of the \textbf{Alliance} package} - -Every \textbf{Alliance} tool has been designed to simply interface with -each other, in order to support the proposed design flow. -Nevertheless, each tool can also be used independently, thanks to the -multiple standard formats used for input and output files. - -One of the most important characteristics of the \textbf{Alliance} system is -that it provides a common internal data structure to represent the -three basic views of a chip: -\begin{itemize} -\item the behavioral view, -\item the structural view, -\item the physical view. -\end{itemize} - -Figure~\ref{tools} details how all the \textbf{Alliance} tools are linked -together around the basic behavioral, structural and physical -data structures. - -\begin{figure}\center -\leavevmode\psfig{file=tools.eps,width=8cm} -\caption{\label{tools}How the tools are linked on the data structures.} -\end{figure} - -The process independence goal is achieved with a thin fixed-grid -symbolic layout approach. -All the library of the system use this approach successfully. -Layouts have been targetted to ES2 2$\mu$m, 1.5$\mu$m, 1.2$\mu$m, -1.0$\mu$m and 0.7$\mu$m technologies, the AMS 1.2$\mu$m technology and -SGS-Thomson 0.5$\mu$m technology. -Chips have been fabricated successfully through the \textbf{CMP} services on -these technologies. - -%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Tools} - -\begin{itemize} -\item \texttt{asimut} is a \textbf{VHDL} logic simulator. - The supported \textbf{VHDL} subset allows both structural and behavioral - data-flow description (without timing information). - Complex systems and microprocessors, including \textbf{INTEL} 8086 and - \textbf{MIPS} R3000 have been successfully simulated with \texttt{asimut}. - \texttt{Asimut} is based on an event-driven algorithm and powerful - representation of boolean functions using binary decision - diagrams. - -\item \texttt{genpat} is a language interpreter dedicated to efficient - descriptions of simulation stimuli. - It generates an \textbf{ASCII} file that can act as an input of - \texttt{asimut}. - A \texttt{genpat} file format to \textbf{MSA} translator allows the - generation of appropriate simulation patterns for the Tektronix - LV500 tester. - This allows to perform functional tests when the circuits comes - back from the foundry. - -\item \texttt{glop} is a gate level netlist optimizer. - If the output of the logic synthesis takes into account the - internal delays of the cells during the mapping phase, it - doesn't take into account the fan-out problems. - \texttt{Netoptim} work is to ensure that the drive capabilities of - all cells are correct, and to try to minimize the delays on the - critical pathes in inserting buffers where appropriate. - -\item \texttt{genlib} is a procedural language for netlist capture and - placement description (there is no schematic editor in the - \textbf{Alliance} system). - \texttt{Genlib} provides a consistent set of \textbf{C} - primitives, giving the designers the ability to describe - \textbf{VLSI} circuit netlists in terms of terminals, signals - and instances, or circuit topologies in terms of placement of - abutment boxes. - \texttt{Genlib} is mainly used to build parameterized netlist and - layout generators. - -\item \texttt{genview} is a debugging tool for the development of the - layout view of parameterized generators. - It is a graphical environment that integrates a \texttt{genlib} - interpreter, a step by step debugger, and a window in the which - the circuit under construction is visualized. - All the parameterized generators of \textbf{Alliance} have been - developed using this tool. - Part of the \textit{ROM} generator \texttt{grog} under construction - is shown figure~\ref{genview}. - - \begin{figure}\center -% ,angle=-90} - \leavevmode\psfig{file=genview.eps,width=5cm} - \caption{\label{genview}A typical run of \texttt{genview}.} - \end{figure} - - \texttt{Genview} uses the GNU \texttt{gcc} compiler parameterized for - a virtual architecture as basis to its \texttt{genlib} interpreter. - -\item \texttt{fpgen} is a language that has moreorless the same - functionalities as \texttt{genlib}, but it is dedicated to datapath - description. - Its primary difference with \texttt{genlib} is that it allows to - manipulate vectors of cells, like 32 two inputs \texttt{nand} gates - or a 32 bits adder. - It contains many primitives that greatly simplify the - description of operative parts, in an optimized manner. - -\item \texttt{bop} is a logic optimizer and logic synthesis tool. - The input file is a behavioral description of the circuit using - the same \textbf{VHDL} subset as the logic simulator. - The boolean equations described in \textbf{VHDL} are optimized so - to minimize the number of boolean operators. - The output is a new, optimized, data flow description. - -\item \texttt{scmap} is a logic synthesis tool. - The output is a netlist of gates. - \texttt{scmap} can map a data-flow description on any - standard-cell library, as long as a \textbf{VHDL} data-flow - description is provided with each cell. - -\item \texttt{c4map} is a logic synthesis tool. - It has the same functionnality than \texttt{scmap}, but runs - without a predefined standard-cell library, thanks to an - internal cell compiler. - -\item \texttt{syf} is a finite state machine synthesizer. - More precisely, \texttt{syf} assigns values to the symbolic states - used for the automaton description, and aims at minimizing the - resulting logic for both state transistion and output generation. - The input is a \texttt{fsm} description, using a dedicated subset - of \textbf{VHDL} that includes process description. - The output is a behavioral description of the circuit using - the same \textbf{VHDL} subset as the logic simulator. - The output of \texttt{syf} is to be synthesized into a netlsit of - gates using \texttt{scmap}. - -\item \texttt{scr} is a place and route tool for standard-cells. - The placement system is based on simulated annealing. - The channel router is an adaptation of the greedy router of - Rivest-Fidducia. - Feed-throughs and power routing wires are automatically - inserted where needed. - The input is a netlist of gates. - The output is either an hierarchical (channels are - instanciated) or flattened (channels are inserted) chip core - layout without external pads. - A specialized router is used for core to pad routing. - -\item \texttt{Dpr} is a place and route tool for bit slice oriented - datapath. - It privilegies the direct connexions between cells, and allows - to used optimized blocks, like a fast multiplier or a register - file, within the datapath. - \begin{figure}\center - \leavevmode\psfig{file=datapath.eps,width=5cm} - \caption{\label{dpr} Part of a datapath.} - \end{figure} - Most parameterized generators available in \textbf{Alliance} follow - the bit-slice structure of this datapath compiler. - This tool allows to mix some glue logic directly within a - datapath. - This functionnality doesn't exist in commercial tools. - -\item \texttt{bbr} is a gridless channel router that allows to route - together two blocks having different topologies. - For example the control part of a microprocessor realized in - standard cell, and its operative part done as a datapath. - \texttt{Bbr} is pretty tricky, and should be used with care. - -\item \texttt{Ring} is a specific router dedicated to the final routing - of chip core and input/output pads. - \texttt{Ring} takes into account the various problems of pad - placement optimization, power and ground distribution. - A set of symbolic pads is included in the package. - -\item \texttt{S2r} is the ultimate tool used in our design flow to - perform process mapping. - \texttt{S2r} stands for "symbolic to real", and translates the - hierarchical symbolic layout description into physical layout - required by a given silicon supplier. - The translation process involves complex operations such as - denotching, oversizing, gap-filling and layer adaptation. - Output formats are either \textbf{CIF} or \textbf{GDSII}. - \texttt{S2r} requires a parameter file for each technology aimed at. - This file is shared with \texttt{druc}, \texttt{lynx}, \texttt{graal}, - \texttt{dreal} and \texttt{genview}. - From an implementation point of view, these tools use a - bin-based data-structure that has very good performances. - -\item \texttt{druc} is a design rule checker. - The input file is a - possibly hierarchical - symbolic layout. - It checks that a layout is correct regarding the set of symbolic - design rules. - This correctness must be ensured in order for \texttt{s2r} to - produce a layout compatible with the target silicon foundry. - -\item \texttt{Lynx} is a layout extractor. - The input is a - possibly hierarchical - layout. - The layout can be either symbolic or real. - The output is an extracted netlist with parasitic capacitances. - The resulting netlist can either be hierarchical or flattened - (transistor netlist). - - -\item \texttt{Lvx} is a logical versus extracted net-compare tool. - The result of a run indicates if the two netlist match together, - or if there are different. - Note that \texttt{lvx} doesn't work at the transistor level. - -\item \texttt{yagle} is a functional asbtractor/disassembler for - \textbf{CMOS} circuits. - It provides a \textbf{VHDL} Data-Flow behavioral description from - the transistor netlist of a circuit, by first extracting a - pseudo-gate netlist, and second translating each pseudo-gate in - boolean equations. - The input file is a - possibly extracted - flattened transistor - netlist. - The output is a simulable behavioral \textbf{VHDL} model - (data-flow without timing informations). - \texttt{Yagle} can be distinguished from commercial CAD - abstractors by the fact that it does not need a predefined cell - library or transistor patterns. - Furthermore, the use of a purely algorithmic approach compared - to a pattern matching one implies a huge gain in performance. - Yagle is not anymore part of Alliance, but is freely available - at \texttt{http://www.avertec.com}. - -\item \texttt{tas} is a static timing analyzer. - It takes as input a transistor netlist and produces a file - containing all the combinatorial paths of the circuit, - the critical path being outlined. - Tas is not anymore part of Alliance, but is freely available - at \texttt{http://www.avertec.com}. - -\item \texttt{proof} performs a formal comparison between two data - flow \textbf{VHDL} descriptions that share the same register set. - \texttt{Proof} supports the same subset of \textbf{VHDL} as - \texttt{asimut}, \texttt{bop}, \texttt{scmap} and \texttt{yagle}. - -\item \texttt{graal} is an hierarchical symbolic layout editor. - It requires a X-Window graphical environment and the Motif libraries. - \texttt{Graal} is used for cell layout design or hierarchical - block construction. - It provides an on-line \textbf{DRC} and automatic display of - equipotential nets. - Editing a cell under \texttt{graal} is shown figure~\ref{graal}. - - \begin{figure}\center - \leavevmode\psfig{file=graal.eps,width=5cm} - \caption{\label{graal}Editing some custom layout using \texttt{graal}.} - \end{figure} - -\item \texttt{L2p} creates a Postscript file from a layout, symbolic or - real. -\end{itemize} - -%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsection{Cell libraries} - -The \textbf{Alliance} package provide a wide range of libraries, either -static, ie. fixed cells, or dynamic, as the block is produced by -running a parameterized generator. -These libraries are compatible with any two metals/one polysilicon -technology. - -Each object in the library has, for static ones, or produces, for -dynamics ones, three views at least : -\begin{itemize} -\item the symbolic layout, that describes the cell topology. -\item the netlist, in terms of transistor interconnections. -\item the behavior, specified in \textbf{VHDL} data flow form. -\end{itemize} - -Area loss due to the symbolic layout compared to micron design has -been estimated ranging from 10\% to 20\%. -In any case, loosing area is affordable, where loosing years is not. - -%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\subsubsection{Standard cell library} - -The \texttt{sclib} library contains boolean functions, buffers, mux, -latches, flip-flops, $\ldots$ (around 70 cells). -All the cells have the same height, share the power and ground lines -on east and west side, and have pitched I/Os in metal2 on north and -south side. -They are supposed to be used with a usual standard cells place and -route tool, such as \textbf{Alliance}'s \texttt{scr}, \textbf{Compass} or -\textbf{Cadence}. -These cells are to be used primary for glue logic, since optimized -operators can be obtained using dedicated generators, as stated -paragraph~\ref{gene}. -The \texttt{logic} tool can map a behaviral VHDL onto this library. - - -The figure~\ref{trs} below shows the difference between \texttt{sclib} -and \texttt{dplib} regarding the shape and contents of a cell. -\begin{figure}[H]\center - \hfill - \begin{minipage}[b]{4cm} - \leavevmode\psfig{file=na3y.ps,width=4cm} - \caption{\textit{Sclib} version of a three inputs \texttt{and} gate} - \end{minipage}\hfill% - \begin{minipage}[b]{4cm} - \leavevmode\psfig{file=na3dp.ps,width=4cm} - \caption{\textit{Dplib} version of a three inputs \texttt{and} gate} - \end{minipage} - \hfill - \label{trs} -\end{figure} -\noindent - - -%%%%%%%%%%%%%%%%%% -%% -%%%%%%%%%% -\subsubsection{Datapath libraries} -\label{gene} - -There are two kinds of datapath libraries: -\begin{itemize} -\item \texttt{dplib} is a cell library dedicated to high density data-paths. - It must be used in conjunction with the data-path tools - \texttt{fpgen} and \texttt{dpr}. - The cells in \texttt{dplib} have the same functionnalities as the - ones in \texttt{sclib}, but have a topology that is usable only - within a datapath. - \texttt{Scmap} can also map a behavior onto the \texttt{dplib} - library. - -\item \texttt{fplib} is a set of above 30 regular functions that are - useful in the design of a datapath. - These functions range from a \textit{n} inputs \texttt{nand} gate to - a \textit{n $times$ m} register file. -\end{itemize} - - -Here the cells share the power and ground lines in metal2. -A powerful dedicated over the cell router can route custom -blocks and logic glue in the same structure. -Among the \texttt{fplib} functionnalities, four optimized blocks -generators should be presented in more details, as they reflect the -quality of this library. -All the generators are build with a tiler using a dedicated leaf cell -library. -Their output is a symbolic layout, a \textbf{VHDL} behavior, a set of -pattern for test purpose, a netlist, an icon, and a datasheet -indicating size and timing estimation for a given technology. -The structural parameters varies according to their functionalities. -\begin{itemize} -\item optimized generators for datapath operators: - \begin{description} - \item[\tt rsa\rm ,] a fast adder generator, with propagation time - in log \textit{nb} and size in \textit{nb\/ \rm log \it nb}, - where \textit{nb} is the number of bits. - Its has 2 or 3 input buses, and if needed a carry input. - It may be used as a substractor or adder/substractor.~\\ - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nb & number of bits & 3 to 128\\ - cin & carry in & true or false\\ - csa & three inputs adder & true or false\\ - ovr & overflow flag & true or false\\ - \hline - \end{tabular} - \item[\tt rfg\rm ,] a static register file generator. - It has one write address , and one or two read address. - It may be operated as a set of level-sensitive latches - or edge triggered flip-flops.~\\ - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nb & number of bits & 2 to 64\\ - nw & number of words & 2 to 256\\ - bus & number of read bus & 1 or 2\\ - op & mode of operation & latch or flip-flop\\ - low power & reduce power consumption & true or false\\ - \hline - \end{tabular} - \item[\tt bsg\rm ,] a barrel shifter generator. - Possible operations are : - \begin{itemize} - \item logical right shift - \item arithmetical right shift - \item logical left shift - \item arithmetical left shift - \item right rotation - \item left rotation - \end{itemize} - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nb & number of bits & 3 to 64\\ - \hline - \end{tabular} - \item[\tt amg\rm ,] an integer modified booth algorithm array - multiplier. - the \textit{x} and \textit{y\/} inputs are independent, - and pipeline stages can be inserted in the circuit.~\\ - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nx & number of bits of the \textit{x} operand & 8 to 64\\ - ny & number of bits of the \textit{y} operand & 8 to 64\\ - ps & number of pipeline stages to be inserted in the - circuit & 0 to min($\frac{\rm nx}{\rm 2}$\rm, - $\frac{\rm ny}{\rm 2}$)-\rm 1\\ - \hline - \end{tabular} -\end{description} -\end{itemize} - -%%%%%%%%%%%%%%%%%% -%% -%%%%%%%%%% -\subsubsection{Custom libraries} -Two full-custom parameterized generators are also available. -They produce stand-alone blocks, that are to be routed only at the -floorplan level with other blocks, using either \texttt{bbr} or better -\texttt{xcheops}. - -\begin{itemize} -\item \textit{ROM} and \textit{RAM\/} generators: - \begin{description} - \item[\tt grog\rm ,] a generic \textit{ROM} generator. - The interface is an address bus, a clock and an output - enable signal, and a data out bus. - The coding format to specify the \textit{ROM} contents - is a limited subset of VHDL.~\\ - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nb & number of bits & 1 to 64\\ - nw & number of words & 64, 128, 256, - \textit{n~\rm 512,~1~$\leq$~\it n~$\leq$~\rm 8}\\ - hz & tri-state output & true or false\\ - \hline - \end{tabular} - \item[\tt rage\rm ,] a \textit{RAM} generator. - The interface has a read/write address, a write signal - indicating if a read or a write is to be performed, and a - clock.~\\ - \begin{tabular}{|p{7ex}|p{45ex}|p{15ex}|} - \hline - Params & Meaning & Range \\ - \hline - nb & number of bits & 2 to 128\\ - nw & number of words & 128 to 4096\\ - aspect & aspect ratio & narrow, medium or large\\ - ud & unidirectional, ie share the same bus for data in - and out & true or false\\ - \hline - \end{tabular} - \end{description} -\end{itemize} -All these generators have been designed using the \textbf{Alliance} CAD -tools, for both design and verification phases. - -%%%%%%%%%%%%%%%%%% -%% -%%%%%%%%%% -\subsubsection{Pad library} - -\textbf{Alliance} provides also a pad library. -This library also uses a symbolic layout approach, and therefore a -whole chip can be targeted on several technology without even the core -to pad routing. -A very robust approach has been enforced, as the pads are subject to -electrostatic discharge, and also more sensible to latch-up than the -other parts of the circuit due to the amount of current that flows -through them. - -Chips using these pads have been fabricated on ES2 1.0$\mu$m, -AMS 1.2$\mu$m and SGS-Thomson 0.5$\mu$m technology and work as -expected. -%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{Supported exchange formats} - -The \textbf{Alliance} CAD system handles many file formats. -They are summarized here. -A file can be either read, using a \textit{parser}, or written, using a -\textit{driver}. - -\begin{itemize} -\item Behavioral view: - \begin{itemize} - \item dataflow \textbf{VHDL} parser and driver. - \end{itemize} -\item Structural view: - \begin{itemize} - \item \textbf{VHDL} parser and driver. - \item \textbf{EDIF} parser and driver. - \item \textbf{Spice} parser and driver. - \item \textbf{Compass} parser and driver. - \item \textbf{Alliance} parser and driver. - \item \textbf{Hilo} driver - \end{itemize} - -\item Physical view: - \begin{itemize} - \item \textbf{Alliance} parser and driver, for symbolic layout. - \item \textbf{Compass} parser and driver, for symbolic layout. - \item \textbf{Modgen} parser and driver, for symbolic layout. - \item \textbf{CIF} parser and driver, for real layout. - \item \textbf{GDSII} parser and driver, for real layout. - \end{itemize} -\end{itemize} - -Being able to understand and write many file formats is a must. -First, in a development environment, as it allows to check the -validity of tools on other CAD systems. -Second, because some tools are not available or desirable within -\textbf{Alliance}, but may be useful however: it is possible to feed an -other software with a design in that situation. - -The experience showa that many of these formats are used daily. -For example, the design that we fabricate through the CMP -services are transmitted using the \textbf{GDSII} format. -The final \textbf{DRC} on these files are performed using \textbf{Cadence} -\texttt{pdverify}. - -An other example: \textbf{Alliance} does not have a fault simulator yet. -However this kind of tool is very useful to evaluate the fault -coverage of a set of vectors and must be introduced in a \textbf{VLSI} -class. -This is hopefully easilly done using the \textbf{Hilo} output of -\textbf{Alliance} that feed the \texttt{hifault} simulator. - -%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{\textbf{Alliance} internal organization} - -The complete \textbf{Alliance} CAD system contains about 600 000 -lines of C code, and over 600 leaf cells. -It compiles and runs on most \textbf{Unix} system, and requires the basic -X-Window library X11 plus Motif. -The distribution tape shows that there are three kinds of files: - -\begin{itemize} -\item common data structures and manipulation primitives. -\item parsers/drivers to read and write external file formats. -\item actual tools. -\end{itemize} - -\textbf{Alliance} as been developed in order to simplify cooperative -work between the CAD tool designers. -The existence of a common data structure framework releaves the -developer of many burdens: reading and writing many file format, -conceptualizing the VLSI objects, writing classical high level and -nevertheless complex functions, ... -All the \textbf{Alliance} tools share these data structures and their -related functions. -So each tool communicates with the other ones smoothly, by construction. - -%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{Use of \textbf{Alliance} inside our laboratory} - -\textbf{Alliance} is used for both educational and research purposes. -We relate our experience below. - -\subsection*{Educational aspects} - -The \textbf{Alliance} System has been extensively used during the past -eight academic years (89-97) as a practical support of two -undergraduate courses: one on \textbf{CMOS} \textbf{VLSI} design, the other -one on \textbf{advanced computer architecture}. -These initiation courses lasts 13 weeks with a 2 hours lecture and 4 -hours spent using the \textbf{Alliance} system per week, and involves 60 -students and 3 teachers. - -The `\textbf{VLSI} design' course is for students that have no previous -knowledge on \textbf{VLSI} design and mainly come from two distinct -channels: -"computer science" and "electrical engineering" masters of sciences. -During this course, students are required to design and implement an -\textbf{AMD2901} compatible processor, starting from a commercial data-sheet. -The chip, with a complexity of about 2000 transistors, is designed by -groups of 2 or 3 students. -The main interest in this course is to teach the design methodology. -Most of the \textbf{Alliance} tools are used during this class. - -The `architecture' course focuses on the way processor architecture, from -the system point of view and not from an implementation one. -Typical \textbf{CISC} and \textbf{RISC} processors are studied, and part of -them modelized using our \textbf{VHDL} subset. -In that class, only the \texttt{asimut} simulator is used. - -\textbf{Alliance} is also used in an intensive graduate course, for the -design of the 32 bits microprocessor \texttt{dlx} \textbf{RISC} processor --- 30000 transistors --. -This course lasts two months, and aims only at the implementation~: -the high level behavioral model of the processor is given to the -students. -During that period of time, all the \textbf{Alliance} tools are -used. - -\subsection*{Research projects} - -These projects range from medium complexity ASICs developed in 6 -months by a couple of designers \textbf{Data-safe}, \textbf{TNT}, -\textbf{Smal}, \textbf{Rf264},etc...) to high complexity circuits -(\textbf{FRISC}, \textbf{Multick}, \textbf{StaCS}, \textbf{Rapid2}, \textbf{Rcube}) -developed by a team of PhD students. - -\begin{figure}\center -\begin{tabular}{|c|c|l|} -\hline -Project & transistors & Functionality\\ -\hline -\textbf{Smal} & 17 000 & one bit processor for SIMD architectures\\ -\hline -\textbf{Data-safe} & 35 000 & dynamic data encryption chips\\ -\hline -\textbf{TNT} & 60 000 & switch-router for T800 transputerss\\ -\hline -\textbf{FRISC} & 200 000 & floating-point \textbf{RISC} microprocessor\\ -\hline -\textbf{StaCS} & 875 000 & Very Long Instruction Word processor\\ -\hline -\textbf{Rapid2} & 650 000 & SIMD systolic and associative processor\\ -\hline -\textbf{Rcube} & 350 000 & Message router for parallel machines\\ -\hline -\end{tabular} -\caption{\label{chip}Various chips designed with \textbf{Alliance}.} -\end{figure} - -\begin{figure}\center -\leavevmode\psfig{file=stacs.eps,width=5cm} -\caption{\label{stacs} The 875 000 VLIW StaCS processor.} -\end{figure} - -The three largest circuits described in table~\ref{chip} use not only -standard-cells but also parameterized generators for regular blocks -like \textit{RAM}s, data-paths, or floating-point operators. -The \textbf{FRISC} and \textbf{TNT} projects successfully used the -\textbf{Cadence} and \textbf{Compass} place and route tools, and -therefore prove the interoperability of the \textbf{Alliance} system. - -A picture of the \textbf{StaCS} processor is shown figure~\ref{stacs}. - -%%%%%%%%%%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% -\section{Conclusion} - -We are very satisfied to use a set of tools of our own for teaching -\textbf{CMOS} \textbf{VLSI} design for two good reasons. -First, we simply can't afford 50 high end workstations to run -commercial CAD systems like \textbf{Compass}, \textbf{Mentor Graphics} or -\textbf{Cadence}. -Second, both the \textbf{Compass} and \textbf{Cadence} system have been -used in research project at \textbf{LIP6}. -They are powerful and sophisticated environments but are much too -complex for novice undergraduate students. -The great advantage of the \textbf{Alliance} CAD system is that we -have done our best to stick to the basic yet powerful concepts of -\textbf{VLSI} design. -To each tool correspond a unique functionnality, that cannot be -changed or worked around by parameter files. -At last, we experienced that the technology migration and process -independence are key issues. -Hence, it is crucial to rely on a portable library at the symbolic -layout level. - -The \textbf{Alliance} package is now in use all over the world, and more -than 250 sites have registered today. -It is available through anonymous \texttt{ftp} at -\texttt{ftp://ftp-asim.lip6.fr/pub/alliance/} \texttt{distribution/}, -or through a \texttt{Web} browser at -\texttt{http://www-asim.lip6.fr/pub/alliance/} \texttt{distribution/}. - -There is an \textbf{Alliance} mailing list, where users can share their -views and problems, and our team is always ready to answer questions. -The address of this mailing list is -\texttt{alliance-users@asim.} \texttt{lip6.fr}. -The support of \textbf{Alliance} can be joined at -\texttt{alliance-support@asim.lip6.fr}. - -%%%%%%%%%%%%%%%% -% -%%%%%%%%%%%%%%%%%%%%%%%%%%%% -%\bibliography{/users/cao4/fred/tex/articles/bib/article,/users/cao4/fred/tex/articles/padp/pplace,./thesis} -%\bibliography{/users/cao4/fred/faq} -%\bibliographystyle{unsrt} -\end{document} diff --git a/alliance/share/doc/overview/stacs.gif b/alliance/share/doc/overview/stacs.gif deleted file mode 100644 index 148a4fc0..00000000 Binary files a/alliance/share/doc/overview/stacs.gif and /dev/null differ diff --git a/alliance/share/doc/overview/thesis.bib b/alliance/share/doc/overview/thesis.bib deleted file mode 100644 index 8912240e..00000000 --- a/alliance/share/doc/overview/thesis.bib +++ /dev/null @@ -1,8 +0,0 @@ -@PHDTHESIS{mythesis, - author = "Fr{\'e}d{\'e}ric P{\'e}trot", - month = jul, - school = "Universit{\'e} Pierre et Marie Curie, Laboratoire MASI", - title = "Outils d'aide au d\'eveloppement de biblioth\`eques - {VLSI} portables", - year = "1994" -} diff --git a/alliance/share/doc/overview/tools.fig b/alliance/share/doc/overview/tools.fig deleted file mode 100644 index fafab837..00000000 --- a/alliance/share/doc/overview/tools.fig +++ /dev/null @@ -1,234 +0,0 @@ -#FIG 3.2 -Landscape -Center -Metric -Letter -100.00 -Single --2 -1200 2 -6 2070 1620 6975 8010 -6 2070 2835 3330 3195 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3299 3164 3299 2864 2099 2864 2099 3164 3299 3164 -4 0 -1 0 0 28 14 0.0000 4 150 690 2354 3089 asimut\001 --6 -6 2070 1800 3330 2115 -6 2070 1800 3330 2115 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3300 2100 3300 1800 2100 1800 2100 2100 3300 2100 --6 -4 0 -1 0 0 28 14 0.0000 4 210 555 2421 2016 proof\001 --6 -6 2070 3870 3330 4230 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3299 4199 3299 3899 2099 3899 2099 4199 3299 4199 -4 0 -1 0 0 28 14 0.0000 4 150 300 2549 4124 lvx\001 --6 -6 2070 5985 3330 6345 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3299 6314 3299 6014 2099 6014 2099 6314 3299 6314 -4 0 -1 0 0 28 14 0.0000 4 150 465 2466 6239 druc\001 --6 -6 2070 7020 3330 7380 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3299 7349 3299 7049 2099 7049 2099 7349 3299 7349 -4 0 -1 0 0 28 14 0.0000 4 150 330 2534 7274 s2r\001 --6 -6 3870 2835 5130 3195 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 5099 3164 5099 2864 3899 2864 3899 3164 5099 3164 -4 0 -1 0 0 28 14 0.0000 4 195 525 4259 3089 yagle\001 --6 -6 3870 4950 5130 5265 -6 3870 4950 5130 5265 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 5100 5250 5100 4950 3900 4950 3900 5250 5100 5250 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 4500 4950 -4 0 -1 0 0 28 14 0.0000 4 195 435 4350 5190 lynx\001 --6 --6 -6 3915 3735 5175 4545 -6 3915 3735 5175 4545 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 4 - 3945 4350 3945 3750 5145 3750 5145 4350 -3 2 0 1 -1 -1 0 0 -1 0.000 0 0 0 4 - 5145 4350 4845 4500 4245 4200 3945 4350 - 0.000 -1.000 -1.000 0.000 --6 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 4544 4350 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 4544 3750 -4 0 -1 0 0 28 14 0.0000 4 150 1005 4041 3975 Structural\001 -4 0 -1 0 0 28 14 0.0000 4 150 450 4319 4170 view\001 --6 -6 3870 1620 5130 2475 -6 3870 1620 5130 2475 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 4 - 3900 2250 3900 1650 5100 1650 5100 2250 -3 2 0 1 -1 -1 0 0 -1 0.000 0 0 0 4 - 5100 2250 4800 2400 4200 2100 3900 2250 - 0.000 -1.000 -1.000 0.000 --6 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 4499 2250 -4 0 -1 0 0 28 14 0.0000 4 150 1065 3966 1875 Behavioral\001 -4 0 -1 0 0 28 14 0.0000 4 150 450 4274 2070 view\001 --6 -6 2070 4950 3330 5265 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 3299 5256 3299 4956 2099 4956 2099 5256 3299 5256 -4 0 -1 0 0 28 14 0.0000 4 135 300 2549 5174 tas\001 --6 -6 4725 7650 5985 8010 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 5955 7980 5955 7680 4755 7680 4755 7980 5955 7980 -4 0 -1 0 0 28 14 0.0000 4 195 510 5100 7882 graal\001 --6 -6 3015 7650 4275 8010 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 4245 7980 4245 7680 3045 7680 3045 7980 4245 7980 -4 0 -1 0 0 28 14 0.0000 4 150 510 3390 7905 dreal\001 --6 -6 5715 1800 6975 6975 -6 5715 1800 6975 2115 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6943 2106 6943 1806 5743 1806 5743 2106 6943 2106 -4 0 -1 0 0 28 14 0.0000 4 180 690 5998 2001 genpat\001 --6 -6 5715 3240 6975 3555 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6944 3546 6944 3246 5744 3246 5744 3546 6944 3546 -4 1 -1 0 0 28 14 0.0000 4 195 435 6345 3420 glop\001 --6 -6 5715 4455 6975 5805 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6971 5761 6971 4463 5718 4463 5718 5761 6971 5761 -4 0 -1 0 0 28 14 0.0000 4 195 405 6142 4666 ring\001 -4 0 -1 0 0 28 14 0.0000 4 150 360 6164 4951 bbr\001 -4 0 -1 0 0 28 14 0.0000 4 105 300 6194 5176 scr\001 -4 0 -1 0 0 28 14 0.0000 4 195 705 5992 5401 cheops\001 -4 0 -1 0 0 28 14 0.0000 4 195 360 6164 5671 dpr\001 --6 -6 5715 2205 6975 3150 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6949 3106 6949 2236 5741 2236 5741 3106 6949 3106 -4 0 -1 0 0 28 14 0.0000 4 210 315 6187 2446 syf\001 -4 1 -1 0 0 28 14 0.0000 4 210 675 6345 2745 fpmap\001 -4 1 -1 0 0 28 14 0.0000 4 150 660 6345 2970 scmap\001 --6 -6 5715 5895 6930 6660 -6 5715 5895 6930 6210 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 6322 6053 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6922 6203 6922 5903 5722 5903 5722 6203 6922 6203 -4 0 -1 0 0 28 14 0.0000 4 195 615 6014 6106 genlib\001 --6 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 6322 6256 6322 6616 --6 -6 5715 6615 6975 6975 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6944 6945 6944 6645 5744 6645 5744 6945 6944 6945 -4 0 -1 0 0 28 14 0.0000 4 195 810 5939 6847 genview\001 --6 -6 5715 3645 6975 4275 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 6346 3826 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 6346 3826 -2 4 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 5 - 6971 4231 6971 3676 5719 3676 5719 4231 6971 4231 -4 0 -1 0 0 28 14 0.0000 4 195 615 6038 3878 genlib\001 -4 0 -1 0 0 28 14 0.0000 4 210 585 6052 4141 fpgen\001 --6 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 6344 3242 --6 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 1 2 - 3 1 1.00 60.00 120.00 - 3 1 1.00 60.00 120.00 - 5400 7650 4860 6660 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 0 1 2 - 3 1 1.00 60.00 120.00 - 3510 7650 4365 6435 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 6450 3300 7050 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 6150 3300 6150 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 4350 3300 4950 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 4050 3300 4050 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 3750 3300 3150 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5100 4425 5673 4741 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 4500 4950 4500 4425 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 4500 5850 4500 5250 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5702 4830 5131 6119 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5805 6795 5100 6525 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 1950 3300 1950 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5700 1950 5100 1950 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 4500 2850 4500 2325 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 3900 2250 3300 2850 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 4500 3750 4500 3150 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 1 - 4499 6450 -2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 4 - 3900 6508 3899 5850 5099 5850 5098 6484 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5130 2160 5716 2708 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5670 4005 5098 5888 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5695 6076 5130 6255 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5714 3360 5068 2304 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5684 3937 5195 3934 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5739 3455 5188 3778 -2 1 0 1 -1 7 0 0 -1 0.000 0 0 7 1 0 2 - 3 1 1.00 60.00 120.00 - 5716 2761 5131 3682 -3 2 0 1 -1 -1 0 0 -1 0.000 0 0 0 4 - 5095 6486 4785 6645 4185 6345 3897 6505 - 0.000 -1.000 -1.000 0.000 -4 0 -1 0 0 28 14 0.0000 4 195 825 4086 6075 Physical\001 -4 0 -1 0 0 28 14 0.0000 4 150 450 4275 6345 view\001 --6 diff --git a/alliance/share/doc/process_mapping.pdf b/alliance/share/doc/process_mapping.pdf deleted file mode 100644 index 36d7f8db..00000000 Binary files a/alliance/share/doc/process_mapping.pdf and /dev/null differ diff --git a/alliance/share/doc/process_mapping.ps b/alliance/share/doc/process_mapping.ps deleted file mode 100644 index 6ad04ee5..00000000 --- a/alliance/share/doc/process_mapping.ps +++ /dev/null @@ -1,4115 +0,0 @@ -%!PS-Adobe-2.0 -%%Creator: dvips 5.497 Copyright 1986, 1992 Radical Eye Software -%%Author: Frederic Petrot -%%Title: these.dvi -%%CreationDate: Thu Feb 10 20:41:44 1994 -%%Pages: 21 -%%PageOrder: Ascend -%%BoundingBox: 0 0 596 842 -%%DocumentFonts: Palatino-Bold Palatino-Roman Symbol Palatino-Italic -%%+ Courier-Bold -%%EndComments -%DVIPSCommandLine: dvips -f these.dvi -%DVIPSSource: TeX output 1994.02.10:2041 -%%BeginProcSet: tex.pro -/TeXDict 250 dict def TeXDict begin /N{def}def /B{bind def}N /S{exch}N /X{S N} -B /TR{translate}N /isls false N /vsize 11 72 mul N /@rigin{isls{[0 -1 1 0 0 0] -concat}if 72 Resolution div 72 VResolution div neg scale isls{Resolution hsize --72 div mul 0 TR}if Resolution VResolution vsize -72 div 1 add mul TR matrix -currentmatrix dup dup 4 get round 4 exch put dup dup 5 get round 5 exch put -setmatrix}N /@landscape{/isls true N}B /@manualfeed{statusdict /manualfeed -true put}B /@copies{/#copies X}B /FMat[1 0 0 -1 0 0]N /FBB[0 0 0 0]N /nn 0 N -/IE 0 N /ctr 0 N /df-tail{/nn 8 dict N nn begin /FontType 3 N /FontMatrix -fntrx N /FontBBox FBB N string /base X array /BitMaps X /BuildChar{ -CharBuilder}N /Encoding IE N end dup{/foo setfont}2 array copy cvx N load 0 nn -put /ctr 0 N[}B /df{/sf 1 N /fntrx FMat N df-tail}B /dfs{div /sf X /fntrx[sf 0 -0 sf neg 0 0]N df-tail}B /E{pop nn dup definefont setfont}B /ch-width{ch-data -dup length 5 sub get}B /ch-height{ch-data dup length 4 sub get}B /ch-xoff{128 -ch-data dup length 3 sub get sub}B /ch-yoff{ch-data dup length 2 sub get 127 -sub}B /ch-dx{ch-data dup length 1 sub get}B /ch-image{ch-data dup type -/stringtype ne{ctr get /ctr ctr 1 add N}if}B /id 0 N /rw 0 N /rc 0 N /gp 0 N -/cp 0 N /G 0 N /sf 0 N /CharBuilder{save 3 1 roll S dup /base get 2 index get -S /BitMaps get S get /ch-data X pop /ctr 0 N ch-dx 0 ch-xoff ch-yoff ch-height -sub ch-xoff ch-width add ch-yoff setcachedevice ch-width ch-height true[1 0 0 --1 -.1 ch-xoff sub ch-yoff .1 add]{ch-image}imagemask restore}B /D{/cc X dup -type /stringtype ne{]}if nn /base get cc ctr put nn /BitMaps get S ctr S sf 1 -ne{dup dup length 1 sub dup 2 index S get sf div put}if put /ctr ctr 1 add N} -B /I{cc 1 add D}B /bop{userdict /bop-hook known{bop-hook}if /SI save N @rigin -0 0 moveto /V matrix currentmatrix dup 1 get dup mul exch 0 get dup mul add -.99 lt{/QV}{/RV}ifelse load def pop pop}N /eop{SI restore showpage userdict -/eop-hook known{eop-hook}if}N /@start{userdict /start-hook known{start-hook} -if pop /VResolution X /Resolution X 1000 div /DVImag X /IE 256 array N 0 1 255 -{IE S 1 string dup 0 3 index put cvn put}for 65781.76 div /vsize X 65781.76 -div /hsize X}N /p{show}N /RMat[1 0 0 -1 0 0]N /BDot 260 string N /rulex 0 N -/ruley 0 N /v{/ruley X /rulex X V}B /V{}B /RV statusdict begin /product where{ -pop product dup length 7 ge{0 7 getinterval dup(Display)eq exch 0 4 -getinterval(NeXT)eq or}{pop false}ifelse}{false}ifelse end{{gsave TR -.1 -.1 -TR 1 1 scale rulex ruley false RMat{BDot}imagemask grestore}}{{gsave TR -.1 --.1 TR rulex ruley scale 1 1 false RMat{BDot}imagemask grestore}}ifelse B /QV{ -gsave transform round exch round exch itransform moveto rulex 0 rlineto 0 -ruley neg rlineto rulex neg 0 rlineto fill grestore}B /a{moveto}B /delta 0 N -/tail{dup /delta X 0 rmoveto}B /M{S p delta add tail}B /b{S p tail}B /c{-4 M} -B /d{-3 M}B /e{-2 M}B /f{-1 M}B /g{0 M}B /h{1 M}B /i{2 M}B /j{3 M}B /k{4 M}B -/w{0 rmoveto}B /l{p -4 w}B /m{p -3 w}B /n{p -2 w}B /o{p -1 w}B /q{p 1 w}B /r{ -p 2 w}B /s{p 3 w}B /t{p 4 w}B /x{0 S rmoveto}B /y{3 2 roll p a}B /bos{/SS save -N}B /eos{SS restore}B end -%%EndProcSet -%%BeginProcSet: texps.pro -TeXDict begin /rf{findfont dup length 1 add dict begin{1 index /FID ne 2 index -/UniqueID ne and{def}{pop pop}ifelse}forall[1 index 0 6 -1 roll exec 0 exch 5 --1 roll VResolution Resolution div mul neg 0 0]/Metrics exch def dict begin -Encoding{exch dup type /integertype ne{pop pop 1 sub dup 0 le{pop}{[}ifelse}{ -FontMatrix 0 get div Metrics 0 get div def}ifelse}forall Metrics /Metrics -currentdict end def[2 index currentdict end definefont 3 -1 roll makefont -/setfont load]cvx def}def /ObliqueSlant{dup sin S cos div neg}B /SlantFont{4 -index mul add}def /ExtendFont{3 -1 roll mul exch}def /ReEncodeFont{/Encoding -exch def}def end -%%EndProcSet -%%BeginProcSet: special.pro -TeXDict begin /SDict 200 dict N SDict begin /@SpecialDefaults{/hs 612 N /vs -792 N /ho 0 N /vo 0 N /hsc 1 N /vsc 1 N /ang 0 N /CLIP 0 N /rwiSeen false N -/rhiSeen false N /letter{}N /note{}N /a4{}N /legal{}N}B /@scaleunit 100 N -/@hscale{@scaleunit div /hsc X}B /@vscale{@scaleunit div /vsc X}B /@hsize{/hs -X /CLIP 1 N}B /@vsize{/vs X /CLIP 1 N}B /@clip{/CLIP 2 N}B /@hoffset{/ho X}B -/@voffset{/vo X}B /@angle{/ang X}B /@rwi{10 div /rwi X /rwiSeen true N}B /@rhi -{10 div /rhi X /rhiSeen true N}B /@llx{/llx X}B /@lly{/lly X}B /@urx{/urx X}B -/@ury{/ury X}B /magscale true def end /@MacSetUp{userdict /md known{userdict -/md get type /dicttype eq{userdict begin md length 10 add md maxlength ge{/md -md dup length 20 add dict copy def}if end md begin /letter{}N /note{}N /legal{ -}N /od{txpose 1 0 mtx defaultmatrix dtransform S atan/pa X newpath clippath -mark{transform{itransform moveto}}{transform{itransform lineto}}{6 -2 roll -transform 6 -2 roll transform 6 -2 roll transform{itransform 6 2 roll -itransform 6 2 roll itransform 6 2 roll curveto}}{{closepath}}pathforall -newpath counttomark array astore /gc xdf pop ct 39 0 put 10 fz 0 fs 2 -F/|______Courier fnt invertflag{PaintBlack}if}N /txpose{pxs pys scale ppr -aload pop por{noflips{pop S neg S TR pop 1 -1 scale}if xflip yflip and{pop S -neg S TR 180 rotate 1 -1 scale ppr 3 get ppr 1 get neg sub neg ppr 2 get ppr 0 -get neg sub neg TR}if xflip yflip not and{pop S neg S TR pop 180 rotate ppr 3 -get ppr 1 get neg sub neg 0 TR}if yflip xflip not and{ppr 1 get neg ppr 0 get -neg TR}if}{noflips{TR pop pop 270 rotate 1 -1 scale}if xflip yflip and{TR pop -pop 90 rotate 1 -1 scale ppr 3 get ppr 1 get neg sub neg ppr 2 get ppr 0 get -neg sub neg TR}if xflip yflip not and{TR pop pop 90 rotate ppr 3 get ppr 1 get -neg sub neg 0 TR}if yflip xflip not and{TR pop pop 270 rotate ppr 2 get ppr 0 -get neg sub neg 0 S TR}if}ifelse scaleby96{ppr aload pop 4 -1 roll add 2 div 3 -1 roll add 2 div 2 copy TR .96 dup scale neg S neg S TR}if}N /cp{pop pop -showpage pm restore}N end}if}if}N /normalscale{Resolution 72 div VResolution -72 div neg scale magscale{DVImag dup scale}if 0 setgray}N /psfts{S 65781.76 -div N}N /startTexFig{/psf$SavedState save N userdict maxlength dict begin -/magscale false def normalscale currentpoint TR /psf$ury psfts /psf$urx psfts -/psf$lly psfts /psf$llx psfts /psf$y psfts /psf$x psfts currentpoint /psf$cy X -/psf$cx X /psf$sx psf$x psf$urx psf$llx sub div N /psf$sy psf$y psf$ury -psf$lly sub div N psf$sx psf$sy scale psf$cx psf$sx div psf$llx sub psf$cy -psf$sy div psf$ury sub TR /showpage{}N /erasepage{}N /copypage{}N /p 3 def -@MacSetUp}N /doclip{psf$llx psf$lly psf$urx psf$ury currentpoint 6 2 roll -newpath 4 copy 4 2 roll moveto 6 -1 roll S lineto S lineto S lineto closepath -clip newpath moveto}N /endTexFig{end psf$SavedState restore}N /@beginspecial{ -SDict begin /SpecialSave save N gsave normalscale currentpoint TR -@SpecialDefaults count /ocount X /dcount countdictstack N}N /@setspecial{CLIP -1 eq{newpath 0 0 moveto hs 0 rlineto 0 vs rlineto hs neg 0 rlineto closepath -clip}if ho vo TR hsc vsc scale ang rotate rwiSeen{rwi urx llx sub div rhiSeen{ -rhi ury lly sub div}{dup}ifelse scale llx neg lly neg TR}{rhiSeen{rhi ury lly -sub div dup scale llx neg lly neg TR}if}ifelse CLIP 2 eq{newpath llx lly -moveto urx lly lineto urx ury lineto llx ury lineto closepath clip}if -/showpage{}N /erasepage{}N /copypage{}N newpath}N /@endspecial{count ocount -sub{pop}repeat countdictstack dcount sub{end}repeat grestore SpecialSave -restore end}N /@defspecial{SDict begin}N /@fedspecial{end}B /li{lineto}B /rl{ -rlineto}B /rc{rcurveto}B /np{/SaveX currentpoint /SaveY X N 1 setlinecap -newpath}N /st{stroke SaveX SaveY moveto}N /fil{fill SaveX SaveY moveto}N -/ellipse{/endangle X /startangle X /yrad X /xrad X /savematrix matrix -currentmatrix N TR xrad yrad scale 0 0 1 startangle endangle arc savematrix -setmatrix}N end -%%EndProcSet -TeXDict begin 39158280 55380996 1000 400 400 -(/users/cao4/fred/tex/these/these.dvi) @start /Fa 2 81 df<01FE007FE0001F000F00 -001F000600001F0006000037800C000037800C000033C00C000033C00C000063C018000061E018 -000061E018000061E0180000C0F0300000C0F0300000C078300000C0783000018078600001803C -600001803C600001803C600003001EC00003001EC00003000FC00003000FC00006000F80000600 -07800006000780000E000780001E00030000FFC0030000231E7D9D23>78 -D<01FFFFC0001E00F0001E0038001E001C003C001C003C001E003C001E003C001E0078003C0078 -003C007800380078007800F000F000F001C000F0078000FFFC0001E0000001E0000001E0000001 -E0000003C0000003C0000003C0000003C00000078000000780000007800000078000000F800000 -FFF000001F1E7D9D20>80 D E /Fb 168[44 10[27 18[22 5[22 22 22 -22 48[{}7 44.444447 /Palatino-Roman rf /Fc 182[19 73[{}1 50.000000 -/Palatino-Bold rf /Fd 4 62 df<0004000800100020004000C001800300030006000E000E00 -1C001C001C0038003800380078007000700070007000F000F000F000F000F000F000F000F000F0 -00F000F000F000F000700070007000700078003800380038001C001C001C000E000E0006000300 -0300018000C0004000200010000800040E3B7AAC18>40 D<800040002000100008000C00060003 -000300018001C001C000E000E000E000700070007000780038003800380038003C003C003C003C -003C003C003C003C003C003C003C003C003C0038003800380038007800700070007000E000E000 -E001C001C001800300030006000C00080010002000400080000E3B7DAC18>I<00001C00000000 -1C000000001C000000001C000000001C000000001C000000001C000000001C000000001C000000 -001C000000001C000000001C000000001C000000001C000000001C000000001C000000001C0000 -00001C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001C000000001C000000001C000000001C00 -0000001C000000001C000000001C000000001C000000001C000000001C000000001C000000001C -000000001C000000001C000000001C000000001C000000001C000000001C000028277DA22F>43 -D61 D E /Fe 137[37 41 22 29 26 1[41 37 41 59 22 2[22 -41 37 26 33 1[29 1[33 13[41 2[41 6[26 5[48 1[52 11[33 33 33 -33 33 2[17 46[{}28 66.666672 /Palatino-Bold rf /Ff 18 120 df<0000800001800003 -00000300000300000600000600000600000C00000C00000C000018000018000018000030000030 -0000600000600000600000C00000C00000C0000180000180000180000300000300000300000600 -000600000C00000C00000C00001800001800001800003000003000003000006000006000006000 -00C00000C00000112C7DA018>61 D<01FE003FF0001F000780001F000200001780020000278004 -0000278004000023C004000023C004000041E008000041E008000041E008000040F008000080F0 -100000807810000080781000008078100001003C200001003C200001001E200001001E20000200 -1F400002000F400002000F4000020007C0000400078000040003800004000380000C000380001E -00010000FFC0010000241E7D9D25>78 D<01FFFFC0001E00F0001E0038001E001C003C001C003C -001E003C001E003C001E0078003C0078003C007800380078007800F000F000F001C000F0078000 -FFFC0001E0000001E0000001E0000001E0000003C0000003C0000003C0000003C0000007800000 -0780000007800000078000000F800000FFF800001F1E7D9D1E>80 D<00F8C00385C00703C00E03 -C01C01C03C0380380380780380780380F00700F00700F00700F00700F00E10F00E10701E10302E -203846200F83C014137E9219>97 D<007E0001C1000703800E07801C07803C0700380000780000 -780000F00000F00000F00000F00000F00000700080700100300200181C0007E00011137E9214> -99 D<007C0003C3000700800E00801C00803C0100780200781C007FE000F00000F00000F00000 -F000007000007000807001003802001C1C0007E00011137E9216>101 D<001F180070B800E078 -01C0780380380780700700700F00700F00701E00E01E00E01E00E01E00E01E01C01E01C00E03C0 -0605C0070B8001F380000380000380000700000700300700780E00F01C006078003FC000151C80 -9216>103 D<00C001E001E000C000000000000000000000000000001E00230023804380438087 -00870007000E000E001C001C001C00384038403840388019000E000B1E7E9D10>105 -D<0000C00001E00003C0000180000000000000000000000000000000000000000000003C000047 -00008300010380010380020700020700000700000700000E00000E00000E00000E00001C00001C -00001C00001C0000380000380000380000380000700000700030700078E000F1C0006380003E00 -001327819D13>I<1FC0038003800380038007000700070007000E000E000E000E001C001C001C -001C0038003800380038007000700070007000E200E200E200E20064003C000A1F7E9E0E>108 -D<1C07E03E00271830C300432039038043C03A038043C03C038087803C03808700380380070038 -038007003803800E007007000E007007000E007007000E00700E001C00E00E101C00E01C101C00 -E01C101C00E01C203801C00C401800C0078024137E922A>I<1C07C027186043207043C0704380 -708780708700700700700700700E00E00E00E00E00E00E01C01C01C21C03821C03821C03843801 -881800F017137E921D>I<007E0001C3800701C00E00E01C00E03C00E03800F07800F07800F0F0 -01E0F001E0F001E0F003C0F00380700780700700380C001C380007E00014137E9217>I<0381F0 -04E218086C0C08700E08700E10E00F10E00F00E00F00E00F01C01E01C01E01C01E01C01C03803C -03803803807003C0E00721C0071F000700000700000E00000E00000E00000E00001C00001C0000 -FFC000181C819218>I<1C0F002730804341C04383C04383C08703808700000700000700000E00 -000E00000E00000E00001C00001C00001C00001C000038000018000012137E9215>114 -D<00FC01820201060706070E060E0007E007F803FE007E000F20077006F006E004800860301FC0 -10137E9216>I<00C001C001C001C001C0038003800380FFF807000700070007000E000E000E00 -0E001C001C001C001C00382038203820384018800F000D1B7E9A11>I<0F0060301380E0782180 -E0784180E07C4380E0188381C0188381C0080701C0080701C0080E0380100E0380100E0380100E -0380200E0380200E0380400E0780400E0780800709C30001F07C001E137E9222>119 -D E /Fg 6 107 df0 -D<60000030E0000070700000F0780001E03C0003C01E0007800F000F0007801E0003C03C0001E0 -780000F0F0000079E000003FC000001F8000000F0000001F8000003FC0000079E00000F0F00001 -E0780003C03C0007801E000F000F001E0007803C0003C0780001E0700000F0E000007060000030 -1C1D779D2F>2 D<00FE0003FF800FFFE01FFFF03FFFF83FFFF87FFFFC7FFFFCFFFFFEFFFFFEFF -FFFEFFFFFEFFFFFEFFFFFEFFFFFE7FFFFC7FFFFC3FFFF83FFFF81FFFF00FFFE003FF8000FE0017 -177D9A1E>15 D<000000003000000000F000000003F00000000FC00000003F00000000FC000000 -03F00000000FC00000003F00000000FC00000003F00000000FC00000003F00000000FC00000003 -F00000000FC00000003F00000000FC00000000F8000000007E000000001F8000000007E0000000 -01F8000000007E000000001F8000000007E000000001F8000000007E000000001F8000000007E0 -00000001F8000000007E000000001F8000000007E000000001F000000000700000000000000000 -000000000000000000000000000000000000000000000000000000000000000000000000007FFF -FFFFE0FFFFFFFFF0FFFFFFFFF024307BA62F>20 DI106 D E /Fh 179[142 -7[180 68[{}2 233.333328 /Palatino-Roman rf /Fi 55[22 5[22 76[40 -22 28 26 2[36 39 2[37 16 19 3[32 41 29 37 33 9[66 6[40 9[37 -70[{}19 66.666672 /Palatino-Roman rf /Fj 134[43 1[65 43 47 -26 34 30 1[47 43 47 69 26 2[26 47 43 30 39 47 34 1[39 12[52 -5[65 4[30 65 4[56 1[60 1[34 8[39 39 39 39 39 39 2[19 46[{}34 -77.777779 /Palatino-Bold rf /Fk 135[55 9[68 8[55 34[74 86 65[{}5 -111.111115 /Palatino-Bold rf /Fl 139[37 37 37 1[37 37 37 37 -37 3[37 2[37 1[37 1[37 7[37 37 37 37 37 37 37 37 1[37 37 37 -37 37 2[37 37 37 37 37 37 37 1[37 13[37 37 37 49[{}36 61.111111 -/Courier-Bold rf /Fm 61[20 84[54 19[41 2[44 1[37 32 41 1[37 -48 51 58 37 2[21 51 46 34 37 1[43 37 47 65[{.167 SlantFont}20 -61.111111 /Palatino-Roman rf /Fn 177[40 2[35 1[16 1[37 1[30 -2[30 66[{}6 48.888824 /Palatino-Roman rf /Fo 47[61 13[20 20 -17[33 32 51[27 30 30 1[30 34 20 24 24 28 30 27 34 47 17 27 -1[17 30 30 17 24 30 25 28 27 8[44 1[44 47 37 34 41 1[37 47 -47 57 34 41 20 20 47 44 34 37 47 41 1[44 6[15 30 30 30 30 30 -1[30 30 30 30 1[15 20 15 4[17 39[{}64 61.111111 /Palatino-Italic -rf /Fp 146[35 33 108[{.167 SlantFont}2 61.111111 /Symbol rf -/Fq 35 122 df<01F00000003C0000003E0000001E0000001F0000000F0000000F0000000F8000 -00078000000780000007C0000003C0000003C0000003E0000001E0000001E0000001F0000000F0 -000000F0000000F800000078000000780000007C000000FC000001FC000003BE0000071E00000E -1E00001C1F00003C0F0000780F0000700F8000E0078001C00780038007C0078003C00F0003C01E -0003E03C0001E0780001E0F00001F0600000F81D2A7DA923>21 D<78FCFCFCFC7806067B8511> -58 D<78FCFCFEFE7A02020202040404081010204007127B8511>I<00000600000E00000E00001C -00001C00001C0000380000380000380000700000700000E00000E00000E00001C00001C00001C0 -000380000380000380000700000700000700000E00000E00000E00001C00001C00001C00003800 -00380000700000700000700000E00000E00000E00001C00001C00001C000038000038000038000 -0700000700000700000E00000E00000E00001C00001C0000380000380000380000700000700000 -700000E00000E00000C00000173C7DAC1E>61 D<000000070000000007000000000F000000001F -000000001F000000003F000000003F000000007F00000000FF00000000DF000000019F80000001 -9F800000030F800000070F800000060F8000000C0F8000000C0F800000180F800000180F800000 -300F800000600F800000600F800000C00FC00000C007C000018007C000038007C000030007C000 -07FFFFC00007FFFFC0000C0007C0001C0007C000180007C000300007C000300007E000600003E0 -00600003E000C00003E001C00003E003C00003E00FE00007E0FFFC00FFFFFFF800FFFF282A7EA9 -2D>65 D<003FFFFFE000003FFFFFFC000001F8007E000001F0001F000001F0001F800001F0000F -800001F0000FC00003E0000FC00003E0000FC00003E0000FC00003E0000FC00007C0000F800007 -C0001F800007C0001F000007C0003E00000F80007E00000F8000F800000F8001F000000F8007C0 -00001FFFFF0000001F0007E000001F0001F000001F0000F800003E00007C00003E00007C00003E -00007E00003E00007E00007C00007E00007C00007E00007C00007E00007C00007E0000F80000FC -0000F80000FC0000F80001F80000F80001F00001F00003F00001F0000FE00001F0001F800003F0 -007F0000FFFFFFFC0000FFFFFFE000002A297DA82E>I<000001FE002000001FFFC06000007F00 -E0E00001F80031E00003E0001BC0000F80000FC0001F00000FC0003E000007C0007C0000078000 -F80000078001F00000038003E00000038007E00000030007C0000003000FC0000003001F800000 -03001F80000000001F00000000003F00000000003F00000000007E00000000007E00000000007E -00000000007E00000000007C00000000007C0000000000FC0000000000FC00000000007C000000 -30007C00000030007C00000030007C00000060007E00000060003E000000C0003E00000180001F -00000180000F00000300000F80000E000007C00018000003F00070000000FC03C00000003FFF00 -00000007F80000002B2B7EA92B>I<003FFFFFE000003FFFFFF8000001F8007E000001F0001F00 -0001F0000F800001F00007C00001F00003E00003E00003E00003E00001F00003E00001F00003E0 -0001F00007C00001F00007C00001F80007C00001F80007C00001F8000F800001F8000F800001F8 -000F800001F8000F800001F8001F000001F0001F000003F0001F000003F0001F000003F0003E00 -0007E0003E000007E0003E000007C0003E00000FC0007C00000F80007C00000F80007C00001F00 -007C00003E0000F800003E0000F800007C0000F80000F80000F80001F00001F00003E00001F000 -0F800001F0003F000003F000FC0000FFFFFFF00000FFFFFF8000002D297DA832>I<003FFFFFFF -C0003FFFFFFFC00001F8001FC00001F00003C00001F00003C00001F00001C00001F00001C00003 -E00001800003E00001800003E00001800003E00001800007C00001800007C00C01800007C00C01 -800007C00C0000000F80180000000F80180000000F80380000000F80780000001FFFF00000001F -FFF00000001F00F00000001F00700000003E00600000003E00600000003E00600600003E00600C -00007C00C00C00007C00001C00007C00001800007C0000180000F80000300000F80000700000F8 -0000600000F80000E00001F00001C00001F00003C00001F0000F800003F0007F8000FFFFFFFF80 -00FFFFFFFF00002A297DA82D>I<003FFFFFFF80003FFFFFFF800001F8001F800001F000078000 -01F00007800001F00003800001F00003800003E00003000003E00003000003E00003000003E000 -03000007C00003000007C00603000007C00603000007C0060000000F800C0000000F800C000000 -0F801C0000000F807C0000001FFFF80000001FFFF80000001F00780000001F00380000003E0030 -0000003E00300000003E00300000003E00300000007C00600000007C00000000007C0000000000 -7C0000000000F80000000000F80000000000F80000000000F80000000001F00000000001F00000 -000001F00000000003F000000000FFFFE0000000FFFFE000000029297DA827>I<000001FE0020 -00001FFFC06000007F00E0E00001F80031E00003E0001BC0000F80000FC0001F00000FC0003E00 -0007C0007C0000078000F80000078001F00000038003E00000038007E00000030007C000000300 -0FC0000003001F80000003001F80000000001F00000000003F00000000003F00000000007E0000 -0000007E00000000007E00000000007E00000000007E00000000007C00007FFF80FC0000FFFF80 -FC000001F8007C000001F0007C000001F0007C000001F0007C000001F0007E000003E0003E0000 -03E0003E000003E0001F000003E0000F000007C0000F80000FC00007C0001FC00003F00039C000 -00FE01E18000003FFF8080000007FC0000002B2B7EA930>I<003FFFF0007FFFE00001F8000001 -F0000001F0000001F0000001F0000003E0000003E0000003E0000003E0000007C0000007C00000 -07C0000007C000000F8000000F8000000F8000000F8000001F0000001F0000001F0000001F0000 -003E0000003E0000003E0000003E0000007C0000007C0000007C0000007C000000F8000000F800 -0000F8000000F8000001F0000001F0000001F0000003F00000FFFFC000FFFFC0001C297EA81B> -73 D<003FFFF800003FFFF8000001F800000001F000000001F000000001F000000001F0000000 -03E000000003E000000003E000000003E000000007C000000007C000000007C000000007C00000 -000F800000000F800000000F800000000F800000001F000000001F000000001F000000001F0000 -00003E000000003E000000003E000060003E000060007C0000C0007C0000C0007C000180007C00 -018000F800038000F800030000F800070000F8000E0001F0000E0001F0003E0001F0007C0003F0 -03FC00FFFFFFFC00FFFFFFF80023297DA829>76 D<003FF8000000FFE0003FF8000001FFE00001 -FC000001F8000001BC000003F0000001BC000006F0000001BC000006F0000001BC00000CF00000 -033C00000DE00000033C000019E00000033C000031E00000031E000031E00000061E000063C000 -00061E0000C3C00000061E0000C3C00000061E000183C000000C1E0001878000000C1E00030780 -00000C1E0006078000000C0F000607800000180F000C0F000000180F00180F000000180F00180F -000000180F00300F000000300F00601E000000300F00601E000000300780C01E000000300780C0 -1E000000600781803C000000600783003C000000600783003C000000600786003C000000C0078C -0078000000C0078C0078000000C003D80078000000C003D800780000018003F000F00000018003 -E000F00000038003E000F000000FE003C001F00000FFFE03807FFFC000FFFC03807FFF80003B29 -7DA83B>I<003FF8003FFF003FFC003FFF0000FC0003F00001FC0001C00001BE0001800001BE00 -01800001BE00018000031F00030000031F00030000031F00030000030F80030000060F80060000 -060F800600000607C00600000607C00600000C07C00C00000C03E00C00000C03E00C00000C03F0 -0C00001801F01800001801F01800001801F81800001800F81800003000F830000030007C300000 -30007C30000030007C30000060003E60000060003E60000060003E60000060001F600000C0001F -C00000C0001FC00000C0000FC00000C0000FC0000180000F80000180000780000380000780000F -E000078000FFFE00030000FFFC0003000030297DA831>I<000003FE000000001E078000000070 -01E0000001C0007800000780003C00000F00003C00001E00001E00007C00001F0000F800000F00 -00F000000F8001F000000F8003E000000F8007C000000FC007C000000FC00F8000000FC01F8000 -000FC01F8000000FC03F0000000FC03F0000000FC03F0000000FC07E0000001F807E0000001F80 -7E0000001F807E0000001F807E0000003F00FC0000003F00FC0000007E00FC0000007E00FC0000 -007C007C000000FC007C000000F8007C000001F0007C000003F0007E000003E0003E000007C000 -3E00000F80001F00001F00000F00003E000007800078000003C000F0000001E003C0000000781E -000000000FF00000002A2B7EA92E>I<003FFFFFC000003FFFFFF8000001F800FE000001F0003F -000001F0001F000001F0000F800001F0000F800003E0000FC00003E0000FC00003E0000FC00003 -E0000FC00007C0001F800007C0001F800007C0001F000007C0003F00000F80003E00000F80007C -00000F8000F800000F8003E000001F000FC000001FFFFE0000001F00000000001F00000000003E -00000000003E00000000003E00000000003E00000000007C00000000007C00000000007C000000 -00007C0000000000F80000000000F80000000000F80000000000F80000000001F00000000001F0 -0000000001F00000000003F000000000FFFFC0000000FFFF800000002A297DA827>I<003FFFFF -8000003FFFFFE0000001F801F8000001F0007C000001F0003E000001F0001F000001F0001F0000 -03E0001F800003E0001F800003E0001F800003E0001F800007C0003F000007C0003F000007C000 -3E000007C0007E00000F80007C00000F8000F800000F8001E000000F80078000001F003E000000 -1FFFF00000001F00380000001F001C0000003E000E0000003E000F0000003E000F8000003E000F -8000007C000F8000007C000F8000007C000F8000007C000F800000F8001F800000F8001F800000 -F8001F800000F8001F800001F0001F80C001F0001F80C001F0001F80C003F0001F8180FFFFC00F -8300FFFF8007C60000000001FC002A2A7DA82E>82 D<00001FC0200000FFF0600003E078E00007 -800DE0000E0007C0001C0007C0003C0003C000780003C0007000038000F000038000F000038000 -F000038001F000030001F000030001F800000001F800000000FE00000000FFC00000007FFC0000 -007FFF8000003FFFE000000FFFF0000003FFF80000003FF800000003FC00000000FC000000007C -000000007C000000007C001800003C001800003C001800003C0038000078003800007800380000 -7000380000F000780000E0007C0001C0007E0003800077000F0000E3E03E0000C0FFF80000801F -C00000232B7DA925>I<0FFFFFFFFF800FFFFFFFFF801FC01F801F801E001F0007801C001F0007 -0038001F00030038001F00030030003E00030030003E00030060003E00070060003E0006006000 -7C000600C0007C000600C0007C00060000007C0000000000F80000000000F80000000000F80000 -000000F80000000001F00000000001F00000000001F00000000001F00000000003E00000000003 -E00000000003E00000000003E00000000007C00000000007C00000000007C00000000007C00000 -00000F80000000000F80000000000F80000000000F80000000001F00000000001F00000000001F -00000000003F000000003FFFFF0000007FFFFF00000029297FA823>I86 DI<000FFFFFFF000FFFFFFF001FF0003E001F80007C001E0000F8003C0001F000 -380003E000380007C00030000FC00060001F800060003F000060003E0000C0007C0000C000F800 -000001F000000003E000000007C00000000F800000001F800000003F000000007E000000007C00 -000000F800000001F000000003E000000007C000C0000F8000C0001F800180003F000180007E00 -0180007C00030000F800030001F000070003E000060007C0000E000F80001E001F00003C003F00 -00FC007E0007FC00FFFFFFF800FFFFFFF80028297DA829>90 D<000001E000003FE000003FE000 -0003E0000003C0000003C0000003C0000003C00000078000000780000007800000078000000F00 -00000F0000000F0000000F00001F1E0000709E0001C05E0003807E0007007C000F003C001E003C -001E003C003E0078003C0078007C0078007C007800F800F000F800F000F800F000F800F000F001 -E000F001E0C0F001E0C0F001E0C0F003C1807007C180700DC1803819C3001C30E20007C03C001B -2A7DA920>100 D<000E001F001F001E000C000000000000000000000000000000000000000003 -C00C701870107830786078607860F0C0F000F001E001E003C003C003C00780078007830F030F02 -0E061E060E0C0E08063003E010297FA815>105 D<0000070000000F8000000F8000000F000000 -0E0000000000000000000000000000000000000000000000000000000000000000000000000000 -0000000003E000000C30000018380000303C0000603C0000603C0000C03C0000C03C0001807800 -0000780000007800000078000000F0000000F0000000F0000000F0000001E0000001E0000001E0 -000001E0000003C0000003C0000003C0000003C00000078000000780000007800000078000000F -0000000F0000000F0000001E0000701E0000F83C0000F8380000F0700000E1E000003F00000019 -3581A819>I<00780FF80FF800F800F000F000F000F001E001E001E001E003C003C003C003C007 -800780078007800F000F000F000F001E001E001E001E003C003C003C003C007800786078607860 -F040F0C070C0708039800F000D2A7EA912>108 D<07803F801FC00018C0C1C060E00010E100E0 -80700030F2007100380020F4007200380060F8007C003C0060F8007C003C0060F00078003C00C1 -F000F800780001E000F000780001E000F000780001E000F000780003C001E000F00003C001E000 -F00003C001E000F00003C001E001E000078003C001E000078003C001E0C0078003C003C0C00780 -03C003C0800F0007800381800F0007800781800F0007800383000F0007800382001E000F00018C -000C00060000F800321A7F9935>I<07803F800018C0C1C00010E100E00030F200700020F40070 -0060F800780060F800780060F0007800C1F000F00001E000F00001E000F00001E000F00003C001 -E00003C001E00003C001E00003C003C000078003C000078003C180078007818007800781000F00 -0703000F000F03000F000706000F000704001E000318000C0001F000211A7F9924>I<007807C0 -018C1860010E2030030F4038020F803C060F803C060F003C060F003E0C1E003E001E003E001E00 -3E001E003E003C007C003C007C003C007C003C0078007800F8007800F0007800F0007801E000F8 -01C000F803C000F8078000FC0E0001E61C0001E1F00001E0000001E0000003C0000003C0000003 -C0000003C000000780000007800000078000000F8000007FF80000FFF800001F2683991F>112 -D<0780F818C38410E60E30FC1E20F83E60F83E60F01C60F000C1E00001E00001E00001E00003C0 -0003C00003C00003C0000780000780000780000780000F00000F00000F00000F00001E00000C00 -00171A7F991B>114 D<001FC000703000C01801800C03001C07003C07003C07001807800007F0 -0007FF0003FFC001FFE000FFE00007F00001F00000F03800707C00707C0060F800E07000C06001 -80300300180E0007F800161A7D991C>I<03C000C01C0C7001E03E187001E07E107801E07E3078 -03C03E607803C01E607803C00E60F003C00EC0F007800C00F007800C01E007800C01E007800C01 -E00F001803C00F001803C00F001803C00F001007801E003007801E003007801E002007801E0060 -07801E004003803E00C003C03E008001C067010000E0C38600003F00F800271A7F992B>119 -D<00FC07C003861860060330700C03E0F01803E1F01803C1F03003C0E03003C000600780000007 -80000007800000078000000F0000000F0000000F0000000F0000001E0000001E0060001E006030 -1E00C0783E00C0F83E0180F86E0100F04E020061870C001F01F0001C1A7E9923>I<03C000600C -7000F0187000F0107800F0307801E0607801E0607801E060F001E0C0F003C000F003C001E003C0 -01E003C001E0078003C0078003C0078003C0078007800F0007800F0007800F0007800F0007801E -0007801E0003803E0001C05E0000E1BC00007E3C0000003C0000003C0000007800040078001E00 -F0001F00E0003E01E0003E03C00018038000180E00000C1C000003E000001C267F991E>I -E /Fr 10[17 36[61 4[20 2[20 4[20 20 20 6[30 8[30 2[37 3[30 -47[30 34 31 51 34 37 20 26 24 34 37 33 35 54 18 34 14 18 35 -34 20 29 37 27 34 30 17 2[20 1[20 41 41 41 61 44 47 37 32 41 -48 37 48 51 58 37 44 20 21 51 46 34 37 47 43 37 47 1[27 4[15 -30 30 30 30 30 30 30 30 30 30 37 15 20 15 37 1[20 20 17 39[{}86 -61.111111 /Palatino-Roman rf /Fs 61[20 19[37 52[34 30 51 34 -37 20 27 24 37 37 34 37 54 20 37 20 20 37 34 24 30 37 27 37 -30 9[61 47 47 41 37 44 1[37 51 1[61 37 2[24 51 51 34 37 51 -44 41 47 7[30 30 30 30 30 30 30 30 30 30 2[20 5[17 39[{}58 -61.111111 /Palatino-Bold rf /Ft 61[46 19[85 52[77 2[77 85 46 -61 54 1[85 77 85 123 46 1[46 46 85 77 54 69 85 61 85 69 12[92 -85 100 1[85 115 1[138 6[77 85 1[100 92 26[38 39[{}34 138.888885 -/Palatino-Bold rf end -%%EndProlog -%%BeginSetup -%%Feature: *Resolution 400dpi -TeXDict begin -%%PaperSize: A4 - -%%EndSetup -%%Page: 1 1 -1 7 bop 120 703 a Fk(Annexe)28 b(A)120 1002 y Ft(T)-15 b(ranslation)34 -b(of)h(symbolic)g(objects)g(into)120 1168 y(real)g(rectangles)1176 -1509 y Fj(Authors)789 1587 y Fi(Fr)857 1585 y(\302)852 1587 -y(ed)930 1585 y(\302)925 1587 y(eric)17 b(P)1093 1585 y(\302)1088 -1587 y(etr)o(ot)g(and)f(Franck)h(W)-6 b(ajsb)1772 1585 y(\310)1763 -1587 y(urt)794 1648 y Fr(\302)786 1662 y(Equipe)14 b(CAO-VLSI)i(du)f -(laboratoir)o(e)h(MASI)1118 1737 y(T)-6 b(our)16 b(55-65,)h(201)890 -1812 y(Universit)1145 1810 y(\302)1141 1812 y(e)f(Pierr)o(e)f(et)g(Marie)g -(Curie)842 1888 y(4,)g(Place)h(Jussieu,)e(75252)k(Paris)d(cedex)h(5)120 -2109 y Fj(A.1)78 b(Introduction)120 2397 y Fh(D)315 2264 y -Fr(esigning)12 b(ASICs)f(with)g(the)h Fs(Alliance)i(CAD)e Fr(system)f(ensur)o -(es)g(the)h(access)g(to)g(a)g(lar)o(ge)f(number)315 2339 y(of)h(components:) -21 b(standar)o(d)13 b(cell)e(libraries)g(for)h(usual)f(place)g(and)i(r)o -(oute)e(tools)g(and)i(dedicated)315 2414 y(datapath)i(structur)o(es,)d -(custom)g(and)i(semi-custom)f(\(datapath)h(dedicated\))h(generators)f(and)120 -2490 y(soon)i(macr)o(ocells.)272 2587 y(The)23 b(time)f(investment)h(for)f -(the)h(design)g(of)g(mor)o(e)f(than)i(600)f(leaf)g(cells)f(is)g(very)h -(important,)120 2662 y(and)16 b(ther)o(efor)o(e)g(the)f(layout)g(can)g -(simply)e(not)j(be)e(dedicated)i(to)f(a)g(single)f(fabrication)i(pr)o(ocess.) -22 b(Since)120 2738 y(module)14 b(generaion)i(is)e(the)g(most)g(time)g -(consuming)g(task,)h(a)f(simple)f(and)j(ef)o(\256cient)e(appr)o(oach)h(to)g -(the)120 2813 y(pitch)g(matching)h(pr)o(oblem)e(thr)o(ough)i(technological)g -(r)o(etar)o(getting)f(must)f(be)h(enfor)o(ced.)272 2910 y(The)k(goal)g(of)g -(this)f(paper)g(is)g(to)h(describe)f(the)h(method)g(that)g(pr)o(oduces)f(a)h -(pr)o(ocess)f(dedicated)120 2986 y(layout)10 b(that)h(does)g(not)g(violate)g -(foundry)g(rules)f(fr)o(om)g(a)h(validated)h(symbolic)d(layout.)20 -b(It)10 b(also)h(explains)120 3061 y(how)j(to)g(\256nd)g(the)g(values)f -(needed)i(to)f(parameterize)g(the)g(translation)h(tool)e Fl(s2r)f -Fr(using)h(the)h(symbolic)120 3136 y(design)h(rules)g(and)h(the)g(pr)o(ocess) -e(design)i(rules.)272 3234 y(W)-6 b(e)12 b(use)f(a)i(symbolic)e(method)h -(based)g(upon)g(the)g(statistical)g(analysis)g(of)g(a)h(gr)o(oup)e(of)h(pr)o -(ocesses.)120 3309 y(Car)o(eful)18 b(examination)h(of)f(over)g(twenty)g(dif)o -(fer)o(ent)g(pr)o(ocesses)f(ranging)i(fr)o(om)e(2)h Fp(m)p -Fm(m)g Fr(to)f(0.5)i Fp(m)p Fm(m)e Fr(has)120 3384 y(shown)9 -b(that)g(while)g(minimum)g(widths)g(and)g(spacings)g(ar)o(e)g(quite)g -(variable)g(thr)o(ougho)q(ut)g(the)g(dif)o(fe)q(r)o(ent)120 -3459 y(samples,)20 b(the)g(pitches)f(\320)h(axis)g(to)g(axis)f(distances)i -(\320)e(vary)h(mor)o(e)g(homogeneously)-7 b(.)36 b(Fr)o(om)20 -b(these)120 3535 y(technologies)k(and)h(the)e(fact)h(that)g(the)g(design)g -(is)f(mostly)f(done)j(using)e(minimum)f(width)h(wir)o(es,)120 -3610 y(a)g(generic)f(set)h(of)f(pr)o(ocess)g(independent)i(symbolic)d(design) -h(rules)g(is)g(de\256ned.)44 b(These)23 b(rules)e(ar)o(e)120 -3685 y(expr)o(essed)c(using)e(a)i(unit)f(called)h(the)g Fp(l)p -Fr(.)25 b(For)17 b(a)g(given)g(pr)o(ocess,)f(the)h(value)f(of)h(the)g -Fp(l)g Fr(unit)f(is)g(close)g(to)120 3760 y(the)g(minimum)e(length)h(of)h -(the)g(transistor)f(gate.)1305 3971 y(1)p eop -%%Page: 2 2 -2 8 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(2)272 266 y(This)16 b(method)g(can)g(be)g(though)g(of)g(as) -g(a)h(generalization)g(of)f(the)g Fp(l)g Fr(as)g(described)g(in)g([Mead80)r -(].)120 341 y(It)f(is)f(nevertheless)j(quite)d(dif)o(fer)o(ent:)211 -481 y Fg(\017)31 b Fr(the)23 b(design)g(is)f(done)h(using)g(structur)o(ed)e -(objects)i(called)g Fo(symbols)p Fr(,)i(with)d(str)o(ong)h(associated)272 -556 y(semantic.)29 b(It)18 b(is)f(not)h(possible)f(to)g(draw)i(a)f -(transistor)g(with)f(polysilicon)g(over)i(dif)o(fusion,)f(for)272 -631 y(example.)32 b(The)20 b(symbols)d(ar)o(e)i(either)g(de\256ned)h(by)e(a)h -(single)f(point,)i(like)e(contact)h(primitives,)272 707 y(connectors,)c(and)f -(r)o(efer)o(ences,)i(or)d(by)g(two)h(points,)g(like)f(segments)g(and)h -(transistors.)22 b(They)14 b(ar)o(e)272 782 y(placed)g(on)h(the)g(nodes)g(of) -g(an)h(isotr)o(opic)d(grid)i(with)f(a)h(spacing)f(of)h(1)g -Fp(l)g Fr(in)f(both)h(dir)o(ections.)22 b(The)272 857 y(layout)c(is)g(drawn)i -(using)e(a)h(simpli\256ed)f(set)g(of)h(layers)g(and)h(symbolic)e(rules)f -(expr)o(essed)i(with)272 932 y(small)14 b(integers.)211 1055 -y Fg(\017)31 b Fr(the)18 b(symbolic)f(to)h(r)o(eal)g(translation)i(pr)o -(ocess)d(allows)h(to)g(independently)h(adjust)g(the)f(spacing)272 -1130 y(between)h(the)i(objects)e(and)i(the)f(size)g(of)h(the)f(objects.)36 -b(For)20 b(example,)h(the)f(spacing)g(between)272 1205 y(two)c(wir)o(es)f -(depends)i(upon)g(the)f(value)h(of)g(the)g Fp(l)p Fr(,)g(while)f(the)h -(minimum)e(width)h(of)h(each)g(wir)o(e)272 1280 y(is)d(de\256ned)i(by)f(a)h -(technological)g(parameter)g(dif)o(fer)o(ent)g(for)g(each)g(pr)o(ocess)f -(layer)-5 b(.)211 1402 y Fg(\017)31 b Fr(each)20 b(symbol)f(is)g(macr)o -(o-generated)i(using)e(technological)i(constraints.)36 b(For)19 -b(example,)j(the)272 1478 y(translation)g(of)g(a)g(piece)f(of)i(dif)o(fusion) -e(will)g(be)g(very)h(dif)o(fer)o(ent)h(if)e(it)h(is)f(a)h(wir)o(e,)h(a)f -(transistor)272 1553 y(drain,)16 b(or)f(part)g(of)h(a)g(contact)g(primitive.) -272 1693 y(Thr)o(ee)g(dif)o(fer)o(ent)g(grids)f(ar)o(e)h(useful)e(to)h -(explain)h(the)g(translations.)211 1833 y Fg(\017)31 b Fr(the)15 -b(pr)o(eviously)g(seen)g(symbolic)f(grid,)i(with)f(a)g(step)g(of)h(1)f -Fp(l)h Fr(in)f(both)h(dir)o(ections.)211 1909 y Fg(\017)31 -b Fr(the)14 b(`scaled)g(symbolic)e(grid',)i(the)g(homothetic)g(image)g(of)g -(the)g(symbolic)e(grid,)i(with)g(a)g Fo(n)f Fg(\002)h Fp(m)p -Fm(m)272 1984 y Fr(step)e(in)i(both)g(dir)o(ections,)g(wher)o(e)g -Fo(n)f Fg(\002)h Fp(m)p Fm(m)f Fr(is)g(the)h(value)g(of)g(the)g -Fp(l)g Fr(for)g(the)f(given)h(pr)o(ocess.)22 b(This)272 2059 -y(value)15 b(is)g(computed)g(fr)o(om)g(the)h(set)f(of)h(symbolic)e(and)i -(micr)o(on)f(rules.)211 2135 y Fg(\017)31 b Fr(the)14 b(physical)f(grid)h -(step,)g(the)h(minimum)d(r)o(esolution)i(of)h(the)f(fabrication)h(line.)22 -b(It)13 b(is)h(one)g(or)o(der)272 2210 y(of)20 b(magnitude)h(smaller)e(than)j -(the)e Fp(l)p Fr(.)38 b(It)19 b(is)h(a)h(technological)g(constraint)g(of)g -(the)f(fabrication)272 2285 y(pr)o(ocess.)272 2425 y(Symbolic)10 -b(layout)h(is)g(translated)h(into)g(pr)o(ocess)f(dependent)i(layout)e(with)g -(the)h(following)g(steps:)211 2565 y Fg(\017)31 b Fr(shrink)13 -b(the)g(size)g(of)g(the)h(symbolic)d(grid)i(to)g(the)g Fp(l)h -Fr(value)f(chosen)h(for)g(the)f(pr)o(ocess)f(to)h(obtain)h(the)272 -2640 y(`scaled)i(symbolic)g(grid'.)26 b(Since)17 b(the)g(grid)g(changes)h -(homothetically)-7 b(,)17 b(the)h(r)o(elative)f(positions)272 -2716 y(of)e(the)h(centers)g(of)f(the)h(symbols)e(ar)o(e)i(kept.)211 -2792 y Fg(\017)31 b Fr(translate)15 b(the)h(symbolic)e(objects)h(in)h(a)f -(collection)h(of)g(r)o(ectangles.)211 2867 y Fg(\017)31 b Fr(place)15 -b(the)g(instances,)h(as)g(this)f(is)g(a)g(hierar)o(chy)i(pr)o(eserving)e(pr)o -(ocess.)211 2943 y Fg(\017)31 b Fr(post)14 b(pr)o(ocess)h(to)g(erase)h -(notches)g(and)h(mer)o(ge)e(implant)g(ar)o(eas.)272 3083 y(If)k(the)i(coor)o -(dinates)g(of)f(a)g(r)o(ectangle)h(ar)o(e)f(not)h(aligned)f(on)h(a)f -(physical)g(grid)f(step,)i(then)g(their)120 3158 y(width)15 -b(and)h(height)g(ar)o(e)g(bloated)f(up)g(so)g(to)h(snap)f(to)g(the)h -(physical)f(grid.)272 3256 y(Since)i(the)h(`center)5 b(')17 -b(of)g(a)h(r)o(ectangle)g(is)e(snapped)i(to)f(a)g(physical)g(grid)g(step,)g -(the)h(extension)g(on)120 3331 y(each)i(side)f(of)h(the)g(`center)5 -b(')19 b(must)f(be)h(an)h(integer)f(number)g(of)h(physical)f(grid)g(steps.)33 -b(This)20 b(implies)120 3406 y(that)e(the)h(minimum)e(r)o(eal)h(width)g(of)g -(a)h(layer)f(cannot)h(be)f(an)h(odd)f(number)g(of)g(physical)g(grid)g(steps.) -120 3482 y(If)d(such)g(a)g(situation)g(occurs,)g(the)g(value)h(of)f(the)h -(width)f(will)e(be)i(r)o(ounded)h(up)e(to)h(the)h(near)o(est)g(gr)o(eater)120 -3557 y(integer)i(number)g(of)g(physical)g(grid)f(steps.)30 -b(A)18 b(half)g(physical)g(grid)g(step)f(translation)i(of)f(the)g(center)120 -3632 y(of)e(all)f(the)g(r)o(ectangles)h(is)f(not)h(possible)e(because)h(the)g -(translation)i(is)d(hierar)o(chical.)272 3730 y(This)j(paper)f(is)g(or)o -(ganized)j(as)e(follows:)25 b(Section)17 b(A.3)h(assumes)e(that)h(all)g(the)g -(translation)h(tool)120 3805 y(parameters)c(ar)o(e)h(known)f(and)h(explains)g -(how)f(the)g(translation)h(is)f(done.)23 b(This)14 b(Section)g(is)g(of)g -(general)p eop -%%Page: 3 3 -3 9 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(3)120 266 y(inter)o(est)24 b(and)h(applies)e(for)h(both)g -Fs(CMOS)g Fr(and)h Fs(GaAs)f Fr(layouts.)48 b(Section)24 b(A.4)h(assumes)e -(that)i(the)120 341 y(translation)16 b(formulae)g(ar)o(e)g(known)g(and)h -(explains)f(how)g(to)f(\256nd)h(the)g(parameterization)h(values)e(for)120 -416 y(the)h(translation)g(tool.)22 b(This)16 b(Section)f(is)g(valid)h(for)f -Fs(CMOS)g Fr(layout)g(only)-7 b(.)120 638 y Fj(A.2)78 b(Notations)120 -801 y Fr(W)-6 b(e)13 b(will)e(use)h(the)h(following)f(notations)i(thr)o -(oughout)e(the)h(paper)-5 b(.)22 b(The)13 b(r)o(esult)f(of)h(the)f -(transformation)120 876 y(of)17 b(a)g(symbolic)f(layout)g(object)h(is)g(one)g -(or)g(several)h(user)e(de\256ned)i(r)o(ectangles.)27 b(A)17 -b(r)o(ectangle)g(is)f(made)120 952 y(of:)196 1099 y(1.)31 b(a)15 -b(couple)g(of)h(coor)o(dinates,)g(the)g(lower)f(left)g(corner)h(of)g(the)g(r) -o(ectangle.)23 b(They)16 b(ar)o(e)f(called)h Fq(x)2394 1108 -y Ff(r)2419 1099 y Fr(,)f Fq(y)2479 1108 y Ff(r)2504 1099 y -Fr(.)196 1176 y(2.)31 b Fq(dx)339 1185 y Ff(r)363 1176 y Fr(,)15 -b(always)h(positive,)f(is)f(the)i(size)f(of)h(the)g(r)o(ectangle)g(in)f(the)h -Fq(x)f Fr(dir)o(ection.)196 1253 y(3.)31 b Fq(dy)334 1262 y -Ff(r)358 1253 y Fr(,)16 b(always)f(positive,)g(is)f(the)i(size)f(of)h(the)g -(r)o(ectangle)g(in)f(the)h Fq(y)h Fr(dir)o(ection.)196 1331 -y(4.)31 b(a)15 b(physical)g(layer)-5 b(.)120 1478 y(Index)16 -b Fq(r)h Fr(indicates)f(a)f(`r)o(eal')h(value)f(in)h Fp(m)p -Fm(m)f Fr(and)h(an)g(index)g Fq(s)g Fr(indicates)g(a)f(`symbolic')f(value)i -(in)f Fp(l)p Fr(.)120 1553 y Fq(p)j Fr(is)f(a)i(pitch)e(distance,)j -Fq(d)d Fr(is)h(an)h(edge)f(to)g(edge)h(distance,)g(and)g Fq(W)1693 -1531 y Ff(i)1731 1553 y Fr(s)f(the)g(width)g(of)h(the)f(fabrication)120 -1629 y(layer)h Fq(i)p Fr(.)31 b Fq(O)389 1607 y Ff(j)s(=i)471 -1629 y Fr(indicates)19 b(an)g(overlap)g(rule)f(of)h(layer)f -Fq(j)k Fr(over)d(layer)g Fq(i)p Fr(,)g(and)h Fq(D)1958 1607 -y Ff(j)d(i)2031 1629 y Fr(indicate)i(a)g(spacing)120 1704 y(rule)f(between)h -(layer)g Fq(i)g Fr(and)h(layer)f Fq(j)s Fr(.)33 b(The)20 b -Fq(min)g Fr(index)f(indicates)h(that)f(the)g(minimum)f(width)h(rule)120 -1779 y(for)d(the)f(consider)o(ed)i(layer)e(is)g(used,)g(either)h(for)f(a)h(r) -o(eal)g(r)o(ectangle)f(or)h(a)g(symbolic)e(segment.)272 1877 -y(V)-6 b(alues)17 b(that)h(belong)f(to)g(the)h(technology)g(\256le)e(ar)o(e)i -(in)f(upper)g(case)g(letters,)h(and)g(variables)f(ar)o(e)120 -1952 y(in)e(lower)h(case)f(letters.)120 2174 y Fj(A.3)78 b(T)-9 -b(ransformation)20 b(formulae)120 2337 y Fr(This)c(de\256nes)f(the)h -(formulae)g(used)f(for)g(the)h(translation)g(of)g(each)g(symbolic)e(object.) -120 2529 y Fe(A.3.1)66 b(Segment)16 b(transformation)120 2669 -y Fr(A)g(symbolic)e(segment)h(is)g(de\256ned)h(by:)196 2816 -y(1.)31 b(a)15 b(couple)g(of)h(coor)o(dinates,)g(the)g(segment)f(starting)g -(point.)22 b(They)16 b(ar)o(e)g(called)g Fq(x)2127 2825 y Ff(s)2166 -2816 y Fr(and)g Fq(y)2314 2825 y Ff(s)2338 2816 y Fr(.)196 -2942 y(2.)31 b(a)15 b(dir)o(ection,)h Fl(UP)p Fr(,)e Fl(DOWN)p -Fr(,)g Fl(RIGHT)p Fr(,)f Fl(LEFT)p Fr(,)h(called)h Fq(D)r(I)5 -b(RE)s(C)t(T)j(I)d(O)r(N)i Fr(.)196 3067 y(3.)31 b(the)15 b(symbolic)f -(length,)i Fq(l)849 3076 y Ff(s)874 3067 y Fr(,)f(always)g(positive.)196 -3192 y(4.)31 b(the)15 b(symbolic)f(width,)i Fq(w)864 3201 y -Ff(s)889 3192 y Fr(,)f(always)g(positive.)196 3317 y(5.)31 -b(a)15 b(layer)-5 b(.)120 3464 y(A)16 b(symbolic)e(segment)h(starts)g(on)h -Fd(\()p Fq(x)987 3473 y Ff(s)1011 3464 y Fq(;)10 b(y)1068 3473 -y Ff(s)1092 3464 y Fd(\))p Fr(,)15 b(has)h(a)g(length)f Fq(l)1503 -3473 y Ff(s)1528 3464 y Fr(,)h(in)f(the)h(dir)o(ection)f Fq(D)r(I)5 -b(RE)s(C)t(T)j(I)d(O)r(N)i Fr(,)16 b(and)120 3539 y(a)h(width)f(of)g -Fq(w)456 3548 y Ff(s)481 3539 y Fr(.)25 b(The)17 b Fq(x)674 -3548 y Ff(s)698 3539 y Fq(;)10 b(y)755 3548 y Ff(s)779 3539 -y Fr(,)17 b Fq(l)829 3548 y Ff(s)870 3539 y Fr(items)e(de\256ne)i(the)f(axis) -h(of)f(the)h(segment.)25 b(The)17 b(r)o(ectangle)g(has)f(not)h(to)120 -3615 y(be)e(center)o(ed)h(on)g(the)g(axis.)272 3712 y(T)-6 -b(o)17 b(have)i(a)e(simpler)f(image)g(of)i(the)f(translation)h(pr)o(ocess,)f -(two)g(distances)g(ar)o(e)h(intr)o(oduced,)g Fq(l)2495 3721 -y Ff(r)120 3787 y Fr(and)g Fq(w)283 3796 y Ff(r)309 3787 y -Fr(,)f(that)h(ar)o(e)f(r)o(espectively)f(the)i(size)f(of)g(the)g(r)o -(ectangle)h(in)f(the)g(axis)g(dir)o(ection,)h(and)g(the)f(size)g(of)p -eop -%%Page: 4 4 -4 10 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(4)120 266 y(the)17 b(r)o(ectangle)g(perpendicular)f(to)h -(the)f(segment)h(axis.)26 b(These)17 b(values)g(ar)o(e)g(useful)e(because)i -(they)g(do)120 341 y(not)j(depend)g(upon)f(the)h(segments)g -Fq(D)r(I)5 b(RE)s(C)t(T)j(I)d(O)r(N)i Fr(.)34 b(One)20 b(will)f(become)g -Fq(dx)1991 350 y Ff(r)2016 341 y Fr(,)h(the)g(other)g(one)g -Fq(dy)2495 350 y Ff(r)120 416 y Fr(depending)c(on)g Fq(D)r(I)5 -b(RE)s(C)t(T)j(I)d(O)r(N)i Fr(.)272 514 y(Each)18 b(physical)f(r)o(ectangle)i -(comes)e(fr)o(om)h(a)g(symbolic)f(segment)g(by)h(applying)e(a)i(speci\256c)f -(for)o(-)120 589 y(mula)e(on)g(the)h(segment)f(items.)21 b(T)-5 -b(wo)15 b(types)f(of)i(r)o(ectangles)f(ar)o(e)h(necessary)g(for)f(the)h -(symbolic)e(to)h(r)o(eal)120 664 y(translation)h(of)g(a)g(segment)f(for)h -(the)f Fs(CMOS)g Fr(and)i Fs(GaAs)e Fr(tar)o(get)h(technologies)g(we)f(aim)g -(at.)120 811 y Fs(variable)i(width)31 b Fr(r)o(ectangles)24 -b(that)g(ar)o(e)g(called)g Fl(VW)f Fr(in)h(the)g(technology)g(\256le.)47 -b(an)25 b Fl(VW)d Fr(r)o(ectangle)i(is)272 887 y(used)13 b(when)i(a)f(r)o -(eal)g(r)o(ectangle)g(has)g(a)g(width)g(that)g(depends)g(upon)g(the)g -(symbolic)f(width)g(of)i(the)272 962 y(segment)g(it)g(comes)g(fr)o(om.)22 -b(This)16 b(is)e(by)h(far)h(the)g(most)f(common)g(case.)120 -1087 y Fs(constant)i(width)30 b Fr(r)o(ectangles.)48 b(These)24 -b(ar)o(e)g(needed)h(when)f(a)g(r)o(ectangle)g(has)g(a)g(constant)g(size)g(r)o -(e-)272 1162 y(gar)o(ding)g(the)g(segment)f(symbolic)g(width.)48 -b(Practically)-7 b(,)25 b(this)f(formula)g(is)f(needed)i(only)f(to)272 -1238 y(compute)15 b(dif)o(fusion)h(and)i(active)e(ar)o(eas)h(of)g -(transistors)f(on)h(each)g(side)f(of)h(the)g(transistor)f(grid.)272 -1313 y(T)-6 b(o)18 b(expr)o(ess)g(r)o(ectangles)g(on)h(both)f(sides)f(of)h -(the)h(symbolic)d(segment,)j(two)f(types)f(of)h(constant)272 -1388 y(width)d(segments)g(ar)o(e)h(needed:)24 b(the)15 b(ones)h(to)g(be)f -(drawn)h(at)g(the)f(right)h(hand)g(side)g(of)g(the)f(sym-)272 -1463 y(bolic)k(segments)g(consider)o(ed)i(as)f(a)g(vector)-5 -b(,)22 b(and)f(the)f(ones)g(at)g(its)g(left)f(hand)i(side.)36 -b(They)20 b(ar)o(e)272 1539 y(r)o(espectively)14 b(called)i -Fl(RCW)d Fr(and)k Fl(LCW)p Fr(.)120 1686 y(Note)12 b(that)g(in)g(both)g -(cases)g(the)g(coor)o(dinates)h(of)f(the)h(r)o(ectangle)f(ar)o(e)g(functions) -h(of)f(the)g(symbolic)f(width.)120 1783 y(The)16 b(\256rst)f(formula)g(for)h -(variable)g(width)f(r)o(ectangles)h(needs)g(thr)o(ee)g(user)e(de\256ned)j -(parameters:)120 1931 y Fq(D)r(LR)272 2006 y Fr(physical)d(length)h -(extension.)23 b(The)15 b(length)h(of)f(the)g(r)o(eal)g(r)o(ectangle)g(in)g -(the)g(axis)g(dir)o(ection)f(is)h(the)272 2081 y(symbolic)f(length)h(times)g -(the)g Fp(l)23 b Fr(plus)15 b(twice)f Fq(D)r(LR)p Fr(.)1173 -2217 y Fq(l)1191 2226 y Ff(r)1233 2217 y Fd(=)j Fq(l)1315 2226 -y Ff(s)1339 2217 y Fq(\025)d Fd(+)g Fr(2)p Fq(D)r(LR)120 2378 -y(D)r(W)8 b(R)272 2454 y Fr(physical)14 b(width)h(oversize.)23 -b(The)17 b(r)o(eal)e(width)g(is)g(pr)o(oportional)g(to)g(the)h(symbolic)e -(width)h(times)272 2529 y(the)g Fp(l)p Fr(,)h(plus)e(an)i(algebraic)f(user)g -(de\256ned)i(constant,)f Fq(D)r(W)8 b(R)p Fr(.)1150 2665 y -Fq(w)1193 2674 y Ff(r)1236 2665 y Fd(=)17 b Fq(w)1343 2674 -y Ff(s)1368 2665 y Fq(\025)d Fd(+)f Fq(D)r(W)8 b(R)272 2801 -y Fr(This)15 b(is)g(a)g(r)o(ewritten)h(version)g(of)f(equation)h(A.1,)h(wher) -o(e)e Fq(D)r(W)8 b(R)18 b Fd(=)f Fq(W)1923 2779 y Ff(i)1915 -2817 y(r)g(min)2056 2801 y Fg(\000)c Fq(W)2181 2779 y Ff(i)2173 -2817 y(s)i(min)2299 2801 y Fq(\025)p Fr(.)120 2926 y Fq(O)r(F)8 -b(F)g(S)s(E)s(T)272 3002 y Fr(physical)17 b(of)o(fset,)j(needed)f(to)g(shift) -f(the)g(center)h(of)g(the)g(r)o(esulting)e(r)o(ectangle)i(orthogonally)g(to) -272 3077 y(the)f(segment)g(axis.)30 b(Generaly)-7 b(,)20 b(when)f(r)o -(ectangles)f(ar)o(e)h(center)o(ed)f(on)h(the)f(segment)g(axis,)h(this)272 -3152 y(value)c(is)g(zer)o(o.)120 3299 y(The)10 b(second)g(formula)g(for)g -(constant)g(width)g(r)o(ectangles)g(also)g(needs)g(thr)o(ee)g(user)g -(de\256ned)g(parameters.)120 3447 y Fq(D)r(LR)272 3522 y Fr(physical)k -(length)h(extension.)23 b(The)15 b(length)h(of)f(the)g(r)o(eal)g(r)o -(ectangle)g(in)g(the)g(axis)g(dir)o(ection)f(is)h(the)272 3597 -y(symbolic)f(length)h(times)g(the)g Fp(l)23 b Fr(plus)15 b(twice)f -Fq(D)r(LR)p Fr(.)1173 3733 y Fq(l)1191 3742 y Ff(r)1233 3733 -y Fd(=)j Fq(l)1315 3742 y Ff(s)1339 3733 y Fq(\025)d Fd(+)g -Fr(2)p Fq(D)r(LR)p eop -%%Page: 5 5 -5 11 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(5)120 266 y Fq(W)8 b(R)272 341 y Fr(physical)19 -b(width.)36 b(This)20 b(parameters)g(is)f(independent)i(of)g(the)f(symbolic)f -(width)g(of)i(the)f(seg-)272 416 y(ment.)120 541 y Fq(O)r(F)8 -b(F)g(S)s(E)s(T)272 617 y Fr(physical)17 b(of)o(fset,)j(needed)f(to)g(shift)f -(the)g(center)h(of)g(the)g(r)o(esulting)e(r)o(ectangle)i(orthogonally)g(to) -272 692 y(the)c(segment)g(axis.)272 839 y(The)h(translation)g(formulae)g -(based)g(upon)g(the)g(use)f(of)h(these)g(parameters)g(ar)o(e)g(detailed)g(in) -g(the)120 914 y(following)9 b(tables.)20 b(A)9 b(visual)g(explanation)g(of)g -(the)g(formulae)g(is)g(given)g(in)h(the)f(\256gur)o(es)g(with)g(each)h -(table.)120 990 y(W)-6 b(e)12 b(ar)o(e)h(considering)f(the)h(symbolic)e(to)h -(r)o(eal)g(translation)h(of)f(one)h(segment)f(with)g(the)g -Fq(D)r(I)5 b(RE)s(C)t(T)j(I)d(O)r(N)120 1065 y Fl(UP)p Fr(,)17 -b(and)h Fq(w)389 1074 y Ff(s)434 1065 y Fd(=)i Fr(1)p Fq(:)p -Fr(5)p Fq(\025)p Fr(,)f(the)f(user)f(parameters)h(being)f Fq(D)r(W)8 -b(R)21 b Fd(=)f Fr(1)p Fq(:)p Fr(5)p Fq(;)10 b(D)r(LR)21 b -Fd(=)f Fr(1)p Fq(:)p Fr(5)p Fq(;)10 b(O)r(F)e(F)g(S)s(E)s(T)31 -b Fd(=)20 b Fr(2)e(in)120 1140 y(all)d(the)h(cases.)22 b(W)-6 -b(e)16 b(assume)f(the)g Fp(l)24 b Fr(\320)15 b(noted)h(as)f(`l')g(on)h(the)g -(drawing)f(\320)g(is)g(2)h Fp(m)p Fm(m)p Fr(.)p eop -%%Page: 6 6 -6 12 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(6)120 266 y Fl(VW)305 325 y(UP)175 b Fq(x)589 -334 y Ff(r)712 325 y Fd(=)66 b Fq(x)860 334 y Ff(s)884 325 -y Fq(\025)14 b Fg(\000)g Fd(\()p Fq(w)1061 334 y Ff(s)1085 -325 y Fq(=)p Fr(2)p Fd(\))p Fq(\025)g Fg(\000)g Fq(D)r(W)8 -b(R=)p Fr(2)15 b Fd(+)f Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 401 -y(y)584 410 y Ff(r)712 401 y Fd(=)66 b Fq(y)855 410 y Ff(s)879 -401 y Fq(\025)14 b Fg(\000)g Fq(D)r(LR)554 476 y(dx)621 485 -y Ff(r)712 476 y Fd(=)66 b Fq(w)868 485 y Ff(s)893 476 y Fq(\025)14 -b Fd(+)g Fq(D)r(W)8 b(R)554 551 y(dy)616 560 y Ff(r)712 551 -y Fd(=)66 b Fq(l)843 560 y Ff(s)868 551 y Fq(\025)14 b Fd(+)f -Fr(2)p Fq(D)r(LR)305 702 y Fl(DOWN)101 b Fq(x)589 711 y Ff(r)712 -702 y Fd(=)66 b Fq(x)860 711 y Ff(s)884 702 y Fq(\025)14 b -Fg(\000)g Fd(\()p Fq(w)1061 711 y Ff(s)1085 702 y Fq(=)p Fr(2)p -Fd(\))p Fq(\025)g Fg(\000)g Fq(D)r(W)8 b(R=)p Fr(2)15 b Fg(\000)f -Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 777 y(y)584 786 y Ff(r)712 777 -y Fd(=)66 b Fq(y)855 786 y Ff(s)879 777 y Fq(\025)14 b Fg(\000)g -Fq(l)1007 786 y Ff(s)1032 777 y Fq(\025)f Fg(\000)h Fq(D)r(LR)554 -852 y(dx)621 861 y Ff(r)712 852 y Fd(=)66 b Fq(w)868 861 y -Ff(s)893 852 y Fq(\025)14 b Fd(+)g Fq(D)r(W)8 b(R)554 928 y(dy)616 -937 y Ff(r)712 928 y Fd(=)66 b Fq(l)843 937 y Ff(s)868 928 -y Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)305 1078 y Fl(RIGHT)64 -b Fq(x)589 1087 y Ff(r)712 1078 y Fd(=)i Fq(x)860 1087 y Ff(s)884 -1078 y Fq(\025)14 b Fg(\000)g Fq(D)r(LR)554 1153 y(y)584 1162 -y Ff(r)712 1153 y Fd(=)66 b Fq(y)855 1162 y Ff(s)879 1153 y -Fq(\025)14 b Fg(\000)g Fd(\()p Fq(w)1056 1162 y Ff(s)1080 1153 -y Fq(=)p Fr(2)p Fd(\))p Fq(\025)h Fg(\000)e Fq(D)r(W)8 b(R=)p -Fr(2)15 b Fg(\000)f Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 1229 y(dx)621 -1238 y Ff(r)712 1229 y Fd(=)66 b Fq(l)843 1238 y Ff(s)868 1229 -y Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)554 1304 y(dy)616 1313 -y Ff(r)712 1304 y Fd(=)66 b Fq(w)868 1313 y Ff(s)893 1304 y -Fq(\025)14 b Fd(+)g Fq(D)r(W)8 b(R)305 1455 y Fl(LEFT)101 b -Fq(x)589 1464 y Ff(r)712 1455 y Fd(=)66 b Fq(x)860 1464 y Ff(s)884 -1455 y Fq(\025)14 b Fg(\000)g Fq(l)1012 1464 y Ff(s)1036 1455 -y Fq(\025)g Fg(\000)g Fq(D)r(LR)554 1530 y(y)584 1539 y Ff(r)712 -1530 y Fd(=)66 b Fq(y)855 1539 y Ff(s)879 1530 y Fq(\025)14 -b Fg(\000)g Fd(\()p Fq(w)1056 1539 y Ff(s)1080 1530 y Fq(=)p -Fr(2)p Fd(\))p Fq(\025)h Fg(\000)e Fq(D)r(W)8 b(R=)p Fr(2)15 -b Fd(+)f Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 1605 y(dx)621 1614 -y Ff(r)712 1605 y Fd(=)66 b Fq(l)843 1614 y Ff(s)868 1605 y -Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)554 1680 y(dy)616 1689 -y Ff(r)712 1680 y Fd(=)66 b Fq(w)868 1689 y Ff(s)893 1680 y -Fq(\025)14 b Fd(+)g Fq(D)r(W)8 b(R)272 3018 y @beginspecial -0 @llx 0 @lly 398 @urx 208 @ury 3888 @rwi @setspecial -%%BeginDocument: ./fps/vwformula.fps -/$F2psDict 6400 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/l {lineto} bind def -/m {moveto} bind def -/s {stroke} bind def -/n {newpath} bind def -/gs {gsave} bind def -/gr {grestore} bind def -/clp {closepath} bind def -/graycol {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul -4 -2 roll mul setrgbcolor} bind def -/col-1 {} def -/col0 {0 0 0 setrgbcolor} bind def -/col1 {0 0 1 setrgbcolor} bind def -/col2 {0 1 0 setrgbcolor} bind def -/col3 {0 1 1 setrgbcolor} bind def -/col4 {1 0 0 setrgbcolor} bind def -/col5 {1 0 1 setrgbcolor} bind def -/col6 {1 1 0 setrgbcolor} bind def -/col7 {1 1 1 setrgbcolor} bind def - end - /$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def - /$F2psEnd {$F2psEnteredState restore end} def - %%EndProlog - -$F2psBegin -0 setlinecap 0 setlinejoin --16 26 translate -0.0 208.0 translate 0.900 -0.900 scale -0.500 setlinewidth -n 61 196 m 51 206 l gs col-1 s gr -n 51 196 m 61 206 l gs col-1 s gr -n 54.000 89.000 m 56.000 81.000 l 58.000 89.000 l gs 2 setlinejoin col-1 s gr -n 56 81 m 56 181 l 56 201 l gs col-1 s gr -n 66 201 m 66 81 l 36 81 l 36 201 l - clp gs col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -17 221 m -gs 1 -1 scale (xs, ys, ws = 1.5) col-1 show gr -n 180 195 m 170 205 l gs col-1 s gr -n 170 195 m 180 205 l gs col-1 s gr -n 173.000 88.000 m 175.000 80.000 l 177.000 88.000 l gs 2 setlinejoin col-1 s gr -n 175 80 m 175 180 l 175 200 l gs col-1 s gr -n 235 230 m 235 50 l 115 50 l 115 230 l - clp gs col-1 s gr -n 243.000 58.000 m 245.000 50.000 l 247.000 58.000 l gs 2 setlinejoin col-1 s gr -n 245 50 m 245 230 l gs col-1 s gr -n 247.000 222.000 m 245.000 230.000 l 243.000 222.000 l gs 2 setlinejoin col-1 s gr -n 123.000 42.000 m 115.000 40.000 l 123.000 38.000 l gs 2 setlinejoin col-1 s gr -n 115 40 m 235 40 l gs col-1 s gr -n 227.000 38.000 m 235.000 40.000 l 227.000 42.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -153 221 m -gs 1 -1 scale (xs l, ys l) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -248 143 m -gs 1 -1 scale (dyr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -133 36 m -gs 1 -1 scale (dxr = ws l + dwr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -130 260 m -gs 1 -1 scale (l = 2 => dwr = 1.5) col-1 show gr -n 340 230 m 340 50 l 460 50 l 460 230 l - clp gs col-1 s gr -n 348.000 42.000 m 340.000 40.000 l 348.000 38.000 l gs 2 setlinejoin col-1 s gr -n 340 40 m 460 40 l gs col-1 s gr -n 452.000 38.000 m 460.000 40.000 l 452.000 42.000 l gs 2 setlinejoin col-1 s gr -n 328.000 58.000 m 330.000 50.000 l 332.000 58.000 l gs 2 setlinejoin col-1 s gr -n 330 50 m 330 230 l gs col-1 s gr -n 332.000 222.000 m 330.000 230.000 l 328.000 222.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -325 244 m -gs 1 -1 scale (xr, yr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -394 37 m -gs 1 -1 scale (dxr) col-1 show gr -n 345 175 m 335 165 l gs col-1 s gr -n 346 165 m 336 175 l gs col-1 s gr -n 331.000 168.000 m 339.000 170.000 l 331.000 172.000 l gs 2 setlinejoin col-1 s gr -n 339 170 m 299 170 l gs col-1 s gr - [4.000000] 0 setdash -n 368 195 m 358 205 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 358 195 m 368 205 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 416 230 m 416 50 l 296 50 l 296 230 l - clp gs col-1 s gr - [] 0 setdash -/Palatino-Roman findfont 10.00 scalefont setfont -341 221 m -gs 1 -1 scale (xs l, ys l) col-1 show gr - [4.000000] 0 setdash -n 363 80 m 363 180 l 363 200 l gs col-1 s gr - [] 0 setdash -n 443 240 m 443 240 l gs col-1 s gr -n 458 50 m 458 50 l gs col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -383 260 m -gs 1 -1 scale (OFFSET = 2) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -305 144 m -gs 1 -1 scale (dyr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -299 183 m -gs 1 -1 scale (OFFSET) col-1 show gr -$F2psEnd -%%EndDocument - @endspecial 100 x Fr(For)14 b(a)g(symbolic)f(to)h(tar)o(get)g(pr)o(ocess)f -(layout)h(translation,)h(it's)e(highly)h(pr)o(obable)g(that)g(only)g(this)272 -3194 y(type)g(of)i(r)o(ectangles)g(will)e(be)h(needed.)p eop -%%Page: 7 7 -7 13 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(7)120 266 y Fl(LCW)305 326 y(UP)175 b Fq(x)589 -335 y Ff(r)712 326 y Fd(=)66 b Fq(x)860 335 y Ff(s)884 326 -y Fq(\025)14 b Fg(\000)g Fd(\()p Fq(w)1061 335 y Ff(s)1085 -326 y Fq(=)p Fr(2)p Fd(\))p Fq(\025)g Fg(\000)g Fq(W)8 b(R)15 -b Fg(\000)e Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 402 y(y)584 411 -y Ff(r)712 402 y Fd(=)66 b Fq(y)855 411 y Ff(s)879 402 y Fq(\025)14 -b Fg(\000)g Fq(D)r(LR)554 477 y(dx)621 486 y Ff(r)712 477 y -Fd(=)66 b Fq(W)8 b(R)554 552 y(dy)616 561 y Ff(r)712 552 y -Fd(=)66 b Fq(l)843 561 y Ff(s)868 552 y Fq(\025)14 b Fd(+)f -Fr(2)p Fq(D)r(LR)305 703 y Fl(DOWN)101 b Fq(x)589 712 y Ff(r)712 -703 y Fd(=)66 b Fq(x)860 712 y Ff(s)884 703 y Fq(\025)14 b -Fd(+)g(\()p Fq(w)1061 712 y Ff(s)1085 703 y Fq(=)p Fr(2)p Fd(\))p -Fq(\025)g Fd(+)g Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 778 y(y)584 -787 y Ff(r)712 778 y Fd(=)66 b Fq(y)855 787 y Ff(s)879 778 -y Fq(\025)14 b Fg(\000)g Fq(l)1007 787 y Ff(s)1032 778 y Fq(\025)f -Fg(\000)h Fq(D)r(LR)554 853 y(dx)621 862 y Ff(r)712 853 y Fd(=)66 -b Fq(W)8 b(R)554 929 y(dy)616 938 y Ff(r)712 929 y Fd(=)66 -b Fq(l)843 938 y Ff(s)868 929 y Fq(\025)14 b Fd(+)f Fr(2)p -Fq(D)r(LR)305 1079 y Fl(RIGHT)64 b Fq(x)589 1088 y Ff(r)712 -1079 y Fd(=)i Fq(x)860 1088 y Ff(s)884 1079 y Fq(\025)14 b -Fg(\000)g Fq(D)r(LR)554 1154 y(y)584 1163 y Ff(r)712 1154 y -Fd(=)66 b Fq(y)855 1163 y Ff(s)879 1154 y Fq(\025)14 b Fd(+)g(\()p -Fq(w)1056 1163 y Ff(s)1080 1154 y Fq(=)p Fr(2)p Fd(\))p Fq(\025)h -Fd(+)e Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 1230 y(dx)621 1239 y -Ff(r)712 1230 y Fd(=)66 b Fq(l)843 1239 y Ff(s)868 1230 y Fq(\025)14 -b Fd(+)f Fr(2)p Fq(D)r(LR)554 1305 y(dy)616 1314 y Ff(r)712 -1305 y Fd(=)66 b Fq(W)8 b(R)305 1455 y Fl(LEFT)101 b Fq(x)589 -1464 y Ff(r)712 1455 y Fd(=)66 b Fq(x)860 1464 y Ff(s)884 1455 -y Fq(\025)14 b Fg(\000)g Fq(l)1012 1464 y Ff(s)1036 1455 y -Fq(\025)g Fg(\000)g Fq(D)r(LR)554 1531 y(y)584 1540 y Ff(r)712 -1531 y Fd(=)66 b Fq(y)855 1540 y Ff(s)879 1531 y Fq(\025)14 -b Fg(\000)g Fd(\()p Fq(w)1056 1540 y Ff(s)1080 1531 y Fq(=)p -Fr(2)p Fd(\))p Fq(\025)h Fg(\000)e Fq(W)8 b(R)15 b Fg(\000)e -Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 1606 y(dx)621 1615 y Ff(r)712 -1606 y Fd(=)66 b Fq(l)843 1615 y Ff(s)868 1606 y Fq(\025)14 -b Fd(+)f Fr(2)p Fq(D)r(LR)554 1681 y(dy)616 1690 y Ff(r)712 -1681 y Fd(=)66 b Fq(W)8 b(R)272 3061 y @beginspecial 0 @llx -0 @lly 393 @urx 213 @ury 3888 @rwi @setspecial -%%BeginDocument: ./fps/lcwformula.fps -/$F2psDict 6400 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/l {lineto} bind def -/m {moveto} bind def -/s {stroke} bind def -/n {newpath} bind def -/gs {gsave} bind def -/gr {grestore} bind def -/clp {closepath} bind def -/graycol {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul -4 -2 roll mul setrgbcolor} bind def -/col-1 {} def -/col0 {0 0 0 setrgbcolor} bind def -/col1 {0 0 1 setrgbcolor} bind def -/col2 {0 1 0 setrgbcolor} bind def -/col3 {0 1 1 setrgbcolor} bind def -/col4 {1 0 0 setrgbcolor} bind def -/col5 {1 0 1 setrgbcolor} bind def -/col6 {1 1 0 setrgbcolor} bind def -/col7 {1 1 1 setrgbcolor} bind def - end - /$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def - /$F2psEnd {$F2psEnteredState restore end} def - %%EndProlog - -$F2psBegin -0 setlinecap 0 setlinejoin --13 11 translate -0.0 213.0 translate 0.900 -0.900 scale -0.500 setlinewidth -n 58 183 m 48 193 l gs col-1 s gr -n 48 183 m 58 193 l gs col-1 s gr -n 51.000 76.000 m 53.000 68.000 l 55.000 76.000 l gs 2 setlinejoin col-1 s gr -n 53 68 m 53 168 l 53 188 l gs col-1 s gr -n 63 188 m 63 68 l 33 68 l 33 188 l - clp gs col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -14 208 m -gs 1 -1 scale (xs, ys, ws = 1.5) col-1 show gr -n 136 183 m 126 193 l gs col-1 s gr -n 126 183 m 136 193 l gs col-1 s gr -n 129.000 76.000 m 131.000 68.000 l 133.000 76.000 l gs 2 setlinejoin col-1 s gr -n 131 68 m 131 168 l 131 188 l gs col-1 s gr -n 124.000 31.000 m 116.000 29.000 l 124.000 27.000 l gs 2 setlinejoin col-1 s gr -n 116 29 m 146 29 l gs col-1 s gr -n 138.000 27.000 m 146.000 29.000 l 138.000 31.000 l gs 2 setlinejoin col-1 s gr -n 146 218 m 146 38 l 116 38 l 116 218 l - clp gs col-1 s gr -n 169.000 46.000 m 171.000 38.000 l 173.000 46.000 l gs 2 setlinejoin col-1 s gr -n 171 38 m 171 218 l gs col-1 s gr -n 173.000 210.000 m 171.000 218.000 l 169.000 210.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -179 131 m -gs 1 -1 scale (dyr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -111 238 m -gs 1 -1 scale (WR = 1.5) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -112 209 m -gs 1 -1 scale (xs l, ys l) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -112 20 m -gs 1 -1 scale (dxr = WR) col-1 show gr -n 449.000 46.000 m 451.000 38.000 l 453.000 46.000 l gs 2 setlinejoin col-1 s gr -n 451 38 m 451 218 l gs col-1 s gr -n 453.000 210.000 m 451.000 218.000 l 449.000 210.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -428 132 m -gs 1 -1 scale (dyr) col-1 show gr -n 275 218 m 275 38 l 245 38 l 245 218 l - clp gs col-1 s gr -n 253.000 30.000 m 245.000 28.000 l 253.000 26.000 l gs 2 setlinejoin col-1 s gr -n 245 28 m 275 28 l gs col-1 s gr -n 267.000 26.000 m 275.000 28.000 l 267.000 30.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -242 232 m -gs 1 -1 scale (xr, yr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -235 248 m -gs 1 -1 scale (OFFSET = 2) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -236 20 m -gs 1 -1 scale (dxr = WR) col-1 show gr - [4.000000] 0 setdash -n 378 183 m 368 193 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 368 183 m 378 193 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 373 68 m 373 168 l 373 188 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 433 218 m 433 38 l 313 38 l 313 218 l - clp gs col-1 s gr - [] 0 setdash -n 373 228 m 373 228 l gs col-1 s gr -n 388 38 m 388 38 l gs col-1 s gr - 1 setlinecap [1 3.000000] 3.000000 setdash -n 313 218 m 313 38 l 283 38 l 283 218 l - clp gs col-1 s gr - [] 0 setdash 0 setlinecap -n 284 128 m 244 128 l gs col-1 s gr -n 252.000 130.000 m 244.000 128.000 l 252.000 126.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -351 209 m -gs 1 -1 scale (xs l, ys l) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -251 124 m -gs 1 -1 scale (OFFSET) col-1 show gr -$F2psEnd -%%EndDocument - @endspecial eop -%%Page: 8 8 -8 14 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(8)120 266 y Fl(RCW)305 326 y(UP)175 b Fq(x)589 -335 y Ff(r)712 326 y Fd(=)66 b Fq(x)860 335 y Ff(s)884 326 -y Fq(\025)14 b Fd(+)g(\()p Fq(w)1061 335 y Ff(s)1085 326 y -Fq(=)p Fr(2)p Fd(\))p Fq(\025)g Fd(+)g Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 -402 y(y)584 411 y Ff(r)712 402 y Fd(=)66 b Fq(y)855 411 y Ff(s)879 -402 y Fq(\025)14 b Fg(\000)g Fq(D)r(LR)554 477 y(dx)621 486 -y Ff(r)712 477 y Fd(=)66 b Fq(W)8 b(R)554 552 y(dy)616 561 -y Ff(r)712 552 y Fd(=)66 b Fq(l)843 561 y Ff(s)868 552 y Fq(\025)14 -b Fd(+)f Fr(2)p Fq(D)r(LR)305 703 y Fl(DOWN)101 b Fq(x)589 -712 y Ff(r)712 703 y Fd(=)66 b Fq(x)860 712 y Ff(s)884 703 -y Fq(\025)14 b Fg(\000)g Fd(\()p Fq(w)1061 712 y Ff(s)1085 -703 y Fq(=)p Fr(2)p Fd(\))p Fq(\025)g Fg(\000)g Fq(W)8 b(R)15 -b Fg(\000)e Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 778 y(y)584 787 -y Ff(r)712 778 y Fd(=)66 b Fq(y)855 787 y Ff(s)879 778 y Fq(\025)14 -b Fg(\000)g Fq(l)1007 787 y Ff(s)1032 778 y Fq(\025)f Fg(\000)h -Fq(D)r(LR)554 853 y(dx)621 862 y Ff(r)712 853 y Fd(=)66 b Fq(W)8 -b(R)554 929 y(dy)616 938 y Ff(r)712 929 y Fd(=)66 b Fq(l)843 -938 y Ff(s)868 929 y Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)305 -1079 y Fl(RIGHT)64 b Fq(x)589 1088 y Ff(r)712 1079 y Fd(=)i -Fq(x)860 1088 y Ff(s)884 1079 y Fq(\025)14 b Fg(\000)g Fq(D)r(LR)554 -1154 y(y)584 1163 y Ff(r)712 1154 y Fd(=)66 b Fq(y)855 1163 -y Ff(s)879 1154 y Fq(\025)14 b Fg(\000)g Fd(\()p Fq(w)1056 -1163 y Ff(s)1080 1154 y Fq(=)p Fr(2)p Fd(\))p Fq(\025)h Fg(\000)e -Fq(W)8 b(R)15 b Fg(\000)e Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 1230 -y(dx)621 1239 y Ff(r)712 1230 y Fd(=)66 b Fq(l)843 1239 y Ff(s)868 -1230 y Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)554 1305 y(dy)616 -1314 y Ff(r)712 1305 y Fd(=)66 b Fq(W)8 b(R)305 1455 y Fl(LEFT)101 -b Fq(x)589 1464 y Ff(r)712 1455 y Fd(=)66 b Fq(x)860 1464 y -Ff(s)884 1455 y Fq(\025)14 b Fg(\000)g Fq(l)1012 1464 y Ff(s)1036 -1455 y Fq(\025)g Fg(\000)g Fq(D)r(LR)554 1531 y(y)584 1540 -y Ff(r)712 1531 y Fd(=)66 b Fq(y)855 1540 y Ff(s)879 1531 y -Fq(\025)14 b Fd(+)g(\()p Fq(w)1056 1540 y Ff(s)1080 1531 y -Fq(=)p Fr(2)p Fd(\))p Fq(\025)h Fd(+)e Fq(O)r(F)8 b(F)g(S)s(E)s(T)554 -1606 y(dx)621 1615 y Ff(r)712 1606 y Fd(=)66 b Fq(l)843 1615 -y Ff(s)868 1606 y Fq(\025)14 b Fd(+)f Fr(2)p Fq(D)r(LR)554 -1681 y(dy)616 1690 y Ff(r)712 1681 y Fd(=)66 b Fq(W)8 b(R)272 -3064 y @beginspecial 0 @llx 0 @lly 392 @urx 213 @ury 3888 @rwi -@setspecial -%%BeginDocument: ./fps/rcwformula.fps -/$F2psDict 6400 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/l {lineto} bind def -/m {moveto} bind def -/s {stroke} bind def -/n {newpath} bind def -/gs {gsave} bind def -/gr {grestore} bind def -/clp {closepath} bind def -/graycol {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul -4 -2 roll mul setrgbcolor} bind def -/col-1 {} def -/col0 {0 0 0 setrgbcolor} bind def -/col1 {0 0 1 setrgbcolor} bind def -/col2 {0 1 0 setrgbcolor} bind def -/col3 {0 1 1 setrgbcolor} bind def -/col4 {1 0 0 setrgbcolor} bind def -/col5 {1 0 1 setrgbcolor} bind def -/col6 {1 1 0 setrgbcolor} bind def -/col7 {1 1 1 setrgbcolor} bind def - end - /$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def - /$F2psEnd {$F2psEnteredState restore end} def - %%EndProlog - -$F2psBegin -0 setlinecap 0 setlinejoin --13 11 translate -0.0 213.0 translate 0.900 -0.900 scale -0.500 setlinewidth -n 58 183 m 48 193 l gs col-1 s gr -n 48 183 m 58 193 l gs col-1 s gr -n 51.000 76.000 m 53.000 68.000 l 55.000 76.000 l gs 2 setlinejoin col-1 s gr -n 53 68 m 53 168 l 53 188 l gs col-1 s gr -n 63 188 m 63 68 l 33 68 l 33 188 l - clp gs col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -14 208 m -gs 1 -1 scale (xs, ys, ws = 1.5) col-1 show gr -n 136 183 m 126 193 l gs col-1 s gr -n 126 183 m 136 193 l gs col-1 s gr -n 129.000 76.000 m 131.000 68.000 l 133.000 76.000 l gs 2 setlinejoin col-1 s gr -n 131 68 m 131 168 l 131 188 l gs col-1 s gr -n 124.000 31.000 m 116.000 29.000 l 124.000 27.000 l gs 2 setlinejoin col-1 s gr -n 116 29 m 146 29 l gs col-1 s gr -n 138.000 27.000 m 146.000 29.000 l 138.000 31.000 l gs 2 setlinejoin col-1 s gr -n 146 218 m 146 38 l 116 38 l 116 218 l - clp gs col-1 s gr -n 169.000 46.000 m 171.000 38.000 l 173.000 46.000 l gs 2 setlinejoin col-1 s gr -n 171 38 m 171 218 l gs col-1 s gr -n 173.000 210.000 m 171.000 218.000 l 169.000 210.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -179 131 m -gs 1 -1 scale (dyr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -111 238 m -gs 1 -1 scale (WR = 1.5) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -112 209 m -gs 1 -1 scale (xs l, ys l) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -112 20 m -gs 1 -1 scale (dxr = WR) col-1 show gr -n 435 218 m 435 38 l 405 38 l 405 218 l - clp gs col-1 s gr -n 413.000 30.000 m 405.000 28.000 l 413.000 26.000 l gs 2 setlinejoin col-1 s gr -n 405 28 m 435 28 l gs col-1 s gr -n 427.000 26.000 m 435.000 28.000 l 427.000 30.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -402 232 m -gs 1 -1 scale (xr, yr) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -395 248 m -gs 1 -1 scale (OFFSET = 2) col-1 show gr -/Palatino-Roman findfont 10.00 scalefont setfont -396 20 m -gs 1 -1 scale (dxr = WR) col-1 show gr -n 393 128 m 433 128 l gs col-1 s gr -n 425.000 126.000 m 433.000 128.000 l 425.000 130.000 l gs 2 setlinejoin col-1 s gr - 1 setlinecap [1 3.000000] 3.000000 setdash -n 393 218 m 393 38 l 363 38 l 363 218 l - clp gs col-1 s gr - [] 0 setdash 0 setlinecap -/Palatino-Roman findfont 10.00 scalefont setfont -395 113 m -gs 1 -1 scale (OFFSET) col-1 show gr -n 234.000 46.000 m 236.000 38.000 l 238.000 46.000 l gs 2 setlinejoin col-1 s gr -n 236 38 m 236 218 l gs col-1 s gr -n 238.000 210.000 m 236.000 218.000 l 234.000 210.000 l gs 2 setlinejoin col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -213 132 m -gs 1 -1 scale (dyr) col-1 show gr - [4.000000] 0 setdash -n 308 183 m 298 193 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 298 183 m 308 193 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 303 68 m 303 168 l 303 188 l gs col-1 s gr - [] 0 setdash - [4.000000] 0 setdash -n 363 218 m 363 38 l 243 38 l 243 218 l - clp gs col-1 s gr - [] 0 setdash -n 303 228 m 303 228 l gs col-1 s gr -n 318 38 m 318 38 l gs col-1 s gr -/Palatino-Roman findfont 10.00 scalefont setfont -281 209 m -gs 1 -1 scale (xs l, ys l) col-1 show gr -$F2psEnd -%%EndDocument - @endspecial 147 x Fr(This)15 b(type)g(of)h(r)o(ectangle)g(is)f(r)o(equir)o -(ed)g(for)h(symbolic)e(extraction)j(purposes,)d(as)i(the)g(drain)g(and)120 -3286 y(sour)o(ce)j(dif)o(fusions)g(must)f(not)i(be)f(connected.)35 -b(It)18 b(is)h(mor)o(e)g(or)g(less)f(r)o(eserved)i(to)f(symbolic)f -Fs(CMOS)120 3362 y Fr(`pseudo-technologies')e(and)g Fs(GaAs)g -Fr(pr)o(ocesses.)272 3459 y(These)c(transformations)h(can)g(be)e(seen)h(as)g -(taking)g(place)f(in)h(two)g(steps,)f(the)h(\256rst)g(one)g(generates)120 -3534 y(a)f(r)o(ectangle)g(with)g(a)g(given)g(size,)h(and)f(the)g(second)h -(one)f(makes)g(a)g(translation)h(of)f(the)g(lower)f(left)h(corner)120 -3610 y(of)16 b(the)f(r)o(ectangle)h(fr)o(om)g(a)f(given)h Fq(O)r(F)8 -b(F)g(S)s(E)s(T)g Fr(.)p eop -%%Page: 9 9 -9 15 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1297 b Fr(9)120 266 y Fe(A.3.2)66 b(Contact)17 b(transformation)120 -406 y Fr(A)f(symbolic)e(contact)i(is)e(de\256ned)j(by:)211 -534 y Fg(\017)31 b Fr(a)15 b(couple)g(of)h(coor)o(dinates)g(which)g(ar)o(e)f -(the)h(center)g(of)g(the)f(contact,)i(called)e Fq(x)2069 543 -y Ff(s)2108 534 y Fr(and)i Fq(y)2257 543 y Ff(s)2281 534 y -Fr(.)211 607 y Fg(\017)31 b Fr(a)15 b(type.)272 735 y(The)e(transformation)g -(of)g(a)g(contact)g(generates)g(generally)f(2)h(to)f(5)h(physical)f(r)o -(ectangles.)21 b(A)13 b(size,)120 810 y Fq(S)s(I)5 b(Z)t(E)s -Fr(,)14 b(and)f(a)g(layer)f(ar)o(e)h(needed)g(for)g(each)g(of)g(these)f(r)o -(ectangles.)22 b(Their)13 b(coor)o(dinates)g(ar)o(e)f(computed)120 -885 y(as)j(follows:)281 946 y Fq(x)316 955 y Ff(r)438 946 y -Fd(=)67 b Fq(x)587 955 y Ff(s)625 946 y Fg(\000)13 b Fq(S)s(I)5 -b(Z)t(E)s(=)p Fr(2)281 1021 y Fq(y)311 1030 y Ff(r)438 1021 -y Fd(=)67 b Fq(y)582 1030 y Ff(s)620 1021 y Fg(\000)13 b Fq(S)s(I)5 -b(Z)t(E)s(=)p Fr(2)281 1097 y Fq(dx)348 1106 y Ff(r)438 1097 -y Fd(=)67 b Fq(S)s(I)5 b(Z)t(E)281 1172 y(dy)343 1181 y Ff(r)438 -1172 y Fd(=)67 b Fq(S)s(I)5 b(Z)t(E)120 1243 y Fr(Only)14 b(squar)o(e)g -(contacts,)g(or)h(r)o(elated)f(macr)o(os)g(such)f(as)h(corners)h(for)f -Fl(L)g Fr(and)g Fl(S)g Fr(shaped)g(transistors,)g(ar)o(e)120 -1318 y(allowed)h(with)g(this)h(appr)o(oach.)120 1506 y Fe(A.3.3)66 -b(Connector)16 b(transformation)120 1646 y Fr(A)g(symbolic)e(connector)i(is)f -(de\256ned)h(by:)196 1774 y(1.)31 b(a)15 b(couple)g(of)h(coor)o(dinates,)g -(called)g Fq(x)1134 1783 y Ff(s)1173 1774 y Fr(and)g Fq(y)1321 -1783 y Ff(s)1346 1774 y Fr(.)196 1848 y(2.)31 b(an)16 b(orientation,)g -Fl(NORTH)p Fr(,)d Fl(SOUTH)p Fr(,)g Fl(EAST)p Fr(,)h Fl(WEST)p -Fr(,)f(called)j Fq(O)r(RI)5 b(E)s(N)i(T)h(AT)g(I)d(O)r(N)i -Fr(.)196 1921 y(3.)31 b(a)15 b(symbolic)f(width,)i Fq(w)810 -1930 y Ff(s)835 1921 y Fr(,)f(that)h(is)f(always)g(positive.)196 -1994 y(4.)31 b(a)15 b(layer)-5 b(.)272 2122 y(A)16 b(symbolic)e(connector)j -(pr)o(oduces)e(a)h(single)g(r)o(ectangle.)24 b(Thr)o(ee)16 -b(parameters)g(ar)o(e)g(needed)h(for)120 2197 y(this)e(transformation:)211 -2325 y Fg(\017)31 b Fr(a)15 b(physical)g(layer)-5 b(.)211 2399 -y Fg(\017)31 b Fr(the)15 b(physical)g(width)g(oversize,)i(called)e -Fq(D)r(W)8 b(R)p Fr(.)211 2472 y Fg(\017)31 b Fr(the)15 b(physical)g -(extension)h(on)g(each)h(side)e(of)g(the)h(abutment)f(box,)h -Fq(D)r(E)s(R)p Fr(.)272 2600 y(The)10 b(formulae)g(that)g(apply)g(to)g(the)g -(connectors)g(ar)o(e,)h(r)o(egar)o(ding)f(the)g Fq(O)r(RI)5 -b(E)s(N)i(T)h(AT)g(I)d(O)r(N)16 b Fr(value:)153 2677 y Fl(NORTH)64 -b Fq(x)437 2686 y Ff(r)560 2677 y Fd(=)j Fq(x)709 2686 y Ff(s)733 -2677 y Fq(\025)14 b Fg(\000)f Fd(\()p Fq(w)909 2686 y Ff(s)934 -2677 y Fq(\025)h Fd(+)f Fq(D)r(W)8 b(R)p Fd(\))p Fq(=)p Fr(2)402 -2752 y Fq(y)432 2761 y Ff(r)560 2752 y Fd(=)67 b Fq(y)704 2761 -y Ff(s)728 2752 y Fq(\025)14 b Fg(\000)f Fq(D)r(E)s(R)402 2827 -y(dx)469 2836 y Ff(r)560 2827 y Fd(=)67 b Fq(w)717 2836 y Ff(s)742 -2827 y Fq(\025)13 b Fd(+)h Fq(D)r(W)8 b(R)402 2903 y(dy)464 -2912 y Ff(r)560 2903 y Fd(=)67 b Fr(2)p Fq(D)r(E)s(R)153 2978 -y Fl(SOUTH)d Fq(x)437 2987 y Ff(r)560 2978 y Fd(=)j Fq(x)709 -2987 y Ff(s)733 2978 y Fq(\025)14 b Fg(\000)f Fd(\()p Fq(w)909 -2987 y Ff(s)934 2978 y Fq(\025)h Fd(+)f Fq(D)r(W)8 b(R)p Fd(\))p -Fq(=)p Fr(2)402 3053 y Fq(y)432 3062 y Ff(r)560 3053 y Fd(=)67 -b Fq(y)704 3062 y Ff(s)728 3053 y Fq(\025)14 b Fg(\000)f Fq(D)r(E)s(R)402 -3128 y(dx)469 3137 y Ff(r)560 3128 y Fd(=)67 b Fq(w)717 3137 -y Ff(s)742 3128 y Fq(\025)13 b Fd(+)h Fq(D)r(W)8 b(R)402 3204 -y(dy)464 3213 y Ff(r)560 3204 y Fd(=)67 b Fr(2)p Fq(D)r(E)s(R)153 -3279 y Fl(EAST)101 b Fq(x)437 3288 y Ff(r)560 3279 y Fd(=)67 -b Fq(x)709 3288 y Ff(s)733 3279 y Fq(\025)14 b Fg(\000)f Fq(D)r(E)s(R)402 -3354 y(y)432 3363 y Ff(r)560 3354 y Fd(=)67 b Fq(y)704 3363 -y Ff(s)728 3354 y Fq(\025)14 b Fg(\000)f Fd(\()p Fq(w)904 3363 -y Ff(s)929 3354 y Fq(\025)h Fd(+)f Fq(D)r(W)8 b(R)p Fd(\))p -Fq(=)p Fr(2)402 3429 y Fq(dx)469 3438 y Ff(r)560 3429 y Fd(=)67 -b Fr(2)p Fq(D)r(E)s(R)402 3505 y(dy)464 3514 y Ff(r)560 3505 -y Fd(=)g Fq(w)717 3514 y Ff(s)742 3505 y Fq(\025)13 b Fd(+)h -Fq(D)r(W)8 b(R)153 3580 y Fl(WEST)101 b Fq(x)437 3589 y Ff(r)560 -3580 y Fd(=)67 b Fq(x)709 3589 y Ff(s)733 3580 y Fq(\025)14 -b Fg(\000)f Fq(D)r(E)s(R)402 3655 y(y)432 3664 y Ff(r)560 3655 -y Fd(=)67 b Fq(y)704 3664 y Ff(s)728 3655 y Fq(\025)14 b Fg(\000)f -Fd(\()p Fq(w)904 3664 y Ff(s)929 3655 y Fq(\025)h Fd(+)f Fq(D)r(W)8 -b(R)p Fd(\))p Fq(=)p Fr(2)402 3731 y Fq(dx)469 3740 y Ff(r)560 -3731 y Fd(=)67 b Fr(2)p Fq(D)r(E)s(R)402 3806 y(dy)464 3815 -y Ff(r)560 3806 y Fd(=)g Fq(w)717 3815 y Ff(s)742 3806 y Fq(\025)13 -b Fd(+)h Fq(D)r(W)8 b(R)p eop -%%Page: 10 10 -10 16 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(10)120 266 y(The)16 b(connector)h(transformation)f -(formulae)g(ar)o(e)f(derived)h(fr)o(om)g(the)f(segment)h(transformation)g -(for)o(-)120 341 y(mulae)f(since)g(a)h(connector)h(is)e(almost)g(always)g -(placed)g(at)h(a)f(segment)h(extr)o(emity)-7 b(.)120 532 y -Fe(A.3.4)66 b(Instance)17 b(transformation)120 672 y Fr(A)f(symbolic)e -(instance)i(is)e(de\256ned)j(by:)196 812 y(1.)31 b(a)15 b(couple)g(of)h(coor) -o(dinates,)g(the)g(lower)f(left)g(corner)h(of)g(the)g(instance.)23 -b(This)15 b(point)g(is)g Fd(\()p Fq(x)2318 821 y Ff(s)2342 -812 y Fq(;)10 b(y)2399 821 y Ff(s)2423 812 y Fd(\))p Fr(.)196 -888 y(2.)31 b(a)18 b(geometrical)g(operation.)31 b(Eight)18 -b(operations)g(ar)o(e)g(possible)f(and)i(operation)g(compositions)272 -963 y(give)d(a)g(r)o(esult)f(in)i(the)f(same)g(set)g(of)h(operations.)25 -b(Operations)16 b(ar)o(e)h(done)g(`in)f(place',)h(ie)f Fd(\()p -Fq(x)2392 972 y Ff(s)2415 963 y Fq(;)10 b(y)2472 972 y Ff(s)2496 -963 y Fd(\))272 1038 y Fr(indicates)16 b(the)h(lower)f(left)g(corner)h(of)g -(the)f(instanciated)i(\256gur)o(e)d Fo(after)h Fr(the)h(operation)g(has)g -(been)272 1114 y(applied.)196 1189 y(3.)31 b(an)16 b(instance)g(name.)196 -1265 y(4.)31 b(a)15 b(model)g(name.)120 1405 y(The)e(transformation)h(of)e(a) -h(symbolic)e(instance)i(into)f(a)h(r)o(eal)g(instance)g(does)f(not)h(need)g -(any)g(user)f(input)120 1480 y(but)18 b(the)h(value)g(of)g(the)h -Fp(l)p Fr(.)33 b(The)19 b(coor)o(dinates)h(in)f(the)g(micr)o(on)g(world)g(ar) -o(e)g(the)g(scaled)g(equivalent)g(of)120 1556 y(the)f(symbolic)f(ones,)j -(with)e(a)g(possible)f(of)o(fset)h(due)h(to)f(the)g(dif)o(fer)o(ent)h(ways)f -(to)g(r)o(epr)o(esent)g(symbolic)120 1631 y(geometrical)24 -b(operations,)i(wher)o(e)e(they)g(ar)o(e)g(done)h(`in)e(place',)j(and)f(in)e -(the)h Fs(cif)g Fr(or)g Fs(gds)p Fc(II)g Fr(format,)120 1706 -y(wher)o(e)f(they)h(ar)o(e)f(done)h(r)o(egar)o(ding)f(the)h(origin,)h(point)d -Fd(\()p Fr(0)p Fq(;)10 b Fr(0)p Fd(\))p Fr(,)25 b(of)f(the)f(instanciated)h -(\256gur)o(e.)45 b(This)120 1781 y(semantic)13 b(change)i(is)d(due)h(to)g -(the)h(non-existence)h(of)f(the)f(abutment)g(box)g(concept)h(in)f(micr)o(on)g -(layout.)120 1857 y(Let)k Fd(\()p Fq(x)282 1867 y Fb(1)306 -1857 y Fq(;)10 b(y)363 1867 y Fb(1)387 1857 y Fd(\))17 b Fr(be)f(the)h(lower) -g(left)f(corner)i(of)f(the)g(abutment)f(box)h(of)g(the)g(model)g(of)g(the)g -(instance,)h(and)120 1932 y Fd(\()p Fq(x)179 1942 y Fb(2)203 -1932 y Fq(;)10 b(y)260 1942 y Fb(2)285 1932 y Fd(\))k Fr(its)h(upper)f(right) -i(corner)-5 b(.)23 b Fq(x)967 1941 y Ff(r)1007 1932 y Fr(and)17 -b Fq(y)1156 1941 y Ff(r)1196 1932 y Fr(ar)o(e)f(the)f(coor)o(dinates)i(of)e -(instanciation)i(in)e(micr)o(on.)153 2009 y Fl(NOSYM)64 b Fq(x)437 -2018 y Ff(r)529 2009 y Fd(=)i(\()p Fq(x)701 2018 y Ff(s)738 -2009 y Fg(\000)14 b Fq(x)834 2019 y Fb(1)859 2009 y Fd(\))p -Fq(\025)402 2084 y(y)432 2093 y Ff(r)529 2084 y Fd(=)66 b(\()p -Fq(y)696 2093 y Ff(s)733 2084 y Fg(\000)14 b Fq(y)824 2094 -y Fb(1)849 2084 y Fd(\))p Fq(\025)153 2159 y Fl(SYM)p 268 2159 -19 3 v 21 w(X)80 b Fq(x)437 2168 y Ff(r)529 2159 y Fd(=)66 -b(\()p Fq(x)701 2168 y Ff(s)738 2159 y Fd(+)14 b Fq(x)834 2169 -y Fb(2)859 2159 y Fd(\))p Fq(\025)402 2235 y(y)432 2244 y Ff(r)529 -2235 y Fd(=)66 b(\()p Fq(y)696 2244 y Ff(s)733 2235 y Fg(\000)14 -b Fq(y)824 2245 y Fb(1)849 2235 y Fd(\))p Fq(\025)153 2310 -y Fl(SYM)p 268 2310 V 21 w(Y)80 b Fq(x)437 2319 y Ff(r)529 -2310 y Fd(=)66 b(\()p Fq(x)701 2319 y Ff(s)738 2310 y Fg(\000)14 -b Fq(x)834 2320 y Fb(1)859 2310 y Fd(\))p Fq(\025)402 2385 -y(y)432 2394 y Ff(r)529 2385 y Fd(=)66 b(\()p Fq(y)696 2394 -y Ff(s)733 2385 y Fd(+)14 b Fq(y)824 2395 y Fb(2)849 2385 y -Fd(\))p Fq(\025)153 2461 y Fl(SYMXY)64 b Fq(x)437 2470 y Ff(r)529 -2461 y Fd(=)i(\()p Fq(x)701 2470 y Ff(s)738 2461 y Fd(+)14 -b Fq(x)834 2471 y Fb(2)859 2461 y Fd(\))p Fq(\025)402 2536 -y(y)432 2545 y Ff(r)529 2536 y Fd(=)66 b(\()p Fq(y)696 2545 -y Ff(s)733 2536 y Fd(+)14 b Fq(y)824 2546 y Fb(2)849 2536 y -Fd(\))p Fq(\025)153 2611 y Fl(ROT)p 268 2611 V 21 w(P)80 b -Fq(x)437 2620 y Ff(r)529 2611 y Fd(=)66 b(\()p Fq(x)701 2620 -y Ff(s)738 2611 y Fd(+)14 b Fq(y)829 2621 y Fb(2)854 2611 y -Fd(\))p Fq(\025)402 2686 y(y)432 2695 y Ff(r)529 2686 y Fd(=)66 -b(\()p Fq(y)696 2695 y Ff(s)733 2686 y Fg(\000)14 b Fq(x)829 -2696 y Fb(1)854 2686 y Fd(\))p Fq(\025)153 2762 y Fl(ROT)p -268 2762 V 21 w(M)80 b Fq(x)437 2771 y Ff(r)529 2762 y Fd(=)66 -b(\()p Fq(x)701 2771 y Ff(s)738 2762 y Fg(\000)14 b Fq(y)829 -2772 y Fb(1)854 2762 y Fd(\))p Fq(\025)402 2837 y(y)432 2846 -y Ff(r)529 2837 y Fd(=)66 b(\()p Fq(y)696 2846 y Ff(s)733 2837 -y Fd(+)14 b Fq(x)829 2847 y Fb(2)854 2837 y Fd(\))p Fq(\025)153 -2912 y Fl(SY)p 231 2912 V 21 w(RP)80 b Fq(x)437 2921 y Ff(r)529 -2912 y Fd(=)66 b(\()p Fq(x)701 2921 y Ff(s)738 2912 y Fg(\000)14 -b Fq(y)829 2922 y Fb(1)854 2912 y Fd(\))p Fq(\025)402 2987 -y(y)432 2996 y Ff(r)529 2987 y Fd(=)66 b(\()p Fq(y)696 2996 -y Ff(s)733 2987 y Fg(\000)14 b Fq(x)829 2997 y Fb(1)854 2987 -y Fd(\))p Fq(\025)153 3063 y Fl(SY)p 231 3063 V 21 w(RM)80 -b Fq(x)437 3072 y Ff(r)529 3063 y Fd(=)66 b(\()p Fq(x)701 3072 -y Ff(s)738 3063 y Fd(+)14 b Fq(y)829 3073 y Fb(2)854 3063 y -Fd(\))p Fq(\025)402 3138 y(y)432 3147 y Ff(r)529 3138 y Fd(=)66 -b(\()p Fq(y)696 3147 y Ff(s)733 3138 y Fd(+)14 b Fq(x)829 3148 -y Fb(2)854 3138 y Fd(\))p Fq(\025)120 3341 y Fj(A.4)78 b(How)18 -b(are)h(computed)i(the)e(values)h(for)f(a)g(given)h(technology?)120 -3504 y Fr(General)j(rules)e(can)h(be)g(applied)f(to)g(choose)i(the)f(right)f -(values)h(of)g(the)h(formulae)f(parameters)f(for)120 3579 y(a)e(given)h(pr)o -(ocess.)32 b(A)19 b(pr)o(ogram,)h(called)f Fl(prol)p Fr(,)f(is)h(available)g -(to)g(pr)o(oduce)g(the)g(technology)h(\256le)e(for)120 3654 -y(the)j(symbolic)f(to)h(r)o(eal)g(translation)h(tool)f(using)f(the)h -(physical)g(grid)f(step,)i(the)f(minimum)f(widths,)120 3730 -y(spacings)25 b(and)i(overlaps)f(of)g(the)g(tar)o(get)g(pr)o(ocess.)53 -b(The)26 b(equations)g(used)g(in)g(this)f(pr)o(ogram)g(ar)o(e)120 -3805 y(described)15 b(her)o(e.)p eop -%%Page: 11 11 -11 17 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(11)120 266 y Fe(A.4.1)66 b(Computation)15 -b(of)i(the)f Fp(l)h Fe(value)120 406 y Fr(The)h(\256rst)e(and)i(most)e -(important)h(work)f(is)h(to)f(determine)i(the)f(value)g(of)g(the)g -Fp(l)p Fr(,)h(as)f(it)f(will)g(de\256ne)i(the)120 481 y(size)d(and)i(overall) -f(design)f(rule)f(corr)o(ectness)i(of)g(the)g(cir)o(cuit.)272 -579 y(The)j Fp(l)h Fr(depends)f(on)h(the)f(values)g(of)h(the)f(pr)o(ocess)g -(design)g(rules.)32 b(As)19 b(stated)g(in)g(Section)h(A.1,)120 -654 y(the)c(important)f(distances)g(in)h(our)f(appr)o(oach)h(ar)o(e)f(the)h -(pitches,)f(so)g(the)h(value)f(of)h(the)f Fp(l)h Fr(is)f(calculated)120 -729 y(r)o(egar)o(ding)g(centerline)h(to)e(centerline)i(distances)f(between)g -(two)f(minimal)h(adjacent)h(segments.)22 b(The)120 804 y(easiest)c(way)f(to)h -(compute)f(this)h(value)g(is)f(to)h(use)f(a)h(table)g(with)f(symbolic)g -(design)h(rules)e(and)j(tar)o(get)120 880 y(design)14 b(rules)e(as)i(entries) -f(and)i(compute)e(the)h(ratio)f(of)h(`tar)o(get')g(over)g(`symbolic')e(for)i -(each)h(pitch)e(rule.)120 955 y(The)h(maximum)f(value)h(r)o(esulting)e(fr)o -(om)i(these)g(computations)f(gives)g(the)h(value)g(of)f(the)h -Fp(l)p Fr(.)22 b(Note)13 b(that)120 1030 y(all)19 b(the)h(values)g(r)o -(esulting)f(fr)o(om)g(a)h(symbolic)e(to)i(r)o(eal)g(translation)g(ar)o(e)g -(multiples)e(of)i(the)f(`physical)120 1106 y(grid')14 b(value)g(\320)g(the)g -(r)o(esolution)g(of)g(the)h(fabrication)g(line)f(\320,)g(and)h(so)f(does)g -(the)h Fp(l)p Fr(.)22 b(So)14 b(each)h(entry)f(has)120 1181 -y(to)h(be)g(r)o(ounded)h(towar)o(ds)g(the)g(near)o(est)g(multiple)d(of)j(the) -g(physical)e(grid.)272 1278 y(The)i(pitch)f(values)g(ar)o(e)h(for)g(minimum)e -(width)i(runs,)f(as)g(we)g(assume)g(that)h(with)f(the)h(symbolic)120 -1353 y(to)23 b(micr)o(on)f(translation)i(formula)f(we)f(use,)j(if)d(some)h -(pitch)f(distance)h(rule)f(is)g(true)g(for)h(minimum)120 1429 -y(width)14 b(segments,)h(then)h(the)e(r)o(esulting)g(edge)h(to)g(edge)g -(distance)g(rule)e(is)h(also)h(true)f(for)h(non)g(minimal)120 -1504 y(segments.)272 1601 y(The)h(formula)f(for)h(segment)f(transformation)i -(can)f(be)f(basically)g(expr)o(essed)g(as)896 1732 y Fq(W)961 -1707 y Ff(i)953 1747 y(r)998 1732 y Fd(=)i(\()p Fq(W)1151 1707 -y Ff(i)1143 1747 y(s)1183 1732 y Fg(\000)d Fq(W)1309 1707 y -Ff(i)1301 1747 y(s)h(min)1427 1732 y Fd(\))p Fq(\025)e Fd(+)h -Fq(W)1625 1707 y Ff(i)1617 1747 y(r)j(min)2386 1732 y Fr(\(A.1\))120 -1862 y(For)i(minimum)e(symbolic)g(width)i(wir)o(es,)f(it)g(can)i(be)e(r)o -(ewritten)h(as)f Fq(W)1786 1871 y Ff(r)1833 1862 y Fd(=)j Fq(W)1958 -1871 y Ff(r)c(min)2104 1862 y Fr(wher)o(e)i(it)f(can)h(be)120 -1938 y(noticed)d(that)g(the)f(value)h(of)g(the)f Fp(l)h Fr(is)f(not)h(used.) -272 2035 y(The)e Fp(l)g Fr(will)f(be)g(determined)i(fr)o(om)f(the)g(ratio)g -(of)g(a)g(r)o(eal)g(pitch)g(distance)g(over)h(a)f(symbolic)e(pitch)120 -2110 y(distance,)19 b Fq(\025)i Fd(=)g Fq(p)531 2119 y Ff(r)556 -2110 y Fq(=p)617 2119 y Ff(s)641 2110 y Fr(.)30 b(The)19 b(above)g(expr)o -(ession)f(can)h(be)f(r)o(ewritten,)g(using)g(edge)g(to)g(edge)g(distance)120 -2186 y(and)e(minimum)e(width:)833 2291 y Fq(\025)j Fd(=)956 -2250 y Fq(p)987 2259 y Ff(r)p 956 2277 56 3 v 956 2333 a Fq(p)987 -2342 y Ff(s)1035 2291 y Fd(=)1106 2250 y Fq(d)1138 2259 y Ff(r)1176 -2250 y Fd(+)d Fq(W)1302 2228 y Ff(i)1294 2267 y(r)j(min)1421 -2250 y Fq(=)p Fr(2)d Fd(+)g Fq(W)1621 2221 y Ff(j)1613 2268 -y(r)j(min)1739 2250 y Fq(=)p Fr(2)p 1106 2277 695 3 v 1107 -2343 a Fq(d)1139 2352 y Ff(s)1177 2343 y Fd(+)c Fq(W)1302 2322 -y Ff(i)1294 2360 y(s)i(min)1420 2343 y Fq(=)p Fr(2)g Fd(+)e -Fq(W)1620 2313 y Ff(j)1612 2360 y(s)i(min)1738 2343 y Fq(=)p -Fr(2)2386 2291 y(\(A.2\))120 2443 y(Since)i(this)f(should)g(also)g(be)g(true) -g(for)h(all)f(segments,)g(we)g(expr)o(ess)g(the)h(ratio)g(of)f(equation)h -(A.2)g(using)120 2518 y(the)f(width)f(formula)g(for)h(non)g(minimal)f -(segments)g(of)h(equation)g(A.1)308 2688 y Fq(\025)56 b Fd(=)508 -2647 y Fq(d)540 2656 y Ff(r)578 2647 y Fd(+)14 b Fq(W)704 2625 -y Ff(i)696 2662 y(r)723 2647 y Fq(=)p Fr(2)g Fd(+)g Fq(W)923 -2625 y Ff(j)915 2662 y(r)948 2647 y Fq(=)p Fr(2)p 508 2674 -501 3 v 508 2740 a Fq(d)540 2749 y Ff(s)578 2740 y Fd(+)f Fq(W)703 -2722 y Ff(i)695 2755 y(s)723 2740 y Fq(=)p Fr(2)h Fd(+)f Fq(W)922 -2710 y Ff(j)914 2747 y(s)947 2740 y Fq(=)p Fr(2)399 2877 y -Fd(=)508 2836 y Fq(d)540 2845 y Ff(r)578 2836 y Fd(+)h(\()p -Fq(W)728 2814 y Ff(i)720 2851 y(s)760 2836 y Fg(\000)g Fq(W)886 -2814 y Ff(i)878 2852 y(s)h(min)1004 2836 y Fd(\))p Fq(\025=)p -Fr(2)f Fd(+)g Fq(W)1263 2814 y Ff(i)1255 2852 y(r)j(min)1381 -2836 y Fq(=)p Fr(2)e Fd(+)e(\()p Fq(W)1605 2814 y Ff(j)1597 -2851 y(s)1643 2836 y Fg(\000)h Fq(W)1769 2806 y Ff(j)1761 2853 -y(s)h(min)1887 2836 y Fd(\))p Fq(\025=)p Fr(2)f Fd(+)g Fq(W)2146 -2806 y Ff(j)2138 2853 y(r)j(min)2265 2836 y Fq(=)p Fr(2)p 508 -2863 1818 3 v 1167 2928 a Fq(d)1199 2937 y Ff(s)1236 2928 y -Fd(+)d Fq(W)1362 2910 y Ff(i)1354 2943 y(s)1381 2928 y Fq(=)p -Fr(2)g Fd(+)g Fq(W)1581 2899 y Ff(j)1573 2935 y(s)1606 2928 -y Fq(=)p Fr(2)120 3048 y(Moving)h Fp(l)h Fr(out)f(of)h(the)g(expr)o(ession)f -(yields)g(to)307 3178 y Fq(\025d)374 3187 y Ff(s)412 3178 y -Fd(+)e Fq(\025W)572 3153 y Ff(i)564 3193 y(s)592 3178 y Fq(=)p -Fr(2)h Fd(+)g Fq(\025W)827 3153 y Ff(j)819 3193 y(s)852 3178 -y Fq(=)p Fr(2)k Fd(=)417 3270 y Fq(d)449 3279 y Ff(r)488 3270 -y Fd(+)13 b Fq(\025W)648 3245 y Ff(i)640 3285 y(s)668 3270 -y Fq(=)p Fr(2)h Fg(\000)g Fq(\025W)903 3245 y Ff(i)895 3285 -y(s)i(min)1021 3270 y Fq(=)p Fr(2)f Fd(+)e Fq(W)1221 3245 y -Ff(i)1213 3285 y(r)k(min)1340 3270 y Fq(=)p Fr(2)d Fd(+)g Fq(\025W)1575 -3245 y Ff(j)1567 3285 y(s)1600 3270 y Fq(=)p Fr(2)h Fg(\000)e -Fq(\025W)1835 3241 y Ff(j)1827 3288 y(s)j(min)1954 3270 y Fq(=)p -Fr(2)e Fd(+)g Fq(W)2154 3241 y Ff(j)2146 3288 y(r)j(min)2273 -3270 y Fq(=)p Fr(2)120 3401 y(Eliminating)e(the)h(r)o(edundant)g(expr)o -(ession)g(on)g(each)g(side)f(of)h(the)g(equation)f(gives)533 -3538 y Fq(\025d)600 3547 y Ff(s)642 3538 y Fd(=)i Fq(d)738 -3547 y Ff(r)776 3538 y Fg(\000)d Fq(\025W)937 3513 y Ff(i)929 -3553 y(s)h(min)1055 3538 y Fq(=)p Fr(2)f Fd(+)g Fq(W)1255 3513 -y Ff(i)1247 3553 y(r)j(min)1374 3538 y Fq(=)p Fr(2)d Fg(\000)g -Fq(\025W)1609 3508 y Ff(j)1601 3555 y(s)h(min)1727 3538 y Fq(=)p -Fr(2)f Fd(+)g Fq(W)1927 3508 y Ff(j)1919 3555 y(r)j(min)2046 -3538 y Fq(=)p Fr(2)120 3668 y(Factorizing)f(with)f Fp(l)g Fr(leads)h(to)545 -3805 y Fq(\025)p Fd(\()p Fq(d)636 3814 y Ff(s)674 3805 y Fd(+)d -Fq(W)799 3780 y Ff(i)791 3820 y(s)i(min)917 3805 y Fq(=)p Fr(2)g -Fd(+)e Fq(W)1117 3775 y Ff(j)1109 3822 y(s)i(min)1235 3805 -y Fq(=)p Fr(2)p Fd(\))j(=)e Fq(d)1432 3814 y Ff(r)1471 3805 -y Fd(+)d Fq(W)1596 3780 y Ff(i)1588 3820 y(r)k(min)1715 3805 -y Fq(=)p Fr(2)e Fd(+)e Fq(W)1915 3775 y Ff(j)1907 3822 y(r)k(min)2034 -3805 y Fq(=)p Fr(2)292 b(\(A.3\))p eop -%%Page: 12 12 -12 18 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(12)120 266 y(Expr)o(ession)17 b(A.3)i(is)d(strictly)g -(equivalent)i(to)f(equation)h(A.2,)g(thus)f(showing)h(that)f(the)h(values)f -(found)120 341 y(for)f(minimum)e(geometries)h(ar)o(e)h(applicable)e(in)h(the) -h(general)g(case.)272 438 y(In)g(fact)h(this)g(is)f(corr)o(ect)h(only)f(if)h -(the)g Fq(W)1191 416 y Ff(i)1183 454 y(r)g(min)1326 438 y Fr(and)h(the)f -Fp(l)g Fr(ar)o(e)g(even)h(numbers)e(of)h(physical)f(grid)120 -514 y(steps.)31 b(If)18 b(r)o(ounding)h(is)e(necessary)-7 b(,)21 -b(some)d(speci\256c)g(technics)g(explained)h(in)g(Section)g(A.4)g(solve)g -(the)120 589 y(pr)o(oblem.)272 686 y(An)g(example)f(of)h(the)g(computation)g -(for)g(the)f(generic)h Fs(prol12)h Fr(pr)o(ocess)e(is)g(given)h(in)f(the)h -(table)120 762 y(below)-6 b(.)27 b(The)17 b Fs(edge)h Fr(column)f(displays)f -(the)h(edge)g(to)g(edge)g(symbolic)f(design)h(rules.)25 b(The)18 -b Fs(pitch)g Fr(col-)120 837 y(umn)d(displays)g(the)g(symbolic)f(pitch)h -(with)g(minimum)f(geometries.)23 b(The)16 b Fs(prol12)g Fr(column)f(contains) -120 912 y(the)i(pr)o(ocess)g(edge)g(to)g(edge)g(design)g(rules.)26 -b(The)17 b Fq(p)1321 921 y Ff(r)1346 912 y Fr(/)p Fq(p)1414 -921 y Ff(s)1455 912 y Fr(column)g(display)f(the)h(pitch)f(ratio)i(formula.) -120 987 y(And)c(\256nally)-7 b(,)14 b(the)f Fp(l)g Fr(column)g(contains)h -(the)f(r)o(esulting)f(value)h(r)o(ounded)h(to)f(the)g(physical)g(grid,)g(.15) -h Fp(m)p Fm(m)120 1063 y Fr(for)i(this)f(pr)o(ocess.)p eop -%%Page: 13 13 -13 19 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(13)p 120 207 2331 3 v 119 282 3 76 v 153 -261 a(rules)p 834 282 V 582 w(edge)p 1030 282 V 66 w(pitch)p -1233 282 V 67 w(pr)o(ol12)p 1471 282 V 658 w Fq(p)2128 270 -y Ff(r)2152 261 y Fr(/)p Fq(p)2220 270 y Ff(s)p 2276 282 V -2384 261 a Fp(l)p 2449 282 V 120 284 2331 3 v 120 298 V 119 -373 3 76 v 153 352 a Fr(nwell)p 834 373 V 664 w(4)p 1030 373 -V 1233 373 V 410 w(6)p 1471 373 V 2276 373 V 2449 373 V 119 -448 V 153 427 a(nwell-nwell)15 b(\(cold\))p 834 448 V 292 w(12)p -1030 448 V 143 w(12)p 1233 448 V 208 w(6)p 1471 448 V 422 w -Fd(\()p Fr(6)e Fd(+)h Fr(6)p Fd(\))p Fq(=)p Fr(12)k Fd(=)f -Fr(1)p 2276 448 V 67 w(1.05)p 2449 448 V 119 524 V 153 503 -a(dif)p 834 524 V 740 w(2)p 1030 524 V 1233 524 V 365 w(1.2)p -1471 524 V 2276 524 V 2449 524 V 119 599 V 153 578 a(dif-dif)p -834 599 V 645 w(3)p 1030 599 V 173 w(5)p 1233 599 V 162 w(2.4)p -1471 599 V 280 w Fd(\()p Fr(1)p Fq(:)p Fr(2)d Fd(+)f Fr(2)p -Fq(:)p Fr(4)p Fd(\))p Fq(=)p Fr(5)18 b Fd(=)f Fr(0)p Fq(:)p -Fr(72)p 2276 599 V 68 w(0.75)p 2449 599 V 119 674 V 153 653 -a(\(dif/cont\)-dif)p 834 674 V 453 w(3)p 1030 674 V 173 w(6)p -1233 674 V 162 w(2.4)p 1471 674 V 128 w Fd(\()p Fr(0)p Fq(:)p -Fr(6)d Fd(+)g Fr(2)p Fq(:)p Fr(4)g Fd(+)f Fr(1)p Fq(:)p Fr(5)p -Fd(\))p Fq(=)p Fr(6)18 b Fd(=)f Fr(0)p Fq(:)p Fr(75)p 2276 -674 V 68 w(0.75)p 2449 674 V 119 749 V 153 728 a(\(dif/cont\)-\(dif/cont\))p -834 749 V 261 w(3)p 1030 749 V 173 w(6)p 1233 749 V 162 w(2.4)p -1471 749 V 358 w Fd(\()p Fr(3)c Fd(+)h Fr(2)p Fq(:)p Fr(4)p -Fd(\))p Fq(=)p Fr(6)k Fd(=)f Fr(0)p Fq(:)p Fr(9)p 2276 749 -V 97 w(0.9)p 2449 749 V 120 752 2331 3 v 120 765 V 119 840 -3 76 v 153 819 a(dif-nwell)p 834 840 V 523 w(7.5)p 1030 840 -V 143 w(11)p 1233 840 V 163 w(3.6)p 1471 840 V 145 w Fd(\()p -Fr(3)d Fd(+)f Fr(3)p Fq(:)p Fr(6)h Fd(+)g Fr(0)p Fq(:)p Fr(6)p -Fd(\))p Fq(=)p Fr(11)k Fd(=)f Fr(0)p Fq(:)p Fr(65)p 2276 840 -V 68 w(0.75)p 2449 840 V 119 915 V 153 894 a(nwell/dif)p 834 -915 V 506 w(0.5)p 1030 915 V 1233 915 V 366 w(3.6)p 1471 915 -V 2276 915 V 2449 915 V 119 991 V 153 970 a(difN-\(difP/nwell\))p -834 991 V 329 w(9)p 1030 991 V 142 w(10)p 1233 991 V 163 w(7.2)p -1471 991 V 250 w Fd(\()p Fr(1)p Fq(:)p Fr(2)c Fd(+)h Fr(7)p -Fq(:)p Fr(2)p Fd(\))p Fq(=)p Fr(10)k Fd(=)f Fr(0)p Fq(:)p Fr(84)p -2276 991 V 98 w(0.9)p 2449 991 V 120 993 2331 3 v 120 1006 -V 119 1082 3 76 v 153 1060 a(poly)p 834 1082 V 693 w(1)p 1030 -1082 V 1233 1082 V 365 w(1.2)p 1471 1082 V 2276 1082 V 2449 -1082 V 119 1157 V 153 1136 a(Ngate)p 834 1157 V 651 w(1)p 1030 -1157 V 1233 1157 V 365 w(1.2)p 1471 1157 V 2276 1157 V 2449 -1157 V 119 1232 V 153 1211 a(Pgate)p 834 1232 V 665 w(1)p 1030 -1232 V 1233 1232 V 365 w(1.2)p 1471 1232 V 2276 1232 V 2449 -1232 V 119 1307 V 153 1286 a(poly-poly)p 834 1307 V 551 w(2)p -1030 1307 V 173 w(3)p 1233 1307 V 162 w(1.8)p 1471 1307 V 358 -w Fd(\()p Fr(1)p Fq(:)p Fr(2)c Fd(+)h Fr(1)p Fq(:)p Fr(8)p -Fd(\))p Fq(=)p Fr(3)k Fd(=)f Fr(1)p 2276 1307 V 67 w(1.05)p -2449 1307 V 119 1383 V 153 1362 a(\(poly/cont\)-poly)p 834 -1383 V 359 w(2)p 1030 1383 V 173 w(4)p 1233 1383 V 162 w(1.8)p -1471 1383 V 128 w Fd(\()p Fr(0)p Fq(:)p Fr(6)d Fd(+)g Fr(1)p -Fq(:)p Fr(8)g Fd(+)f Fr(1)p Fq(:)p Fr(5)p Fd(\))p Fq(=)p Fr(4)18 -b Fd(=)f Fr(0)p Fq(:)p Fr(97)p 2276 1383 V 68 w(1.05)p 2449 -1383 V 119 1458 V 153 1437 a(\(poly/cont\)-\(poly/cont\))p -834 1458 V 167 w(2)p 1030 1458 V 173 w(5)p 1233 1458 V 162 -w(1.8)p 1471 1458 V 327 w Fd(\()p Fr(3)d Fd(+)f Fr(1)p Fq(:)p -Fr(8)p Fd(\))p Fq(=)p Fr(5)18 b Fd(=)f Fr(0)p Fq(:)p Fr(96)p -2276 1458 V 68 w(1.05)p 2449 1458 V 119 1533 V 153 1512 a(poly-dif)p -834 1533 V 598 w(1)p 1030 1533 V 173 w(3)p 1233 1533 V 162 -w(0.6)p 1471 1533 V 159 w Fd(\()p Fr(0)p Fq(:)p Fr(6)c Fd(+)h -Fr(0)p Fq(:)p Fr(6)g Fd(+)g Fr(0)p Fq(:)p Fr(6)p Fd(\))p Fq(=)p -Fr(3)k Fd(=)f Fr(0)p Fq(:)p Fr(6)p 2276 1533 V 97 w(0.6)p 2449 -1533 V 119 1608 V 153 1587 a(gate/dif)p 834 1608 V 544 w(1.5)p -1030 1608 V 1233 1608 V 366 w(1.2)p 1471 1608 V 2276 1608 V -2449 1608 V 119 1684 V 153 1663 a(dif/gate)p 834 1684 V 590 -w(2)p 1030 1684 V 1233 1684 V 365 w(1.8)p 1471 1684 V 2276 -1684 V 2449 1684 V 120 1686 2331 3 v 120 1699 V 119 1774 3 -76 v 153 1753 a(cont)p 834 1774 V 700 w(1)p 1030 1774 V 1233 -1774 V 365 w(1.5)p 1471 1774 V 2276 1774 V 2449 1774 V 119 -1850 V 153 1829 a(cont-cont)p 834 1850 V 565 w(3)p 1030 1850 -V 173 w(4)p 1233 1850 V 162 w(1.5)p 1471 1850 V 280 w Fd(\()p -Fr(1)p Fq(:)p Fr(5)d Fd(+)f Fr(1)p Fq(:)p Fr(5)p Fd(\))p Fq(=)p -Fr(4)18 b Fd(=)f Fr(0)p Fq(:)p Fr(75)p 2276 1850 V 68 w(0.75)p -2449 1850 V 119 1925 V 153 1904 a(cont-gate)p 834 1925 V 567 -w(2)p 1030 1925 V 173 w(3)p 1233 1925 V 131 w(1.05)p 1471 1925 -V 99 w Fd(\()p Fr(0)p Fq(:)p Fr(75)d Fd(+)g Fr(1)p Fq(:)p Fr(05)g -Fd(+)g Fr(0)p Fq(:)p Fr(6)p Fd(\))p Fq(=)p Fr(3)k Fd(=)f Fr(0)p -Fq(:)p Fr(8)p 2276 1925 V 97 w(0.9)p 2449 1925 V 119 2000 V -153 1979 a(cont-dif)p 834 2000 V 605 w(2)p 1030 2000 V 173 -w(4)p 1233 2000 V 131 w(1.05)p 1471 2000 V 99 w Fd(\()p Fr(0)p -Fq(:)p Fr(75)d Fd(+)g Fr(1)p Fq(:)p Fr(05)g Fd(+)g Fr(0)p Fq(:)p -Fr(6)p Fd(\))p Fq(=)p Fr(4)k Fd(=)f Fr(0)p Fq(:)p Fr(6)p 2276 -2000 V 97 w(0.6)p 2449 2000 V 119 2076 V 153 2054 a(dif/cont)p -834 2076 V 588 w(1)p 1030 2076 V 1233 2076 V 334 w(0.75)p 1471 -2076 V 2276 2076 V 2449 2076 V 119 2151 V 153 2130 a(poly/cont)p -834 2151 V 541 w(1)p 1030 2151 V 1233 2151 V 334 w(0.75)p 1471 -2151 V 2276 2151 V 2449 2151 V 120 2153 2331 3 v 120 2166 V -119 2242 3 76 v 153 2221 a(mt1)p 834 2242 V 711 w(1)p 1030 -2242 V 1233 2242 V 365 w(1.8)p 1471 2242 V 2276 2242 V 2449 -2242 V 119 2317 V 153 2296 a(mt1-mt1)p 834 2317 V 541 w(2.5)p -1030 2317 V 174 w(4)p 1233 2317 V 162 w(1.8)p 1471 2317 V 310 -w Fd(\()p Fr(1)p Fq(:)p Fr(8)d Fd(+)g Fr(1)p Fq(:)p Fr(8)p -Fd(\))p Fq(=)p Fr(4)k Fd(=)f Fr(0)p Fq(:)p Fr(9)p 2276 2317 -V 97 w(0.9)p 2449 2317 V 119 2392 V 153 2371 a(\(mt1/cont\)-mt1)p -834 2392 V 349 w(2.5)p 1030 2392 V 174 w(4)p 1233 2392 V 162 -w(1.8)p 1471 2392 V 128 w Fd(\()p Fr(0)p Fq(:)p Fr(9)d Fd(+)g -Fr(1)p Fq(:)p Fr(8)g Fd(+)f Fr(1)p Fq(:)p Fr(5)p Fd(\))p Fq(=)p -Fr(4)18 b Fd(=)f Fr(1)p Fq(:)p Fr(05)p 2276 2392 V 68 w(1.05)p -2449 2392 V 119 2467 V 153 2446 a(\(mt1/cont\)-\(mt1/cont\))p -834 2467 V 157 w(2.5)p 1030 2467 V 174 w(5)p 1233 2467 V 162 -w(1.8)p 1471 2467 V 327 w Fd(\()p Fr(3)d Fd(+)f Fr(1)p Fq(:)p -Fr(8)p Fd(\))p Fq(=)p Fr(5)18 b Fd(=)f Fr(0)p Fq(:)p Fr(96)p -2276 2467 V 68 w(1.05)p 2449 2467 V 119 2543 V 153 2522 a(\(mt1/via\)-mt1)p -834 2543 V 382 w(2.5)p 1030 2543 V 174 w(4)p 1233 2543 V 162 -w(1.8)p 1471 2543 V 128 w Fd(\()p Fr(0)p Fq(:)p Fr(9)d Fd(+)g -Fr(1)p Fq(:)p Fr(8)g Fd(+)f Fr(1)p Fq(:)p Fr(5)p Fd(\))p Fq(=)p -Fr(4)18 b Fd(=)f Fr(1)p Fq(:)p Fr(05)p 2276 2543 V 68 w(1.05)p -2449 2543 V 119 2618 V 153 2597 a(\(mt1/via\)-\(mt1/via\))p -834 2618 V 223 w(2.5)p 1030 2618 V 174 w(5)p 1233 2618 V 162 -w(1.8)p 1471 2618 V 327 w Fd(\()p Fr(3)d Fd(+)f Fr(1)p Fq(:)p -Fr(8)p Fd(\))p Fq(=)p Fr(5)18 b Fd(=)f Fr(0)p Fq(:)p Fr(96)p -2276 2618 V 68 w(1.05)p 2449 2618 V 119 2693 V 153 2672 a(mt1/cont)p -834 2693 V 513 w(0.5)p 1030 2693 V 1233 2693 V 335 w(0.75)p -1471 2693 V 2276 2693 V 2449 2693 V 119 2769 V 153 2747 a(mt1/via)p -834 2769 V 546 w(0.5)p 1030 2769 V 1233 2769 V 335 w(0.75)p -1471 2769 V 2276 2769 V 2449 2769 V 120 2771 2331 3 v 120 2784 -V 119 2859 3 76 v 153 2838 a(via)p 834 2859 V 733 w(1)p 1030 -2859 V 1233 2859 V 365 w(1.5)p 1471 2859 V 2276 2859 V 2449 -2859 V 119 2935 V 153 2913 a(via-via)p 834 2935 V 631 w(3)p -1030 2935 V 173 w(4)p 1233 2935 V 162 w(1.5)p 1471 2935 V 280 -w Fd(\()p Fr(1)p Fq(:)p Fr(5)d Fd(+)f Fr(1)p Fq(:)p Fr(5)p -Fd(\))p Fq(=)p Fr(4)18 b Fd(=)f Fr(0)p Fq(:)p Fr(75)p 2276 -2935 V 68 w(0.75)p 2449 2935 V 119 3010 V 153 2989 a(via-poly)p -834 3010 V 591 w(2)p 1030 3010 V 173 w(3)p 1233 3010 V 131 -w(1.65)p 1471 3010 V 146 w Fd(\()p Fr(0)p Fq(:)p Fr(75)d Fd(+)g -Fr(1)p Fq(:)p Fr(65)g Fd(+)g Fr(0)p Fq(:)p Fr(6)p Fd(\))p Fq(=)p -Fr(3)k Fd(=)f Fr(1)p 2276 3010 V 67 w(1.05)p 2449 3010 V 119 -3085 V 153 3064 a(via-\(poly/cont\))p 834 3085 V 399 w(2)p -1030 3085 V 173 w(4)p 1233 3085 V 131 w(1.65)p 1471 3085 V -68 w Fd(\()p Fr(0)p Fq(:)p Fr(75)e Fd(+)e Fr(1)p Fq(:)p Fr(65)i -Fd(+)e Fr(1)p Fq(:)p Fr(5)p Fd(\))p Fq(=)p Fr(4)18 b Fd(=)f -Fq(:)p Fr(975)p 2276 3085 V 68 w(1.05)p 2449 3085 V 119 3160 -V 153 3139 a(via-gate)p 834 3160 V 600 w(2)p 1030 3160 V 173 -w(3)p 1233 3160 V 131 w(1.65)p 1471 3160 V 146 w Fd(\()p Fr(0)p -Fq(:)p Fr(75)d Fd(+)g Fr(1)p Fq(:)p Fr(65)g Fd(+)g Fr(0)p Fq(:)p -Fr(6)p Fd(\))p Fq(=)p Fr(3)k Fd(=)f Fr(1)p 2276 3160 V 67 w(1.05)p -2449 3160 V 119 3236 V 153 3215 a(via-cont)p 834 3236 V 598 -w(2)p 1030 3236 V 173 w(3)p 1233 3236 V 162 w(1.5)p 1471 3236 -V 358 w Fd(\()p Fr(1)p Fq(:)p Fr(5)c Fd(+)h Fr(1)p Fq(:)p Fr(5)p -Fd(\))p Fq(=)p Fr(3)k Fd(=)f Fr(1)p 2276 3236 V 67 w(1.05)p -2449 3236 V 120 3238 2331 3 v 120 3251 V 119 3326 3 76 v 153 -3305 a(mt2)p 834 3326 V 711 w(2)p 1030 3326 V 1233 3326 V 365 -w(1.8)p 1471 3326 V 2276 3326 V 2449 3326 V 119 3402 V 153 -3381 a(mt2-mt2)p 834 3402 V 587 w(2)p 1030 3402 V 173 w(4)p -1233 3402 V 162 w(1.8)p 1471 3402 V 310 w Fd(\()p Fr(1)p Fq(:)p -Fr(8)d Fd(+)g Fr(1)p Fq(:)p Fr(8)p Fd(\))p Fq(=)p Fr(4)k Fd(=)f -Fr(0)p Fq(:)p Fr(9)p 2276 3402 V 97 w(0.9)p 2449 3402 V 119 -3477 V 153 3456 a(\(mt2/via\)-mt2)p 834 3477 V 428 w(2)p 1030 -3477 V 173 w(5)p 1233 3477 V 162 w(1.8)p 1471 3477 V 98 w Fd(\()p -Fr(0)p Fq(:)p Fr(9)d Fd(+)f Fr(1)p Fq(:)p Fr(8)h Fd(+)g Fr(1)p -Fq(:)p Fr(5)p Fd(\))p Fq(=)p Fr(5)k Fd(=)f Fr(0)p Fq(:)p Fr(841)p -2276 3477 V 98 w(0.9)p 2449 3477 V 119 3552 V 153 3531 a -(\(mt2/via\)-\(mt2/via\))p 834 3552 V 269 w(2)p 1030 3552 V -173 w(5)p 1233 3552 V 162 w(1.8)p 1471 3552 V 327 w Fd(\()p -Fr(3)d Fd(+)f Fr(1)p Fq(:)p Fr(8)p Fd(\))p Fq(=)p Fr(5)18 b -Fd(=)f Fr(0)p Fq(:)p Fr(96)p 2276 3552 V 68 w(1.05)p 2449 3552 -V 119 3628 V 153 3606 a(mt2/via)p 834 3628 V 592 w(1)p 1030 -3628 V 1233 3628 V 334 w(0.75)p 1471 3628 V 2276 3628 V 2449 -3628 V 120 3630 2331 3 v 272 3701 a(The)d(maximum)e(value)i(of)f(the)h(last)f -(column)g(is)f(1.05,)k(so)d(the)g(value)h(of)f(the)h Fp(l)f -Fr(for)h(this)f(pr)o(ocess)f(is)120 3777 y(1.05.)23 b(Note)12 -b(that)i(this)e(value,)i(or)f(a)g(very)g(close)g(value,)h(should)e(appear)h -(for)h(the)f(metals)f(rules)g(and)h(less)p eop -%%Page: 14 14 -14 20 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(14)120 266 y(important)17 b(the)g(polysilicon)f(rules,)g -(as)h(this)g(appr)o(oach)h(implicitly)c(states)j(that)g(the)g(size)g(of)h(a)f -(cir)o(cuit)120 341 y(is)c(primary)g(due)g(to)g(the)h(metals-metals)f(pitch)g -(rules.)20 b(If)14 b(it's)e(not)i(the)g(case,)g(our)f(\256xed)h(grid)f(appr)o -(oach)120 416 y(is)i(not)g(well)g(suited)g(for)h(the)f(tar)o(get)h(pr)o -(ocess.)120 609 y Fe(A.4.2)66 b(Contacts)120 749 y Fr(The)17 -b(parameters)g(for)g(the)g(contacts)g(involving)g(a)g(cut)f(layer)g(ar)o(e)h -(easily)f(calculated.)26 b(First)16 b(compute)120 824 y(the)g(size)f(of)h -(the)f(cut,)g(wher)o(e)h(index)g Fq(i)f Fr(is)g(a)h(cut)f(layer)-5 -b(.)1095 960 y Fq(S)s(I)5 b(Z)t(E)1260 935 y Ff(i)1297 960 -y Fd(=)17 b Fq(W)1426 935 y Ff(i)1418 975 y(r)g(min)120 1096 -y Fr(Then,)e(for)e(the)g(other)h(layer)f(involved)h(in)f(a)g(contact,)h(use)f -(the)g(minimum)f(r)o(eal)h(overlap)g(of)g(each)h(layer)-5 b(,)120 -1172 y Fq(j)s Fr(,)16 b(over)g(the)g(cut,)f Fq(i)p Fr(.)1098 -1254 y Fq(S)s(I)5 b(Z)t(E)1263 1229 y Ff(j)1305 1254 y Fd(=)17 -b Fq(O)1417 1222 y Ff(j)s(=i)1415 1271 y(r)g(min)272 1388 y -Fr(The)22 b Fq(S)s(I)5 b(Z)t(E)560 1366 y Ff(i)600 1388 y Fr(of)22 -b(the)f(transistor)h(corners)g(\320)f(to)g(draw)g Fl(L)g Fr(and)h -Fl(S)f Fr(shaped)g(transistors)g(\320)g(ar)o(e)120 1463 y(\256xed)16 -b(by)f(the)g(rules)f(used)i(for)f(a)h(minimum)e(width)h(\320)g(electrical)g -(channel)i(length)f(\320)f(transistor)-5 b(.)120 1655 y Fe(A.4.3)66 -b(Segments)120 1796 y Fr(A)15 b(symbolic)e(segment)i(is)f(a)h(unique)f -(object,)h(but)f(when)h(used)f(for)i(symbolic)d(to)h(r)o(eal)h(translation,)h -(we)120 1871 y(have)h(to)e(consider)h(four)f(types)g(of)h(segments:)211 -2018 y Fg(\017)31 b Fr(the)15 b(runs,)g(metals)g(and)h(polysilicon)f(lines.) -211 2095 y Fg(\017)31 b Fr(the)15 b(transistors)g(and)i(dif)o(fusions.)211 -2173 y Fg(\017)31 b Fr(the)15 b(surr)o(ounding)h(segments,)f(the)g(wells.)120 -2320 y(The)20 b(computations)e(must)h(be)f(done)i(in)f(that)h(or)o(der)-5 -b(,)21 b(because)e(each)h(step)e(puts)g(constraints)i(on)g(the)120 -2395 y(following)e(step.)29 b(W)-6 b(e)18 b(will)f(only)h(focus)g(on)g(the)h -Fl(VW)d Fr(r)o(ectangles,)j(as)g(they)f(ar)o(e)g(the)g(only)g(ones)h(useful) -120 2470 y(for)d Fs(CMOS)f Fr(pr)o(ocesses.)272 2568 y(Concerning)21 -b(the)f Fp(l)p Fr(,)h(two)f(cases)g(must)f(be)g(distinguished.)36 -b(If)19 b(the)h Fp(l)g Fr(is)g(an)g(even)h(number)e(of)120 -2643 y(physical)g(grid)h(steps,)g(half)g Fp(l)g Fr(extension)h(on)f(each)h -(side)f(of)g(a)g(segment)f(gives)h(an)g(integer)g(number)120 -2718 y(of)j(physical)g(grid)f(steps.)44 b(If)23 b(the)g Fp(l)g -Fr(is)f(an)i(odd)f(number)g(of)g(physical)g(grid)f(steps,)i(the)f(r)o -(ounding)120 2794 y(operation)d(may)g(cr)o(eate)h(a)f(design)g(rule)e -(violation.)37 b(When)20 b(translating)h(a)f(non)h(minimal)e(segment)120 -2869 y(having)k(a)f(width)g(that)g(is)f(an)i(odd)f(number)f(of)i -Fp(l)p Fr(s)f(of)g(the)g(most)f(constraining)i(rules,)f(an)h(edge)f(to)120 -2944 y(edge)15 b(spacing)f(err)o(or)h(can)g(occur)g(because)f(the)h(r)o -(ectangle)g(coor)o(dinates)g(ar)o(e)g(r)o(ounded)g(by)f(excess)h(to)g(a)120 -3020 y(physical)g(grid)g(step,)g(as)g(explained)i(Section)e(A.1.)24 -b(Solving)15 b(this)g(pr)o(oblem)g(is)g(done)h(by)f(substracting)120 -3095 y(a)22 b(physical)g(grid)g(step)f(to)h(the)g(width)g(of)h(all)f(the)g(r) -o(ectangles)g(when)h(the)g Fp(l)f Fr(is)f(an)i(odd)g(number)e(of)120 -3170 y(physical)15 b(grid)h(steps.)22 b(If)16 b(the)g(number)f(of)h -Fp(l)p Fr(s)g(of)g(a)g(segment)g(is)f(even,)i(the)f(number)g(of)g(physical)f -(grid)120 3245 y(steps)j(on)h(each)h(side)e(of)i(a)f(segment)f(is)g(always)h -(integer)-5 b(,)20 b(and)g(the)f(substracted)f(half)i(physical)e(grid)120 -3321 y(step)d(on)i(each)g(side)f(of)g(the)g(segment)g(will)f(be)h(pr)o -(ovided)g(by)g(the)g(r)o(ounding)g(function.)25 b(If)16 b(the)g -Fp(l)h Fr(is)e(an)120 3396 y(odd)h(number)g(of)g(physical)f(grid)h(steps,)f -(the)h(substracted)f(half)i(physical)e(grid)h(step)f(on)h(each)h(side)e(of) -120 3471 y(the)j(segment)f(will)f(give)h(a)h(integer)f(number)g(of)h -(physical)e(grid)h(steps)g(without)f(r)o(ounding.)29 b(This)17 -b(\320)120 3546 y(always)e(non)i(minimal)d(\320)h(run)g(will)g(have)h(a)g -(width)f(a)h(physical)f(grid)g(step)f(smaller)h(than)h(expected.)p -eop -%%Page: 15 15 -15 21 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(15)120 266 y Fs(Runs)120 406 y Fr(Run)15 -b(parameters)h(ar)o(e)f(computed)g(using)g(the)h(minimum)e(symbolic)g(and)i -(r)o(eal)f(width)h(of)f(the)h(runs.)936 653 y Fq(D)r(LR)1075 -628 y Ff(i)1150 653 y Fd(=)1259 612 y Fr(1)p 1259 639 31 3 -v 1259 694 a(2)1296 653 y Fq(W)1361 628 y Ff(i)1353 668 y(r)h(min)911 -771 y Fq(D)r(W)8 b(R)1074 746 y Ff(i)1150 771 y Fd(=)55 b Fq(W)1317 -746 y Ff(i)1309 786 y(r)17 b(min)1449 771 y Fg(\000)d Fq(W)1575 -746 y Ff(i)1567 786 y(s)h(min)1693 771 y Fq(\025)120 907 y(D)r(W)8 -b(R)283 885 y Ff(i)320 907 y Fr(may)17 b(have)i(a)f(negative)g(value.)29 -b(In)17 b(that)h(case,)g(two)f(abutted)g(colinear)h(symbolic)e(segments)120 -982 y(may)k(not)h(be)g(connected)g(anymor)o(e)h(after)f(translation.)38 -b(The)22 b(post)e(pr)o(ocessing)g(described)g(in)h(Sec-)120 -1058 y(tion)15 b(A.4.5)i(mer)o(ges)e(them)h(back.)272 1155 -y(These)27 b(rules)g(ar)o(e)g(corr)o(ect)h(for)f(the)h(symbolic)e(layers)h -(used)g(in)g(wir)o(es)f(that)i(have)h(a)e(dir)o(ect)120 1230 -y(equivalent)16 b(in)f(the)h(pr)o(ocess,)f(namely)h Fl(POLY)p -Fr(,)d Fl(ALU1)p Fr(,)h Fl(ALU2)p Fr(,)f(and)k Fl(ALU3)p Fr(.)120 -1420 y Fs(dif)o(fusions)120 1561 y Fq(D)r(W)8 b(R)283 1539 -y Ff(i)314 1561 y Fr(is)j(computed)g(as)h(follows)f(for)h(the)f(active)h(ar)o -(ea)h(in)e(runs)g(\320)g Fl(NDIF)p Fr(,)f Fl(PDIF)p Fr(,)g -Fl(NTIE)f Fr(and)k Fl(PTIE)p Fr(\320.)120 1636 y(The)j(choice)g(is)f(to)g -(have)i(a)e(3)h Fp(l)g Fr(run)f(that)g(is)g(as)h(lar)o(ge)f(as)g(a)h -(symbolic)e(dif)o(fusion)i(contact.)857 1784 y Fq(D)r(W)8 b(R)1020 -1759 y Ff(act)1103 1784 y Fd(=)17 b Fq(W)1232 1759 y Ff(con)1224 -1799 y(r)g(min)1364 1784 y Fd(+)d Fr(2)c Fq(O)1513 1752 y Ff(act=con)1511 -1802 y(r)17 b(min)1687 1784 y Fg(\000)d Fq(\025)272 1942 y(D)r(LR)411 -1920 y Ff(act)491 1942 y Fr(is)h(based)h(on)g(the)f(constraints)h(of)g(the)g -(transistor)-5 b(.)120 2132 y Fs(T)e(ransistors)120 2273 y -Fr(Please)13 b(note)g(that)g(when)g(speaking)f(of)h(a)g(transistor)-5 -b(,)14 b(the)f(term)g(length)f(r)o(efers)h(to)g(it)f(electrical)g(channel)120 -2348 y(length.)24 b(The)17 b(same)f(applies)e(to)i(its)f(width.)24 -b(Nevertheless,)16 b(when)h(the)f(minimum)f(width)g(of)i(a)f(layer)120 -2423 y(is)f(r)o(equir)o(ed,)g(we)g(r)o(efer)h(to)f(the)h(technological)g -(constraint.)272 2521 y Fq(D)r(LR)411 2499 y Ff(g)r(at)496 -2521 y Fr(is)f(\256xed)i(to)f(0,)h(because)e(the)i(computation)f(of)g(the)g -Fp(l)h Fr(value)f(makes)g(this)g(hypothesis.)120 2596 y(One)g(can)g(see)f(on) -h(layout)f(\(1\))h(of)g(Figur)o(e)f(A.1)h(that)g Fq(D)r(LR)f -Fr(must)g(satisfy)827 2763 y Fg(\000)881 2722 y Fr(1)p 881 -2749 V 881 2804 a(2)917 2763 y Fq(W)982 2733 y Ff(pol)974 2780 -y(r)i(min)1118 2763 y Fg(\024)g Fq(D)r(LR)1321 2738 y Ff(g)r(at)f(in)f(tr) -1522 2763 y Fg(\024)1592 2722 y Fr(1)p 1592 2749 V 1592 2804 -a(2)1630 2763 y Fq(W)1695 2733 y Ff(pol)1687 2780 y(r)i(min)272 -2942 y Fq(D)r(W)8 b(R)435 2920 y Ff(g)r(at)519 2942 y Fr(is)15 -b(the)h(same)f(as)h(in)f(the)h(runs:)950 3078 y Fq(D)r(W)8 -b(R)1113 3053 y Ff(i)1150 3078 y Fd(=)17 b Fq(W)1279 3053 y -Ff(i)1271 3093 y(r)g(min)1411 3078 y Fg(\000)d Fq(W)1537 3053 -y Ff(i)1529 3093 y(s)h(min)1655 3078 y Fq(\025)120 3214 y Fr(This)h(is)e(r)o -(equir)o(ed)h(in)h(or)o(der)g(to)f(use)g(the)h(minimum)e(gate)h(length)h(of)g -(the)f(pr)o(ocess.)272 3311 y Fq(D)r(LR)411 3289 y Ff(act)h(in)e(tr)606 -3311 y Fr(has)i(to)f(be)g(computed)g(fr)o(om)g(\256ve)h(constraints.)23 -b(It)15 b(is)f(always)i(a)f(negative)h(value.)211 3458 y Fg(\017)31 -b Fr(the)24 b(ratio)g Fq(W)586 3467 y Ff(P)626 3458 y Fq(=W)713 -3467 y Ff(N)782 3458 y Fr(must)f(be)h(the)g(same)g(than)h(in)g(symbolic)d(if) -i(possible,)h(so)f Fq(W)2252 3467 y Ff(r)2307 3458 y Fd(=)29 -b Fq(n\025)19 b Fd(+)272 3533 y Fr(2)p Fq(D)r(LR)441 3511 y -Ff(act)d(in)f(tr)636 3533 y Fr(must)g(be)g(equal)g(to)g Fq(W)1154 -3542 y Ff(s)1196 3533 y Fd(=)i(\()p Fq(n)c Fg(\000)h Fr(3)p -Fd(\))p Fq(\025)p Fr(.)979 3669 y Fq(n\025)g Fg(\000)g Fr(2)p -Fg(j)p Fq(D)r(LR)1311 3644 y Ff(act)i(in)f(tr)1491 3669 y Fg(j)i -Fd(=)g(\()p Fq(n)c Fg(\000)h Fr(3)p Fd(\))p Fq(\025)272 3805 -y Fr(leads)h(to)g Fq(D)r(LR)634 3783 y Ff(act)i(in)d(tr)831 -3805 y Fd(=)902 3781 y Fb(3)p 902 3791 23 3 v 902 3826 a(2)931 -3805 y Fq(\025)p Fr(.)p eop -%%Page: 16 16 -16 22 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(16)211 266 y Fg(\017)31 b Fr(the)16 b(spacing)g(between)g -(polysilicon)f(and)i(active)f(must)f(be)h(r)o(espected.)24 -b(This)16 b(spacing)g(is)f(illus-)272 341 y(trated)g(in)h(layout)f(\(1\))h -(of)g(Figur)o(e)e(A.1.)959 494 y Fg(j)p Fq(D)r(LR)1115 469 -y Ff(act)i(in)e(tr)1295 494 y Fg(j)i(\025)1399 453 y Fr(1)p -1399 480 31 3 v 1399 536 a(2)1436 494 y Fq(W)1501 469 y Ff(pol)1493 -509 y(r)1579 494 y Fd(+)e Fq(D)1692 465 y Ff(pol)h(act)1690 -512 y(r)i(min)211 656 y Fg(\017)31 b Fr(the)19 b(spacing)g(between)g(contact) -h(of)g(poly)e(and)j(active)e(must)f(be)h(r)o(espected.)34 b(This)19 -b(spacing)g(is)272 731 y(shown)c(in)h(layout)f(\(2\))h(of)g(Figur)o(e)e(A.1.) -736 884 y Fg(j)p Fq(D)r(LR)892 859 y Ff(act)i(in)f(tr)1072 -884 y Fg(j)i(\025)1177 843 y Fr(1)p 1177 870 V 1177 926 a(2)1214 -884 y Fq(W)1279 859 y Ff(con)1271 899 y(r)g(min)1411 884 y -Fd(+)d Fq(O)1520 852 y Ff(pol)q(=con)1518 902 y(r)j(min)1692 -884 y Fd(+)d Fq(D)1805 855 y Ff(pol)h(act)1803 902 y(r)i(min)1959 -884 y Fg(\000)d Fq(\025)120 1053 y Fr(Finally)-7 b(,)15 b Fg(j)p -Fq(D)r(LR)486 1031 y Ff(act)h(in)f(tr)666 1053 y Fg(j)h Fr(is)e(the)i -(maximum)f(of)g(these)h(values.)296 1990 y @beginspecial 176 -@llx 399 @lly 560 @urx 560 @ury 3685 @rwi @setspecial -%%BeginDocument: ./fps/a1tr.fps - -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop - -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def - -0.10 setlinewidth -2 setlinecap -0 setlinejoin - -1.009259 dup scale -24.770653 279.637629 translate - -0 0 0 0 strokeAB -/PatternFontScale 14 def - gsave -2 [ -{ 345 245 375 275 } { 520 165 540 215 } { 465 165 515 215 } { 355 245 425 275 } { 365 165 415 215 } { 255 165 305 215 } { 155 165 205 215 } -] draw_rectangles -12 [ -{ 355 255 365 265 } { 275 235 285 245 } -] draw_rectangles -4 [ -{ 265 225 295 255 } { 485 150 495 230 } { 385 150 395 230 } { 275 150 285 230 } { 175 150 185 230 } { 175 225 225 235 } -] draw_rectangles -5 [ -{ 350 250 370 270 } { 270 230 290 250 } -] draw_rectangles - grestore -/Palatino-Roman findfont 11 scalefont setfont -500 120 moveto ((4)) 0 showstring -390 120 moveto ((3)) 0 showstring -280 120 moveto ((2)) 0 showstring -180 120 moveto ((1)) 0 showstring -showpage - -%%EndDocument - @endspecial 120 2121 a(F)p Fn(IG)p Fr(.)g(A.1:)23 b(Con\256gurations)16 -b(for)g(the)g(transistor)f(parameters)h(choice.)272 2258 y(T)-5 -b(wo)20 b(other)i(spacing)f(distances)h(between)f(active)g(in)h(a)f -(transistor)g(and)h(active)g(in)f(symbolic)120 2333 y(contacts)e(and)h -(segments)e(must)g(be)g(r)o(espected,)h(as)g(shown)g(on)g(layout)g(\(3\))g -(of)g(Figur)o(e)f(A.1.)33 b(Since)18 b(it)120 2409 y(is)h(not)i(possible)d -(to)i(expr)o(ess)g(these)g(distances)h(using)e Fq(D)r(LR)1561 -2387 y Ff(act)d(in)f(tr)1741 2409 y Fr(,)22 b(this)d(will)g(for)o(ce)i(the)f -(choice)g(of)120 2484 y Fq(D)r(LR)259 2462 y Ff(act)342 2484 -y Fr(in)e(wir)o(es.)29 b(If)18 b(we)f(can)i(pr)o(ove)f(the)g(rules)f(for)h -(the)g(active)g(wir)o(es,)g(then)h(we)e(implicitly)f(pr)o(ove)120 -2559 y(them)e(for)h(the)f(active)g(into)h(transistors.)21 b(The)15 -b(symbolic)e(transistor)h(has)h(a)f(length)g Fq(W)2108 2568 -y Ff(s)2150 2559 y Fd(=)j(\()p Fq(n)10 b Fg(\000)h Fr(3)p Fd(\))p -Fq(\025)p Fr(,)k(so)120 2635 y(we)g(expr)o(ess)g Fq(D)r(LR)570 -2613 y Ff(act)651 2635 y Fr(as)948 2710 y Fq(D)r(LR)1087 2685 -y Ff(act)1169 2710 y Fd(=)i Fr(2)p Fq(\025)d Fd(+)g Fq(D)r(LR)1512 -2685 y Ff(act)i(in)f(tr)120 2814 y Fr(This)20 b(ensur)o(es)g(that)h(an)f -(active)h(wir)o(e)e(with)h(a)g(length)h(of)f Fo(n)g Fg(\002)g -Fp(l)g Fr(is)g(as)g(long)g(as)g(the)h(active)f(ar)o(ea)h(of)g(a)120 -2890 y(transistor)f(with)f(a)h(width)g(of)g(\()p Fo(n)p Fr(+)f(4\))i -Fg(\002)e Fp(l)p Fr(,)i(as)f(on)h(layout)e(\(4\),)j(Figur)o(e)d(A.1.)36 -b(\(This)20 b(behavior)g(is)g(the)120 2965 y(same)14 b(as)g(the)g(one)h(of)f -(symbolic)e(rules.\))21 b(T)-6 b(o)15 b(verify)f(this)g(constraint,)h(we)f -(must)e(check)j(that)f Fq(D)r(LR)2397 2943 y Ff(act)2476 2965 -y Fr(is)120 3040 y(smaller)h(than)477 3016 y Fb(1)p 477 3026 -23 3 v 477 3061 a(2)506 3040 y Fq(W)571 3018 y Ff(act)563 3056 -y(r)i(min)690 3040 y Fr(,)e(the)h(value)f(that)h(is)f(used)g(when)h -(computing)e(the)i Fp(l)p Fr(.)272 3137 y(The)24 b(overlap)g(of)f(the)h -(active)g(ar)o(ea)g(ar)o(ound)g(the)g(transistor)g(gate)f(must)g(be)g(bigger) -f(than)j(its)120 3213 y(minimum,)857 3288 y Fq(D)r(W)8 b(R)1020 -3297 y Ff(act)17 b(in)d(tr)1217 3288 y Fg(\025)j Fq(W)1346 -3259 y Ff(g)r(at)1338 3305 y(r)g(min)1479 3288 y Fd(+)c Fr(2)d -Fq(O)1627 3256 y Ff(act=g)r(at)1625 3305 y(r)18 b(min)120 3392 -y Fr(but)c(may)i(be)f(as)g(big)g(as)g(its)g(symbolic)f(value,)i(which)f(is)g -(5)h Fp(l)p Fr(.)272 3490 y(The)k(implant)f(ar)o(ea)h(and)h(well)e(sizes)g -(can)h(be)g(dir)o(ectly)f(calculated.)35 b(The)20 b(minimum)e(overlap)120 -3565 y(rule)c(ar)o(ound)j(the)e(active)h(ar)o(ea)g(is)f(used.)22 -b(This)16 b(gives:)939 3700 y Fq(D)r(LR)1078 3675 y Ff(j)1158 -3700 y Fd(=)56 b Fq(D)r(LR)1400 3675 y Ff(i)1432 3700 y Fd(+)14 -b Fq(O)1541 3668 y Ff(j)s(=i)1539 3717 y(r)j(min)914 3805 y -Fq(D)r(W)8 b(R)1077 3780 y Ff(j)1158 3805 y Fd(=)56 b Fq(D)r(W)8 -b(R)1424 3780 y Ff(i)1443 3805 y Fq(\025)14 b Fd(+)g Fq(O)1601 -3773 y Ff(j)s(=i)1599 3822 y(r)j(min)p eop -%%Page: 17 17 -17 23 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(17)120 266 y(wher)o(e)18 b Fq(j)j Fr(is)c(the)h(implant)f -(or)h(well)f(layer)-5 b(,)19 b(and)g Fq(i)f Fr(is)f(the)h(active)g(layer)-5 -b(,)19 b(either)f(in)g(a)g(transistor)g(or)g(in)g(a)120 341 -y(wir)o(e.)120 530 y Fs(W)-5 b(ells)120 671 y Fr(The)13 b(determination)g(of) -g(well)f(parameters)g(is)g(a)g(little)g(complicated.)21 b(This)12 -b(is)g(because)g(it)g(is)f(a)i(segment)120 746 y(that)e(surr)o(ounds)f(other) -h(segments.)21 b(It)9 b(is)h(based)h(on)g(the)f(exhaustive)i(analysis)e(of)h -(the)g(dif)o(fer)o(ent)g(objects)120 821 y(it)k(may)g(contain.)23 -b(The)17 b(most)d(constraining)j(con\256gurations)f(will)e(determine)h(the)h -(extensions.)272 919 y(Figur)o(es)23 b(A.2)j(and)f(A.3)h(show)f(the)g -(possible)e(symbolic)h(con\256gurations)h(for)g(a)g(technology)120 -994 y(wher)o(e)16 b(the)f(well)g(has)h(been)g(automatically)f(generated)h -(with)f(the)h(minimum)e(technological)i(value.)272 1091 y(First,)e -Fq(D)r(LR)p Fr(.)240 2862 y @beginspecial 25 @llx 207 @lly -570 @urx 635 @ury 3888 @rwi @setspecial -%%BeginDocument: ./fps/dlwell.fps - -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop - -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def - -0.10 setlinewidth -2 setlinecap -0 setlinejoin - -0.318713 dup scale -492.440349 648.935755 translate - -/PatternFontScale 47 def - gsave -1 [ -{ -120 924 372 1344 } { -126 282 378 642 } { -36 0 372 420 } { 624 402 888 522 } { 714 120 882 300 } { -36 552 372 960 } { 714 672 882 840 } -] draw_rectangles -2 [ -{ 624 402 888 522 } { 714 120 882 300 } { 714 672 882 840 } -] draw_rectangles -3 [ -{ -36 1008 288 1260 } { -42 366 294 558 } { 48 84 288 336 } { 48 636 288 876 } -] draw_rectangles -1 [ -{ 24 1068 228 1200 } { 18 426 234 498 } { 108 144 228 276 } { 648 426 864 498 } { 738 144 858 276 } { 108 696 228 816 } { 738 696 858 816 } -] draw_rectangles -4 [ -{ 102 1008 150 1260 } -] draw_rectangles -12 [ -{ 138 726 198 786 } { 768 726 828 786 } -] draw_rectangles -5 [ -{ 108 696 228 816 } { 738 696 858 816 } -] draw_rectangles - grestore -/Palatino-Roman findfont 45 scalefont setfont --315 1134 moveto ((1)) 0 showstring --315 756 moveto ((2)) 0 showstring --315 462 moveto ((3)) 0 showstring --315 210 moveto ((4)) 0 showstring -1197 756 moveto ((5)) 0 showstring -1197 462 moveto ((6)) 0 showstring -1197 210 moveto ((7)) 0 showstring -showpage - -%%EndDocument - @endspecial 120 2993 a(F)p Fn(IG)p Fr(.)i(A.2:)23 b(Con\256gurations)16 -b(for)g(well)e Fq(D)r(LR)i Fr(choice.)22 b(All)15 b(the)h(well)e(segments)h -(ar)o(e)h(drawn)g(vertically)-7 b(.)120 3268 y(\(1\))31 b(transistor)16 -b(is)f(orthogonal)h(to)g(well:)1060 3431 y Fq(O)1108 3399 y -Ff(w)q(el)q(=imp)1106 3448 y(r)h(min)1300 3431 y Fd(+)d Fq(O)1409 -3399 y Ff(imp=act)1407 3448 y(r)j(min)1592 3431 y Fg(\000)1659 -3390 y Fr(1)p 1659 3417 31 3 v 1659 3472 a(2)1696 3431 y Fq(\025)120 -3604 y Fr(\(2\))31 b(contact)16 b(dif)o(fusion)g(is)f(into)g(well:)773 -3722 y(1)p 773 3749 V 773 3804 a(2)810 3763 y Fq(W)875 3738 -y Ff(con)867 3778 y(r)i(min)1008 3763 y Fd(+)c Fq(O)1116 3731 -y Ff(acti=con)1114 3780 y(r)k(min)1306 3763 y Fd(+)c Fq(O)1414 -3731 y Ff(w)q(el)q(=imp)1412 3780 y(r)k(min)1607 3763 y Fd(+)c -Fq(O)1715 3731 y Ff(imp=act)1713 3780 y(r)k(min)1899 3763 y -Fg(\000)c Fr(2)p Fq(\025)p eop -%%Page: 18 18 -18 24 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(18)120 266 y(\(3\))31 b(dif)o(fusion)16 b(run)f(is)f -(orthogonal)j(to)f(well:)942 392 y(1)p 942 419 31 3 v 942 474 -a(2)979 433 y Fq(W)1044 408 y Ff(act)1123 433 y Fd(+)e Fq(O)1232 -401 y Ff(w)q(el)q(=imp)1230 450 y(r)j(min)1424 433 y Fd(+)d -Fq(O)1533 401 y Ff(imp=act)1531 450 y(r)j(min)1716 433 y Fg(\000)1784 -392 y Fr(3)p 1784 419 V 1784 474 a(2)1821 433 y Fq(\025)120 -610 y Fr(\(4\))31 b(dif)o(fusion)16 b(run)f(or)g(transistor)h(is)e(parallel)i -(to)f(well:)942 759 y Fq(O)990 727 y Ff(w)q(el)q(=imp)988 776 -y(r)i(min)1183 759 y Fd(+)c Fq(O)1291 727 y Ff(imp=act)1289 -776 y(r)k(min)1475 759 y Fg(\000)c Fq(D)r(LR)1674 734 y Ff(act)1753 -759 y Fg(\000)h Fq(\025)120 920 y Fr(Con\256gurations)f(\(5\),)h(\(6\))f(and) -h(\(7\))f(ar)o(e)g(the)g(equivalent)g(of)g(con\256gurations)g(\(2\),)h(\(3\)) -f(and)g(\(4\),)h(when)g(the)120 995 y(active)k(is)f(used)g(for)h(well)f -(polarization)i(purposes.)28 b Fq(D)r(LR)1507 973 y Ff(w)q(el)1599 -995 y Fr(is)17 b(given)h(by)f(the)h(maximum)f(of)h(these)120 -1070 y(values.)k(On)16 b(Figur)o(e)e(A.2,)j(con\256guration)f(\(3\))g(is)f -(the)h(most)e(constraining)j(one.)272 1168 y(Then)f Fq(D)r(W)8 -b(R)p Fr(.)240 1703 y @beginspecial 25 @llx 362 @lly 570 @urx -480 @ury 3888 @rwi @setspecial -%%BeginDocument: ./fps/dwwell.fps - -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop - -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def - -0.10 setlinewidth -2 setlinecap -0 setlinejoin - -0.191228 dup scale --121.266109 -969.440443 translate - -/PatternFontScale 78 def - gsave -1 [ -{ 252 3030 672 3438 } { 1122 3024 1482 3444 } { 2514 3174 2694 3294 } { 1596 2988 1974 3480 } { 2922 3102 3042 3366 } { 678 3030 1086 3438 } { 2142 3150 2310 3318 } -] draw_rectangles -2 [ -{ 2514 3174 2694 3294 } { 2922 3102 3042 3366 } { 2142 3150 2310 3318 } -] draw_rectangles -3 [ -{ 336 3114 588 3354 } { 1206 3108 1398 3360 } { 1680 3072 1890 3396 } { 762 3114 1002 3354 } -] draw_rectangles -1 [ -{ 396 3174 528 3294 } { 1266 3168 1338 3300 } { 2538 3198 2670 3270 } { 1740 3132 1830 3336 } { 2946 3126 3018 3342 } { 822 3174 942 3294 } { 2166 3174 2286 3294 } -] draw_rectangles -4 [ -{ 1680 3210 1890 3258 } -] draw_rectangles -12 [ -{ 852 3204 912 3264 } { 2196 3204 2256 3264 } -] draw_rectangles -5 [ -{ 822 3174 942 3294 } { 2166 3174 2286 3294 } -] draw_rectangles - grestore -/Palatino-Roman findfont 80 scalefont setfont -2982 2898 moveto ((7)) 0 showstring -2226 2898 moveto ((5)) 0 showstring -2604 2898 moveto ((6)) 0 showstring -882 2898 moveto ((2)) 0 showstring -1302 2898 moveto ((3)) 0 showstring -1785 2898 moveto ((4)) 0 showstring -462 2898 moveto ((1)) 0 showstring -showpage - -%%EndDocument - @endspecial 120 1834 a(F)p Fn(IG)p Fr(.)16 b(A.3:)23 b(Con\256gurations)16 -b(for)h(well)d Fq(D)r(W)8 b(R)17 b Fr(choice.)24 b(All)15 b(the)h(well)f -(segments)h(ar)o(e)g(drawn)g(horizon-)368 1909 y(tally)-7 b(.)120 -2139 y(\(1\))31 b(transistor)16 b(or)f(dif)o(fusion)h(run)f(is)f(orthogonal)j -(to)e(well:)871 2287 y(2)p Fq(D)r(LR)1040 2262 y Ff(act)1120 -2287 y Fd(+)e Fr(2)d Fq(O)1268 2256 y Ff(imp=act)1266 2305 -y(r)18 b(min)1452 2287 y Fd(+)c Fr(2)c Fq(O)1601 2256 y Ff(w)q(el)q(=imp)1599 -2305 y(r)18 b(min)1794 2287 y Fg(\000)13 b Fr(2)p Fq(\025)120 -2449 y Fr(\(2\))31 b(contact)16 b(dif)o(fusion)g(is)f(into)g(well:)758 -2593 y Fq(W)823 2568 y Ff(con)815 2608 y(r)i(min)955 2593 y -Fd(+)d Fq(D)1068 2568 y Ff(con)h(act)1066 2608 y(r)i(min)1233 -2593 y Fd(+)d Fr(2)c Fq(O)1382 2561 y Ff(imp=act)1380 2611 -y(r)17 b(min)1566 2593 y Fd(+)c Fr(2)d Fq(O)1714 2561 y Ff(w)q(el)q(=imp)1712 -2611 y(r)18 b(min)1907 2593 y Fg(\000)c Fr(4)p Fq(\025)120 -2754 y Fr(\(3\))31 b(dif)o(fusion)16 b(run)f(is)f(parallel)i(to)f(well:)897 -2903 y Fq(W)962 2878 y Ff(act)954 2918 y(r)i(min)1094 2903 -y Fd(+)d Fr(2)c Fq(O)1243 2871 y Ff(imp=act)1241 2920 y(r)17 -b(min)1427 2903 y Fd(+)c Fr(2)d Fq(O)1575 2871 y Ff(w)q(el)q(=imp)1573 -2920 y(r)18 b(min)1768 2903 y Fg(\000)c Fr(3)p Fq(\025)120 -3064 y Fr(\(4\))31 b(transistor)16 b(parallel)f(is)g(to)g(well:)1041 -3213 y(2)10 b Fq(O)1129 3181 y Ff(imp=act)1127 3230 y(r)18 -b(min)1313 3213 y Fd(+)c Fr(2)c Fq(O)1462 3181 y Ff(w)q(el)q(=imp)1460 -3230 y(r)17 b(min)1654 3213 y Fg(\000)d Fq(\025)120 3374 y -Fr(Con\256gurations)20 b(\(5\),)h(\(6\))f(and)h(\(7\))f(ar)o(e)f(the)h -(equivalent)g(of)f(con\256gurations)h(\(2\),)i(\(3\))e(and)g(\(4\),)h(when) -120 3449 y(the)16 b(active)g(is)f(used)g(for)h(well)f(polarization)h -(purposes.)22 b(As)15 b(for)h Fq(D)r(LR)1769 3427 y Ff(w)q(el)1844 -3449 y Fr(,)f Fq(D)r(W)8 b(R)2037 3427 y Ff(w)q(el)2128 3449 -y Fr(is)15 b(given)h(by)f(the)120 3524 y(maximum)g(of)h(these)f(values.)23 -b(Con\256guration)16 b(\(4\))g(is)f(the)g(most)g(constraining)i(on)e(Figur)o -(e)g(A.2,)p eop -%%Page: 19 19 -19 25 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(19)120 266 y Fe(A.4.4)66 b(Connectors)120 -406 y Fr(The)16 b(two)f(needed)i(parameters)e(ar)o(e)h(computed)f(as)g -(follows:)929 558 y Fq(D)r(E)s(R)1075 533 y Ff(i)1150 558 y -Fd(=)1259 517 y Fr(1)p 1259 544 31 3 v 1259 600 a(2)1296 558 -y Fq(W)1361 533 y Ff(i)1353 573 y(r)i(min)911 677 y Fq(D)r(W)8 -b(R)1074 652 y Ff(i)1150 677 y Fd(=)55 b Fq(W)1317 652 y Ff(i)1309 -692 y(r)17 b(min)1449 677 y Fg(\000)d Fq(W)1575 652 y Ff(i)1567 -692 y(s)h(min)1693 677 y Fq(\025)120 798 y Fr(Note)10 b(that)g(these)g -(values)g(ar)o(e)g(the)g(same)g(as)g(the)g(segment's)g(ones,)k(and)c(that)g -(connectors)g(ar)o(e)g(supposed)120 873 y(to)j(end)i(runs)e(only)-7 -b(.)22 b(In)13 b(case)h(connectors)g(ar)o(e)g(r)o(equir)o(ed)g(for)g(other)g -(type)f(of)h(segments,)f(the)h(segment's)120 949 y Fq(D)r(W)8 -b(R)16 b Fr(should)g(be)f(used.)120 1138 y Fe(A.4.5)66 b(Post)16 -b(processing)120 1279 y Fr(A)e(straight)g(translation)g(using)f(the)h(values) -g(described)g(above)g(leads)g(to)g(an)h(incorr)o(ect)f(layout.)21 -b(Abut-)120 1354 y(ted)27 b(colinear)g(symbolic)f(segments)g(may)h(not)g(be)g -(connected)h(anymor)o(e)g(after)f(this)g(translation,)120 1429 -y(notches)16 b(have)h(been)e(cr)o(eated,)i(and)f(implant)f(ar)o(eas)h(need)g -(to)f(be)g(mer)o(ged.)272 1527 y(A)23 b(hierar)o(chical)i(mer)o(ging)e(phase) -h(needs)g(to)g(be)f(performed)h(in)f(or)o(der)h(to)g(obtain)g(a)g(corr)o(ect) -120 1602 y(layout.)e(In)14 b(or)o(der)h(to)f(erase)h(the)g(notches,)g(the)g -(r)o(ectangles)g(ar)o(e)g(bloated,)g(mer)o(ged,)f(and)i(then)f(shrunk.)120 -1677 y(T)-5 b(wo)16 b(r)o(ectangles)h(that)g(ar)o(e)g(closer)f(than)i(the)f -(minimum)e(spacing)h(must)g(be)g(mer)o(ged.)26 b(Ther)o(efor)o(e)18 -b(the)120 1752 y(oversize)e(value,)g Fq(O)r(S)s(V)30 b Fr(is)14 -b(computed)h(as)986 1905 y Fq(O)r(S)s(V)1124 1880 y Ff(i)1159 -1905 y Fd(=)1230 1864 y Fr(1)p 1230 1891 V 1230 1946 a(2)1267 -1905 y Fq(D)1319 1880 y Ff(i)g(i)1317 1920 y(r)i(min)1457 1905 -y Fg(\000)d Fq(P)8 b(GS)120 2042 y Fr(wher)o(e)16 b Fq(P)8 -b(GS)19 b Fr(is)14 b(the)i(physical)f(grid)g(step.)272 2140 -y(When)23 b(mer)o(ging,)h(the)f(tool)f(may)h(cr)o(eate)g(r)o(ectangles.)44 -b(As)23 b(these)g(r)o(ectangles)g(should)f(no)h(be)120 2215 -y(smaller)13 b(than)h(the)f(physical)g(design)g(rule,)g(the)g(minimum)f -(width)h(of)g(each)h(layer)f(must)g(be)f(pr)o(ovided.)120 2290 -y(The)k(minimum)e(layer)i(width,)f Fq(M)7 b(LW)h Fr(,)16 b(is)1092 -2412 y Fq(M)7 b(LW)1264 2387 y Ff(i)1300 2412 y Fd(=)17 b Fq(W)1429 -2387 y Ff(i)1421 2427 y(r)g(min)272 2555 y Fr(Finally)-7 b(,)28 -b(since)d(this)h(is)e(a)i(hierar)o(chical)h(pr)o(ocess,)h(some)d -(informations)h(must)f(be)g(available)120 2631 y(thr)o(oughout)19 -b(the)f(hierar)o(chies.)33 b(Only)18 b(a)h(ring,)g(per)f(layer)-5 -b(,)20 b(is)e(necessary)h(to)g(corr)o(ect)f(the)h(notches)g(on)120 -2706 y(cell)c(boundaries.)22 b(The)17 b(width)e(of)h(this)f(ring,)g -Fq(B)s(RW)24 b Fr(is)15 b(given)h(by)1101 2827 y Fq(B)s(RW)1261 -2802 y Ff(i)1298 2827 y Fd(=)h Fq(D)1414 2802 y Ff(i)e(i)1412 -2842 y(r)i(min)120 2949 y Fr(Note)d(that)i(this)e Fq(B)s(RW)661 -2927 y Ff(i)695 2949 y Fr(is)h(applied)e(with)i(r)o(espect)f(to)h(the)g -(abutment)f(box)h(of)g(the)g(cell)f(curr)o(ently)h(post)120 -3024 y(pr)o(ocessed)g(and)h(the)g(physical)f(envelops)h(of)f(its)g -(neighboring)h(cells.)120 3243 y Fj(A.5)78 b(Conclusion)120 -3406 y Fr(The)14 b(appr)o(oach)h(described)e(her)o(e)h(pr)o(ovides)g(a)g -(valid)g(technological)g(\256le)f(for)i(all)e(the)h(technologies)g(we)120 -3482 y(have)19 b(tried.)30 b(If)18 b(that)g(wer)o(e)g(not)h(the)f(case,)h(or) -f(if)g(some)g(con\256guration)g(r)o(esulting)f(of)i(the)f(translation)120 -3557 y(does)c(not)g(`looks')g(\256ne,)g(it)f(is)h(a)g(good)g(idea)g(to)g -(slightly)e(modify)i(the)g(values)g(in)g(the)g(parameterization)120 -3632 y(\256le,)h(run)g(the)h(translation)g(tool,)f(and)i(check)e(the)h -(layout.)272 3730 y(W)-6 b(e)20 b(mainly)g(tune)h(the)f(\256le)g(to)h(have)g -(a)g(nice)f(r)o(ectangular)h(layout,)h(with)e(as)g(little)g(notches)h(as)120 -3805 y(possible.)p eop -%%Page: 20 20 -20 26 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(20)120 266 y Fj(A.6)78 b(Custom)20 b(cells)f(replacement) -120 429 y Fr(It)13 b(is)h(possible)e(to)i(substitute)f(custom)g(cells,)h -(designed)g(for)h(a)f(given)h(pr)o(ocess,)f(to)g(symbolic)e(cells)i(into)120 -504 y(a)j(symbolic)e(layout)h(at)g(translation)h(time.)25 b(T)-5 -b(wo)16 b(needs)h(lead)g(to)f(custom)g(cell)g(insertions:)24 -b(necessity)120 579 y(to)13 b(use)g(some)g(foundry)h(speci\256c)f(objects,)g -(such)h(as)f(pr)o(ocess)g(dedicated)h(pads,)g(or)f(small)g(changes)h(in)g(a) -120 655 y(traduced)h(symbolic)f(layout)g(to)h(corr)o(ect)g(known)g(DRC)g -(violations)g(on)g(a)g(highly)g(used)f(cell)h(that)g(may)120 -730 y(lead)g(to)f(gr)o(eat)g(density)h(impr)o(ovement)f(\320)g(a)g -Fo(RAM)h Fr(memory)f(point)f(in)i(a)f(matrix)h(is)e(a)i(good)g(example)120 -805 y(\320.)196 943 y(1.)31 b(a)15 b(symbolic)f(phantom)i(cell)f(must)g(be)g -(drawn)h(so)g(as)f(to)h(abut)f(it)f(corr)o(ectly)i(with)f(its)f(neighbors,) -272 1018 y(fr)o(om)i(a)h(size)g(and)h(connector)g(location)f(point)f(of)h -(view)-6 b(.)27 b(This)17 b(cell)f(is)g(the)h(one)h(being)e(used)g(for)272 -1093 y(the)f(whole)h(symbolic)e(design.)272 1191 y(Lets)19 -b(take)g(the)h(symbolic)d(memory)i(point)g(of)h(Figur)o(e)e(A.4)i(as)g -(example.)34 b(This)19 b(cells)g(violates)199 2610 y @beginspecial -25 @llx 56 @lly 570 @urx 786 @ury 1700 @rwi @setspecial -%%BeginDocument: ./fps/ptr_sy.fps - -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop - -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def - -0.10 setlinewidth -2 setlinecap -0 setlinejoin - -2.477273 dup scale --29.908258 -22.555047 translate - -60 60 240 320 strokeAB -/PatternFontScale 6 def - gsave -1 [ -{ 40 240 260 340 } -] draw_rectangles -2 [ -{ 225 305 255 335 } { 45 305 75 335 } -] draw_rectangles -2 [ -{ 75 45 105 75 } { 195 45 225 75 } { 105 125 135 155 } { 165 125 195 155 } { 45 135 75 165 } { 225 135 255 165 } { 105 65 135 115 } { 165 65 195 115 } { 165 115 195 155 } { 105 115 135 155 } -] draw_rectangles -2 [ -{ 85 45 135 75 } { 165 45 215 75 } { 65 135 115 165 } { 185 135 235 165 } -] draw_rectangles -3 [ -{ 105 255 135 285 } { 165 255 195 285 } { 225 245 255 275 } { 45 245 75 275 } { 185 245 235 275 } { 65 245 115 275 } -] draw_rectangles -12 [ -{ 115 55 125 65 } { 175 55 185 65 } { 55 195 65 205 } { 235 195 245 205 } { 85 55 95 65 } { 205 55 215 65 } { 115 135 125 145 } { 175 135 185 145 } { 55 145 65 155 } { 235 145 245 155 } -] draw_rectangles -12 [ -{ 115 265 125 275 } { 175 265 185 275 } { 235 255 245 265 } { 55 255 65 265 } { 135 175 145 185 } { 155 225 165 235 } { 235 315 245 325 } { 55 315 65 325 } -] draw_rectangles -4 [ -{ 235 85 245 95 } { 55 85 65 95 } { 125 165 155 195 } { 145 215 175 245 } { 90 85 150 95 } { 150 85 210 95 } { 205 85 245 95 } { 55 85 95 95 } { 205 175 215 235 } { 85 175 95 235 } -] draw_rectangles -4 [ -{ 135 175 215 185 } { 85 225 165 235 } { 205 230 215 290 } { 85 230 95 290 } { 85 120 95 180 } { 205 120 215 180 } -] draw_rectangles -5 [ -{ 235 95 245 105 } { 55 95 65 105 } { 235 310 245 330 } { 55 310 65 330 } { 110 50 130 70 } { 170 50 190 70 } { 50 190 70 210 } { 230 190 250 210 } { 80 50 100 70 } { 200 50 220 70 } -] draw_rectangles -5 [ -{ 110 130 130 150 } { 170 130 190 150 } { 50 140 70 160 } { 230 140 250 160 } { 110 260 130 280 } { 170 260 190 280 } { 230 250 250 270 } { 50 250 70 270 } { 130 170 150 190 } { 150 220 170 240 } -] draw_rectangles -5 [ -{ 230 310 250 330 } { 50 310 70 330 } { 55 95 245 105 } { 50 145 70 205 } { 230 145 250 205 } { 55 310 245 330 } { 50 255 70 325 } { 230 255 250 325 } { 175 135 185 265 } { 115 135 125 265 } -] draw_rectangles -5 [ -{ 85 50 125 70 } { 175 50 215 70 } { 115 170 145 190 } { 155 220 185 240 } -] draw_rectangles -6 [ -{ 50 310 70 330 } { 230 310 250 330 } { 50 50 70 70 } { 230 50 250 70 } { 170 310 190 330 } { 110 310 130 330 } { 170 50 190 70 } { 110 50 130 70 } { 105 45 135 75 } { 165 45 195 75 } -] draw_rectangles -6 [ -{ 45 185 75 215 } { 225 185 255 215 } { 50 50 70 330 } { 230 50 250 330 } { 110 50 130 330 } { 170 50 190 330 } -] draw_rectangles - grestore -showpage - -%%EndDocument - @endspecial 120 2741 a(F)p Fn(IG)p Fr(.)d(A.4:)23 b(Symbolic)14 -b(RAM)h(memory)g(point.)1320 2610 y @beginspecial 25 @llx 90 -@lly 570 @urx 752 @ury 1984 @rwi @setspecial -%%BeginDocument: ./fps/ptr_cu.fps - -7 dict dup -begin - /FontType 3 def - /FontMatrix [.03125 0 0 .03125 0 0] def - /FontBBox [0 0 32 32] def - /Encoding 256 array def - 0 1 255 { - Encoding exch /.notdef put - } for - Encoding - dup 6 /diagonal45 put - dup 2 /hach1 put - dup 3 /hach2 put - dup 12 /cross put - dup 11 /full put - dup 4 /hach3 put - dup 5 /point2 put - dup 7 /square put - dup 8 /triangle put - dup 9 /octogone put - dup 10 /diagonal45h put - dup 1 /point1 put - pop - /PatternDefs 15 dict def - PatternDefs - begin - /draw_pixel { - exec - moveto - 1 0 rlineto - 0 1 rlineto - -1 0 rlineto - 0 -1 rlineto - } def - /.notdef [] def - /diagonal45 [ - {0 0} {0 1} {1 0} {1 1} {1 2} {2 1} {2 2} {2 3} {3 2} - {3 3} {3 4} {4 3} {4 4} {4 5} {5 4} {5 5} {5 6} {6 5} - {6 6} {6 7} {7 6} {7 7} {7 8} {8 7} {8 8} {8 9} {9 8} - {9 9} {9 10} {10 9} {10 10} {10 11} {11 10} {11 11} {11 12} {12 11} - {12 12} {12 13} {13 12} {13 13} {13 14} {14 13} {14 14} {14 15} {15 14} - {15 15} {15 16} {16 15} {16 16} {16 17} {17 16} {17 17} {17 18} {18 17} - {18 18} {18 19} {19 18} {19 19} {19 20} {20 19} {20 20} {20 21} {21 20} - {21 21} {21 22} {22 21} {22 22} {22 23} {23 22} {23 23} {23 24} {24 23} - {24 24} {24 25} {25 24} {25 25} {25 26} {26 25} {26 26} {26 27} {27 26} - {27 27} {27 28} {28 27} {28 28} {28 29} {29 28} {29 29} {29 30} {30 29} - {30 30} {30 31} {31 30} {31 31} - ] def - /diagonal45h [ - {0 0} {2 2} {4 4} {6 6} {8 8} {10 10} {12 12} {14 14} {16 16} - {18 18} {20 20} {22 22} {24 24} {26 26} {28 28} {30 30} - ] def - /hach1 [ - {0 15} {0 31} {1 14} {1 30} {2 13} {2 29} {3 12} {3 28} {4 11} - {4 27} {5 10} {5 26} {6 9} {6 25} {7 8} {7 24} {8 7} {8 23} - {9 6} {9 22} {10 5} {10 21} {11 4} {11 20} {12 3} {12 19} {13 2} - {13 18} {14 1} {14 17} {15 0} {15 16} {16 15} {16 31} {17 14} {17 30} - {18 13} {18 29} {19 12} {19 28} {20 11} {20 27} {21 10} {21 26} {22 9} - {22 25} {23 8} {23 24} {24 7} {24 23} {25 6} {25 22} {26 5} {26 21} - {27 4} {27 20} {28 3} {28 19} {29 2} {29 18} {30 1} {30 17} {31 0} - {31 16} - ] def - /hach2 [ - {0 0} {0 15} {1 1} {1 16} {2 2} {2 17} {3 3} {3 18} {4 4} - {4 19} {5 5} {5 20} {6 6} {6 21} {7 7} {7 22} {8 8} {8 23} - {9 9} {9 24} {10 10} {10 25} {11 11} {11 26} {12 12} {12 27} {13 13} - {13 28} {14 14} {14 29} {15 0} {15 15} {15 30} {16 1} {16 16} {16 31} - {17 2} {17 17} {18 3} {18 18} {19 4} {19 19} {20 5} {20 20} {21 6} - {21 21} {22 7} {22 22} {23 8} {23 23} {24 9} {24 24} {25 10} {25 25} - {26 11} {26 26} {27 12} {27 27} {28 13} {28 28} {29 14} {29 29} {30 15} - {30 30} {31 16} {31 31} - ] def - /cross [ - {0 3} {0 7} {0 11} {0 15} {0 19} {0 23} {0 27} {0 31} {1 0} - {1 2} {1 4} {1 6} {1 8} {1 10} {1 12} {1 14} {1 16} {1 18} - {1 20} {1 22} {1 24} {1 26} {1 28} {1 30} {2 1} {2 5} {2 9} - {2 13} {2 17} {2 21} {2 25} {2 29} {3 0} {3 2} {3 4} {3 6} - {3 8} {3 10} {3 12} {3 14} {3 16} {3 18} {3 20} {3 22} {3 24} - {3 26} {3 28} {3 30} {4 1} {4 2} {4 3} {4 7} {4 9} {4 10} - {4 11} {4 15} {4 17} {4 18} {4 19} {4 23} {4 25} {4 26} {4 27} - {4 31} {5 0} {5 1} {5 2} {5 3} {5 4} {5 6} {5 8} {5 9} - {5 10} {5 11} {5 12} {5 14} {5 16} {5 17} {5 18} {5 19} {5 20} - {5 22} {5 24} {5 25} {5 26} {5 27} {5 28} {5 30} {6 1} {6 2} - {6 3} {6 5} {6 9} {6 10} {6 11} {6 13} {6 17} {6 18} {6 19} - {6 21} {6 25} {6 26} {6 27} {6 29} {7 0} {7 2} {7 4} {7 6} - {7 8} {7 10} {7 12} {7 14} {7 16} {7 18} {7 20} {7 22} {7 24} - {7 26} {7 28} {7 30} {8 3} {8 7} {8 11} {8 15} {8 19} {8 23} - {8 27} {8 31} {9 0} {9 2} {9 4} {9 6} {9 8} {9 10} {9 12} - {9 14} {9 16} {9 18} {9 20} {9 22} {9 24} {9 26} {9 28} {9 30} - {10 1} {10 5} {10 9} {10 13} {10 17} {10 21} {10 25} {10 29} {11 0} - {11 2} {11 4} {11 6} {11 8} {11 10} {11 12} {11 14} {11 16} {11 18} - {11 20} {11 22} {11 24} {11 26} {11 28} {11 30} {12 1} {12 2} {12 3} - {12 7} {12 9} {12 10} {12 11} {12 15} {12 17} {12 18} {12 19} {12 23} - {12 25} {12 26} {12 27} {12 31} {13 0} {13 1} {13 2} {13 3} {13 4} - {13 6} {13 8} {13 9} {13 10} {13 11} {13 12} {13 14} {13 16} {13 17} - {13 18} {13 19} {13 20} {13 22} {13 24} {13 25} {13 26} {13 27} {13 28} - {13 30} {14 1} {14 2} {14 3} {14 5} {14 9} {14 10} {14 11} {14 13} - {14 17} {14 18} {14 19} {14 21} {14 25} {14 26} {14 27} {14 29} {15 0} - {15 2} {15 4} {15 6} {15 8} {15 10} {15 12} {15 14} {15 16} {15 18} - {15 20} {15 22} {15 24} {15 26} {15 28} {15 30} {16 3} {16 7} {16 11} - {16 15} {16 19} {16 23} {16 27} {16 31} {17 0} {17 2} {17 4} {17 6} - {17 8} {17 10} {17 12} {17 14} {17 16} {17 18} {17 20} {17 22} {17 24} - {17 26} {17 28} {17 30} {18 1} {18 5} {18 9} {18 13} {18 17} {18 21} - {18 25} {18 29} {19 0} {19 2} {19 4} {19 6} {19 8} {19 10} {19 12} - {19 14} {19 16} {19 18} {19 20} {19 22} {19 24} {19 26} {19 28} {19 30} - {20 1} {20 2} {20 3} {20 7} {20 9} {20 10} {20 11} {20 15} {20 17} - {20 18} {20 19} {20 23} {20 25} {20 26} {20 27} {20 31} {21 0} {21 1} - {21 2} {21 3} {21 4} {21 6} {21 8} {21 9} {21 10} {21 11} {21 12} - {21 14} {21 16} {21 17} {21 18} {21 19} {21 20} {21 22} {21 24} {21 25} - {21 26} {21 27} {21 28} {21 30} {22 1} {22 2} {22 3} {22 5} {22 9} - {22 10} {22 11} {22 13} {22 17} {22 18} {22 19} {22 21} {22 25} {22 26} - {22 27} {22 29} {23 0} {23 2} {23 4} {23 6} {23 8} {23 10} {23 12} - {23 14} {23 16} {23 18} {23 20} {23 22} {23 24} {23 26} {23 28} {23 30} - {24 3} {24 7} {24 11} {24 15} {24 19} {24 23} {24 27} {24 31} {25 0} - {25 2} {25 4} {25 6} {25 8} {25 10} {25 12} {25 14} {25 16} {25 18} - {25 20} {25 22} {25 24} {25 26} {25 28} {25 30} {26 1} {26 5} {26 9} - {26 13} {26 17} {26 21} {26 25} {26 29} {27 0} {27 2} {27 4} {27 6} - {27 8} {27 10} {27 12} {27 14} {27 16} {27 18} {27 20} {27 22} {27 24} - {27 26} {27 28} {27 30} {28 1} {28 2} {28 3} {28 7} {28 9} {28 10} - {28 11} {28 15} {28 17} {28 18} {28 19} {28 23} {28 25} {28 26} {28 27} - {28 31} {29 0} {29 1} {29 2} {29 3} {29 4} {29 6} {29 8} {29 9} - {29 10} {29 11} {29 12} {29 14} {29 16} {29 17} {29 18} {29 19} {29 20} - {29 22} {29 24} {29 25} {29 26} {29 27} {29 28} {29 30} {30 1} {30 2} - {30 3} {30 5} {30 9} {30 10} {30 11} {30 13} {30 17} {30 18} {30 19} - {30 21} {30 25} {30 26} {30 27} {30 29} {31 0} {31 2} {31 4} {31 6} - {31 8} {31 10} {31 12} {31 14} {31 16} {31 18} {31 20} {31 22} {31 24} - {31 26} {31 28} {31 30} - ] def - /hach3 [ - {0 7} {0 23} {1 6} {1 8} {1 22} {1 24} {2 5} {2 9} {2 21} - {2 25} {3 4} {3 10} {3 20} {3 26} {4 3} {4 11} {4 19} {4 27} - {5 2} {5 12} {5 18} {5 28} {6 1} {6 13} {6 17} {6 29} {7 0} - {7 14} {7 16} {7 30} {8 1} {8 15} {8 31} {9 2} {9 14} {9 16} - {9 30} {10 3} {10 13} {10 17} {10 29} {11 4} {11 12} {11 18} {11 28} - {12 5} {12 11} {12 19} {12 27} {13 6} {13 10} {13 20} {13 26} {14 7} - {14 9} {14 21} {14 25} {15 8} {15 22} {15 24} {16 7} {16 9} {16 23} - {17 6} {17 10} {17 22} {17 24} {18 5} {18 11} {18 21} {18 25} {19 4} - {19 12} {19 20} {19 26} {20 3} {20 13} {20 19} {20 27} {21 2} {21 14} - {21 18} {21 28} {22 1} {22 15} {22 17} {22 29} {23 0} {23 16} {23 30} - {24 1} {24 15} {24 17} {24 31} {25 2} {25 14} {25 18} {25 30} {26 3} - {26 13} {26 19} {26 29} {27 4} {27 12} {27 20} {27 28} {28 5} {28 11} - {28 21} {28 27} {29 6} {29 10} {29 22} {29 26} {30 7} {30 9} {30 23} - {30 25} {31 8} {31 24} - ] def - /point2 [ - {0 6} {0 7} {0 8} {0 22} {0 23} {0 24} {1 7} {1 23} {7 15} - {7 31} {8 0} {8 14} {8 15} {8 16} {8 30} {8 31} {9 15} {9 31} - {15 7} {15 23} {16 6} {16 7} {16 8} {16 22} {16 23} {16 24} {17 7} - {17 23} {23 15} {23 31} {24 0} {24 14} {24 15} {24 16} {24 30} {24 31} - {25 15} {25 31} {31 7} {31 23} - ] def - /square [ - {7 8} {8 8} {9 8} {10 8} {11 8} {12 8} {13 8} {7 9} {7 10} {7 11} {7 12} {7 13} {7 14} - {13 9} {13 10} {13 14} {13 11} {13 12} {13 13} {8 14} {9 14} {10 14} {11 14} {12 14} - {23 24} {24 24} {25 24} {26 24} {27 24} {28 24} {29 24} {29 25} {29 26} {29 27} {29 28} - {29 29} {29 30} {28 30} {27 30} {26 30} {25 30} {24 30} {23 30} {23 29} {23 28} - {23 27} {23 26} {23 25} - ] def - /triangle [ - {21 9} {22 9} {23 9} {24 9} {25 9} {26 9} {27 9} {28 9} {29 9} {30 9} {31 9} - {22 10} {23 11} {24 12} {25 13} {26 14} {27 13} {28 12} {29 11} {30 10} - ] def - /octogone [ - {9 24} {10 24} {11 24} {12 25} {13 26} {13 27} {13 28} {12 29} {11 30} {10 30} {9 30} - {8 29} {7 28} {7 27} {7 26} {8 25} - ] def - /point1 [ - {0 7} {0 23} {8 15} {8 31} {16 7} {16 23} {24 15} {24 31} - ] def - /x [ - {23 8}{29 8}{24 9}{28 9}{25 10}{27 10}{26 11}{27 12}{25 12}{28 13} - {24 13}{29 14}{23 14}{7 24}{13 24}{8 25}{12 25}{9 26}{11 26}{10 27} - {11 28}{9 28}{12 29}{8 29}{13 30}{7 30} - ] def - /full [ - {0 1} {0 7} {0 13} {0 19} {0 25} {0 29} {1 0} {1 6} {1 12} - {1 18} {1 24} {1 28} {2 5} {2 11} {2 17} {2 23} {2 27} {2 31} - {3 4} {3 10} {3 16} {3 22} {3 26} {3 30} {4 3} {4 9} {4 15} - {4 21} {4 25} {4 29} {5 2} {5 8} {5 14} {5 20} {5 24} {5 28} - {6 1} {6 7} {6 13} {6 19} {6 23} {6 27} {6 31} {7 0} {7 6} - {7 12} {7 18} {7 22} {7 26} {7 30} {8 5} {8 11} {8 17} {8 21} - {8 25} {8 29} {9 4} {9 10} {9 16} {9 20} {9 24} {9 28} {10 3} - {10 9} {10 15} {10 19} {10 23} {10 27} {11 2} {11 8} {11 14} {11 18} - {11 22} {11 26} {12 1} {12 7} {12 13} {12 17} {12 21} {12 25} {12 31} - {13 0} {13 6} {13 12} {13 16} {13 20} {13 24} {13 30} {14 5} {14 11} - {14 15} {14 19} {14 23} {14 29} {15 4} {15 10} {15 14} {15 18} {15 22} - {15 28} {16 3} {16 9} {16 13} {16 17} {16 21} {16 27} {17 2} {17 8} - {17 12} {17 16} {17 20} {17 26} {18 1} {18 7} {18 11} {18 15} {18 19} - {18 25} {18 31} {19 0} {19 6} {19 10} {19 14} {19 18} {19 24} {19 30} - {20 5} {20 9} {20 13} {20 17} {20 23} {20 29} {21 4} {21 8} {21 12} - {21 16} {21 22} {21 28} {22 3} {22 7} {22 11} {22 15} {22 21} {22 27} - {23 2} {23 6} {23 10} {23 14} {23 20} {23 26} {24 1} {24 5} {24 9} - {24 13} {24 19} {24 25} {24 31} {25 0} {25 4} {25 8} {25 12} {25 18} - {25 24} {25 30} {26 3} {26 7} {26 11} {26 17} {26 23} {26 29} {27 2} - {27 6} {27 10} {27 16} {27 22} {27 28} {28 1} {28 5} {28 9} {28 15} - {28 21} {28 27} {29 0} {29 4} {29 8} {29 14} {29 20} {29 26} {30 3} - {30 7} {30 13} {30 19} {30 25} {30 31} {31 2} {31 6} {31 12} {31 18} - {31 24} {31 30} - ] def - end - /BuildChar { - 3 dict - begin - /PatternCode exch def - /PatternDict exch def - /PatternName PatternDict /Encoding get PatternCode get def - PatternDict - begin - 32 0 0 0 32 32 setcachedevice - PatternDefs - begin - PatternDefs PatternName get - gsave - newpath - {draw_pixel} forall - fill - grestore - end - end - end - } bind def -end -/PatternFont exch definefont pop - -/bdef {bind def} bind def -/arg {exch def} bdef -/patternfill { - gsave - 6 dict - begin - /PatternCode arg - pathbbox - /Ytr arg - /Xtr arg - /Ybl arg - /Xbl arg - clip - /StringForFilling 32 string def - 0 1 31 { - StringForFilling exch PatternCode put - } for - /PatternFont findfont PatternFontScale scalefont setfont - (\1) stringwidth pop - dup Xbl exch div floor /Xbl arg - dup Ybl exch div floor /Ybl arg - dup Xtr exch div ceiling /Xtr arg - dup Ytr exch div ceiling /Ytr arg - dup dup Xbl mul exch Ybl mul moveto - Xtr Xbl sub 32 div ceiling cvi - Ytr Ybl sub cvi { - gsave - dup { - StringForFilling show - } repeat - grestore - exch - dup 0 exch rmoveto - exch - } repeat - pop pop - end - grestore -} bdef -/draw_rectangle { - exec - 4 dict - begin - /Y1 arg - /X1 arg - /Y0 arg - dup /X0 arg - Y0 moveto - X1 dup - Y0 lineto - Y1 lineto - X0 dup - Y1 lineto - Y0 lineto - end -} bdef -/draw_rectangles { - newpath - {draw_rectangle} forall - patternfill - stroke -} bdef -/draw_path { - exec - moveto - {exec lineto} forall -} bdef -/draw_paths { - newpath - {draw_path} forall - patternfill - stroke -} bdef -/draw_square { - moveto - dup - dup - 0 rlineto - 0 exch rlineto - neg - dup - 0 rlineto - 0 exch rlineto -} bdef -/strokeAB { - gsave - .5 setlinewidth - newpath - draw_rectangle - [3] 0 setdash - stroke - grestore -} bdef -/showstring { - gsave - rotate - dup stringwidth pop 2 div neg 0 rmoveto - false charpath - gsave - 1 setgray - 2 setlinewidth - 1 setlinejoin - 1 setlinecap - stroke - grestore - fill - grestore -} bdef -/splitted_pages { - /SplitRows exch def - /SplitColumns exch def - /circuit exch def - newpath - LeftMargin BottomMargin moveto - 0 PageHeight rlineto - PageWidth 0 rlineto - 0 PageHeight neg rlineto - closepath - clip - newpath - 0 1 SplitRows 1 sub { - /SplitRowNb exch def - 0 1 SplitColumns 1 sub { - /SplitColumnNb exch def - gsave - PageWidth SplitColumnNb mul neg - PageHeight SplitRowNb mul neg - translate - circuit - gsave - showpage - grestore - grestore - } for - } for -} def - -0.10 setlinewidth -2 setlinecap -0 setlinejoin - -0.046344 dup scale -119.449334 684.329982 translate - -/PatternFontScale 323 def - gsave -1 [ - { [ { 12180 8820 } { 12180 15540 } { 420 15540 } { 420 8820 } { 12180 8820 } ] 12180 8820 } -] draw_paths -2 [ - { [ { 9060 1260 } { 9060 4800 } { 11400 4800 } { 11400 8160 } { 1260 8160 } { 1260 4800 } { 1920 4800 } { 1920 1260 } { 9060 1260 } ] 9060 1260 } - { [ { 3420 12540 } { 3420 14340 } { 1620 14340 } { 1620 12540 } { 3420 12540 } ] 3420 12540 } - { [ { 10980 12540 } { 10980 14340 } { 9180 14340 } { 9180 12540 } { 10980 12540 } ] 10980 12540 } -] draw_paths -3 [ - { [ { 10980 1620 } { 10980 3420 } { 9180 3420 } { 9180 1620 } { 10980 1620 } ] 10980 1620 } - { [ { 11340 9660 } { 11340 12420 } { 9060 12420 } { 9060 12780 } { 3540 12780 } { 3540 12420 } { 1260 12420 } { 1260 9660 } { 11340 9660 } ] 11340 9660 } -] draw_paths -1 [ - { [ { 7800 1920 } { 7800 3240 } { 7740 3240 } { 7740 5940 } { 10740 5940 } { 10740 7260 } { 6480 7260 } { 6480 1920 } { 7800 1920 } ] 7800 1920 } - { [ { 4320 1860 } { 4320 2040 } { 5520 2040 } { 5520 7260 } { 1860 7260 } { 1860 5940 } { 4200 5940 } { 4200 3180 } { 3000 3180 } { 3000 1860 } { 4320 1860 } ] 4320 1860 } - { [ { 10740 1860 } { 10740 3180 } { 9420 3180 } { 9420 1860 } { 10740 1860 } ] 10740 1860 } - { [ { 10740 12780 } { 10740 14100 } { 9420 14100 } { 9420 12780 } { 10740 12780 } ] 10740 12780 } - { [ { 7920 10860 } { 7920 10260 } { 10740 10260 } { 10740 11580 } { 8400 11580 } { 8400 12180 } { 7080 12180 } { 7080 10860 } { 7920 10860 } ] 7920 10860 } - { [ { 3180 12780 } { 3180 14100 } { 1860 14100 } { 1860 12780 } { 3180 12780 } ] 3180 12780 } - { [ { 4860 10260 } { 4860 10860 } { 5520 10860 } { 5520 12180 } { 4200 12180 } { 4200 11580 } { 1860 11580 } { 1860 10260 } { 4860 10260 } ] 4860 10260 } -] draw_paths -4 [ - { [ { 5940 7500 } { 5940 7860 } { 8640 7860 } { 8640 5340 } { 9120 5340 } { 9120 12180 } { 8640 12180 } { 8640 8340 } { 5940 8340 } { 5940 8700 } { 4740 8700 } { 4740 7500 } { 5940 7500 } ] 5940 7500 } - { [ { 7680 9420 } { 7680 10620 } { 6480 10620 } { 6480 10020 } { 3960 10020 } { 3960 12180 } { 3480 12180 } { 3480 5340 } { 3960 5340 } { 3960 9540 } { 6480 9540 } { 6480 9420 } { 7680 9420 } ] 7680 9420 } - { [ { 2760 3540 } { 2760 4140 } { 10320 4140 } { 10320 4620 } { 2280 4620 } { 2280 3540 } { 2760 3540 } ] 2760 3540 } -] draw_paths -12 [ - { [ { 5160 6300 } { 5160 6900 } { 4560 6900 } { 4560 6300 } { 5160 6300 } ] 5160 6300 } - { [ { 3960 2220 } { 3960 2820 } { 3360 2820 } { 3360 2220 } { 3960 2220 } ] 3960 2220 } - { [ { 7380 2220 } { 7380 2820 } { 6780 2820 } { 6780 2220 } { 7380 2220 } ] 7380 2220 } - { [ { 10380 6300 } { 10380 6900 } { 9780 6900 } { 9780 6300 } { 10380 6300 } ] 10380 6300 } - { [ { 7560 6300 } { 7560 6900 } { 6960 6900 } { 6960 6300 } { 7560 6300 } ] 7560 6300 } - { [ { 2820 6300 } { 2820 6900 } { 2220 6900 } { 2220 6300 } { 2820 6300 } ] 2820 6300 } - { [ { 5640 7800 } { 5640 8400 } { 5040 8400 } { 5040 7800 } { 5640 7800 } ] 5640 7800 } - { [ { 7380 9720 } { 7380 10320 } { 6780 10320 } { 6780 9720 } { 7380 9720 } ] 7380 9720 } - { [ { 10380 2220 } { 10380 2820 } { 9780 2820 } { 9780 2220 } { 10380 2220 } ] 10380 2220 } - { [ { 2820 13140 } { 2820 13740 } { 2220 13740 } { 2220 13140 } { 2820 13140 } ] 2820 13140 } - { [ { 10380 13140 } { 10380 13740 } { 9780 13740 } { 9780 13140 } { 10380 13140 } ] 10380 13140 } - { [ { 2820 10620 } { 2820 11220 } { 2220 11220 } { 2220 10620 } { 2820 10620 } ] 2820 10620 } - { [ { 10380 10620 } { 10380 11220 } { 9780 11220 } { 9780 10620 } { 10380 10620 } ] 10380 10620 } - { [ { 8040 11220 } { 8040 11820 } { 7440 11820 } { 7440 11220 } { 8040 11220 } ] 8040 11220 } - { [ { 5160 11220 } { 5160 11820 } { 4560 11820 } { 4560 11220 } { 5160 11220 } ] 5160 11220 } -] draw_paths -5 [ - { [ { 8880 1920 } { 8880 3120 } { 6480 3120 } { 6480 1920 } { 8880 1920 } ] 8880 1920 } - { [ { 5460 1920 } { 5460 3120 } { 3060 3120 } { 3060 1920 } { 5460 1920 } ] 5460 1920 } - { [ { 10440 4560 } { 10440 5280 } { 2160 5280 } { 2160 4560 } { 10440 4560 } ] 10440 4560 } - { [ { 10680 6000 } { 10680 9120 } { 9480 9120 } { 9480 6000 } { 10680 6000 } ] 10680 6000 } - { [ { 3120 6000 } { 3120 9000 } { 1920 9000 } { 1920 6000 } { 3120 6000 } ] 3120 6000 } - { [ { 7200 9420 } { 7200 7200 } { 6660 7200 } { 6660 6000 } { 7920 6000 } { 7920 10920 } { 8340 10920 } { 8340 12120 } { 7080 12120 } { 7080 10620 } { 6480 10620 } { 6480 9420 } { 7200 9420 } ] 7200 9420 } - { [ { 4500 10920 } { 4500 7200 } { 4260 7200 } { 4260 6000 } { 5460 6000 } { 5460 7500 } { 5940 7500 } { 5940 8700 } { 5220 8700 } { 5220 10920 } { 5460 10920 } { 5460 12120 } { 4260 12120 } { 4260 10920 } { 4500 10920 } ] 4500 10920 } - { [ { 3120 10320 } { 3120 12840 } { 9480 12840 } { 9480 10320 } { 10680 10320 } { 10680 14040 } { 1920 14040 } { 1920 10320 } { 3120 10320 } ] 3120 10320 } - { [ { 2880 3840 } { 2880 4560 } { 2160 4560 } { 2160 3840 } { 2880 3840 } ] 2880 3840 } -] draw_paths -11 [ - { [ { 8580 2220 } { 8580 2820 } { 7980 2820 } { 7980 2220 } { 8580 2220 } ] 8580 2220 } - { [ { 2820 8100 } { 2820 8700 } { 2220 8700 } { 2220 8100 } { 2820 8100 } ] 2820 8100 } - { [ { 5160 2220 } { 5160 2820 } { 4560 2820 } { 4560 2220 } { 5160 2220 } ] 5160 2220 } - { [ { 10380 8100 } { 10380 8700 } { 9780 8700 } { 9780 8100 } { 10380 8100 } ] 10380 8100 } -] draw_paths -6 [ - { [ { 8880 1920 } { 8880 3120 } { 7920 3120 } { 7920 13800 } { 7200 13800 } { 7200 1920 } { 8880 1920 } ] 8880 1920 } - { [ { 10440 2160 } { 10440 7800 } { 10680 7800 } { 10680 9000 } { 10440 9000 } { 10440 13800 } { 9720 13800 } { 9720 9000 } { 9480 9000 } { 9480 7800 } { 9720 7800 } { 9720 2160 } { 10440 2160 } ] 10440 2160 } - { [ { 5460 1920 } { 5460 3120 } { 5400 3120 } { 5400 13800 } { 4680 13800 } { 4680 3120 } { 4260 3120 } { 4260 1920 } { 5460 1920 } ] 5460 1920 } - { [ { 2880 2160 } { 2880 7800 } { 3120 7800 } { 3120 9000 } { 2880 9000 } { 2880 13800 } { 2160 13800 } { 2160 9000 } { 1920 9000 } { 1920 7800 } { 2160 7800 } { 2160 2160 } { 2880 2160 } ] 2880 2160 } -] draw_paths - grestore -showpage - -%%EndDocument - @endspecial 131 x(F)p Fn(IG)p Fr(.)h(A.5:)23 b(Custom)15 b(RAM)g(memory)g -(point.)272 2878 y(two)d(symbolic)f(design)i(rules:)20 b(metal)12 -b(to)h(metal)f(spacing)h(in)g(the)g(center)g(of)g(the)g(cell.)21 -b(Also)12 b(ther)o(e)272 2954 y(is)19 b(no)i(substrate)e(polarization)i -(inside)f(the)g(cell.)36 b(W)-6 b(e)20 b(know)h(that)f(this)g(cell)g(must)f -(abut)g(with)272 3029 y(itself)14 b(after)i(a)g(symmetry)e(ar)o(ound)i(the)g -Fo(y)g Fr(axis.)196 3104 y(2.)31 b(since)15 b(the)h(symbolic)e(coor)o -(dinates)i(ar)o(e)g(snapped)f(to)h(a)f(1)h Fp(l)g Fr(grid,)f(the)g(`r)o(eal') -h(cell)f(will)f(pr)o(obably)272 3180 y(need)24 b(to)g(be)f(slightly)g -(modi\256ed)h(to)f(ensur)o(e)h(that)g(its)f(connectors)i(will)e(match)h(the)g -(ones)g(of)272 3255 y(its)17 b(phantom)h(once)h(transformed.)32 -b(COmputing)16 b(connector)k(locations)e(can)h(be)f(done)h(either)272 -3330 y(manually)g(with)g(the)h(formulae)g(given)g(Section)g(A.3.3)h(or)f(by)f -(running)h(the)f(translation)i(tool)272 3405 y(parameterized)13 -b(for)f(the)h(pr)o(ocess)e(on)i(the)f(phantom.)22 b(In)12 b(any)h(case,)g(it) -f(is)f(a)i(good)f(idea)h(to)f(design)272 3481 y(the)j(symbolic)f(cell)h(with) -h(the)f(lower)h(left)f(corner)h(of)g(the)g(abutment)f(box)h(in)g -Fd(\()p Fr(0)p Fq(;)10 b Fr(0)p Fd(\))15 b Fr(in)g(or)o(der)h(for)272 -3556 y(the)21 b(coor)o(dinates)h(to)f(be)g(dir)o(ectly)-7 b(,)23 -b(ie)e(without)g(translation,)i(usable)e(as)g(micr)o(on)h(coor)o(dinate.)272 -3631 y(Nevertheless,)15 b(this)g(is)g(not)h(r)o(equir)o(ed.)272 -3730 y(Since)j(no)h(abutment)f(box)g(is)g(available)h(in)f(`r)o(eal',)i(and)f -(since)f(we)g(use)g(the)h(abutment)f(box)g(of)272 3805 y(a)h(model)h(to)g -(compute)f(the)g(placement)h(of)g(its)f(instances,)j(the)e(`r)o(eal')f -(design)h(must)f(have)i(its)p eop -%%Page: 21 21 -21 27 bop 120 66 a Fm(SYMBOLIC)14 b(T)o(O)i(REAL)f(TRANSLA)-5 -b(TIION)1266 b Fr(21)272 266 y Fo(virtual)12 b(abutment)h(box)h -Fr(lower)e(left)h(corner)g(located)h(in)e Fd(\()p Fr(0)p Fq(;)e -Fr(0)p Fd(\))p Fr(.)22 b(In)12 b(general,)i(this)f Fo(virtual)f(abutment)272 -341 y(box)j Fr(is)g(the)h(abutment)f(box)g(of)h(the)g(cell)f(scaled)g(by)g -(the)h(value)f(of)h(the)g Fp(l)p Fr(.)272 441 y(For)c(the)g(memory)g(point,)h -(we)f(wanted)h(to)f(put)f(a)i(substrate)e(polarization)i(contact)g(in)g(the)f -(lower)272 516 y(right)17 b(corner)-5 b(.)31 b(No)18 b(space)g(was)f -(available)i(for)f(that,)h(but)e(since)h(we)g(know)g(the)g(cell)f(abutment) -272 592 y(pr)o(operties,)h(we)g(know)g(we)g(can)h(modify)f(the)h(east)f(side) -g(of)h(the)f(cell)g(without)g(interacting)g(on)272 667 y(its)c(symbolic)g -(neighbors.)23 b(The)16 b(r)o(esulting)e(\320)h(DRC)h(corr)o(ect)f(\320)g -(cell)g(is)g(shown)h(Figur)o(e)e(A.5.)196 744 y(3.)31 b(add)15 -b(an)g(entry)f(in)h(the)g(catalog)f(\256le)g(to)h(indicated)g(the)g -(translation)g(tool)f(to)h(substitute)d(this)i(cell:)272 820 -y Fl(phantomce)o(ll)32 b(G)p Fr(.)15 b(The)h Fl(G)f Fr(stands)h(for)f -Fs(gds)p Fc(II)h Fr(layout.)196 897 y(4.)31 b(run)14 b(the)i(translation)g -(tool)g(on)f(the)h(whole)g(design.)120 1044 y(Car)o(e)23 b(must)f(be)h(taken) -g(to)g(ensur)o(e)g(that)h(no)f(notches)h(nor)f(that)g(any)h(DRC)f(rule)e(is)i -(violated)g(when)120 1119 y(designing)17 b(the)g(custom)f(cell,)h(since)g(no) -h(post)e(pr)o(ocessing)g(will)g(occur)h(on)g(either)g(the)g(model)g(nor)h -(its)120 1195 y(instances.)p eop -%%Trailer -end -userdict /end-hook known{end-hook}if -%%EOF diff --git a/alliance/share/doc/symb_rules/symb_rules-orig.ps b/alliance/share/doc/symb_rules/symb_rules-orig.ps deleted file mode 100644 index 8efd579d..00000000 --- a/alliance/share/doc/symb_rules/symb_rules-orig.ps +++ /dev/null @@ -1,2377 +0,0 @@ -%!PS-Adobe-2.0 -%%Title: etapec19.ps -%%Creator: fig2dev Version 3.2 Patchlevel 1 -%%CreationDate: Wed Sep 22 15:18:06 1999 -%%For: mai8022@busoni (Maitrise 1998-9) -%%Orientation: Landscape -%%BoundingBox: 63 36 531 806 -%%Pages: 1 -%%BeginSetup -%%IncludeFeature: *PageSize A4 -%%EndSetup -%%Magnification: 0.4210 -%%EndComments -/MyAppDict 100 dict dup begin def -/$F2psDict 200 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/col-1 {0 setgray} bind def -/col0 {0.000 0.000 0.000 srgb} bind def -/col1 {0.000 0.000 1.000 srgb} bind def -/col2 {0.000 1.000 0.000 srgb} bind def -/col3 {0.000 1.000 1.000 srgb} bind def -/col4 {1.000 0.000 0.000 srgb} bind def -/col5 {1.000 0.000 1.000 srgb} bind def -/col6 {1.000 1.000 0.000 srgb} bind def -/col7 {1.000 1.000 1.000 srgb} bind def -/col8 {0.000 0.000 0.560 srgb} bind def -/col9 {0.000 0.000 0.690 srgb} bind def -/col10 {0.000 0.000 0.820 srgb} bind def -/col11 {0.530 0.810 1.000 srgb} bind def -/col12 {0.000 0.560 0.000 srgb} bind def -/col13 {0.000 0.690 0.000 srgb} bind def -/col14 {0.000 0.820 0.000 srgb} bind def -/col15 {0.000 0.560 0.560 srgb} bind def -/col16 {0.000 0.690 0.690 srgb} bind def -/col17 {0.000 0.820 0.820 srgb} bind def -/col18 {0.560 0.000 0.000 srgb} bind def -/col19 {0.690 0.000 0.000 srgb} bind def -/col20 {0.820 0.000 0.000 srgb} bind def -/col21 {0.560 0.000 0.560 srgb} bind def -/col22 {0.690 0.000 0.690 srgb} bind def -/col23 {0.820 0.000 0.820 srgb} bind def -/col24 {0.500 0.190 0.000 srgb} bind def -/col25 {0.630 0.250 0.000 srgb} bind def -/col26 {0.750 0.380 0.000 srgb} bind def -/col27 {1.000 0.500 0.500 srgb} bind def -/col28 {1.000 0.630 0.630 srgb} bind def -/col29 {1.000 0.750 0.750 srgb} bind def -/col30 {1.000 0.880 0.880 srgb} bind def -/col31 {1.000 0.840 0.000 srgb} bind def -/col32 {0.000 0.600 1.000 srgb} bind def -/col33 {0.945 0.753 0.518 srgb} bind def - -end -save -51.5 25.0 translate - 90 rotate -1 -1 scale -.9 .9 scale % to make patterns same scale as in xfig - -% This junk string is used by the show operators -/PATsstr 1 string def -/PATawidthshow { % cx cy cchar rx ry string - % Loop over each character in the string - { % cx cy cchar rx ry char - % Show the character - dup % cx cy cchar rx ry char char - PATsstr dup 0 4 -1 roll put % cx cy cchar rx ry char (char) - false charpath % cx cy cchar rx ry char - /clip load PATdraw - % Move past the character (charpath modified the - % current point) - currentpoint % cx cy cchar rx ry char x y - newpath - moveto % cx cy cchar rx ry char - % Reposition by cx,cy if the character in the string is cchar - 3 index eq { % cx cy cchar rx ry - 4 index 4 index rmoveto - } if - % Reposition all characters by rx ry - 2 copy rmoveto % cx cy cchar rx ry - } forall - pop pop pop pop pop % - - currentpoint - newpath - moveto -} bind def -/PATcg { - 7 dict dup begin - /lw currentlinewidth def - /lc currentlinecap def - /lj currentlinejoin def - /ml currentmiterlimit def - /ds [ currentdash ] def - /cc [ currentrgbcolor ] def - /cm matrix currentmatrix def - end -} bind def -% PATdraw - calculates the boundaries of the object and -% fills it with the current pattern -/PATdraw { % proc - save exch - PATpcalc % proc nw nh px py - 5 -1 roll exec % nw nh px py - newpath - PATfill % - - restore -} bind def -% PATfill - performs the tiling for the shape -/PATfill { % nw nh px py PATfill - - PATDict /CurrentPattern get dup begin - setfont - % Set the coordinate system to Pattern Space - PatternGState PATsg - % Set the color for uncolored pattezns - PaintType 2 eq { PATDict /PColor get PATsc } if - % Create the string for showing - 3 index string % nw nh px py str - % Loop for each of the pattern sources - 0 1 Multi 1 sub { % nw nh px py str source - % Move to the starting location - 3 index 3 index % nw nh px py str source px py - moveto % nw nh px py str source - % For multiple sources, set the appropriate color - Multi 1 ne { dup PC exch get PATsc } if - % Set the appropriate string for the source - 0 1 7 index 1 sub { 2 index exch 2 index put } for pop - % Loop over the number of vertical cells - 3 index % nw nh px py str nh - { % nw nh px py str - currentpoint % nw nh px py str cx cy - 2 index show % nw nh px py str cx cy - YStep add moveto % nw nh px py str - } repeat % nw nh px py str - } for - 5 { pop } repeat - end -} bind def - -% PATkshow - kshow with the current pattezn -/PATkshow { % proc string - exch bind % string proc - 1 index 0 get % string proc char - % Loop over all but the last character in the string - 0 1 4 index length 2 sub { - % string proc char idx - % Find the n+1th character in the string - 3 index exch 1 add get % string proe char char+1 - exch 2 copy % strinq proc char+1 char char+1 char - % Now show the nth character - PATsstr dup 0 4 -1 roll put % string proc chr+1 chr chr+1 (chr) - false charpath % string proc char+1 char char+1 - /clip load PATdraw - % Move past the character (charpath modified the current point) - currentpoint newpath moveto - % Execute the user proc (should consume char and char+1) - mark 3 1 roll % string proc char+1 mark char char+1 - 4 index exec % string proc char+1 mark... - cleartomark % string proc char+1 - } for - % Now display the last character - PATsstr dup 0 4 -1 roll put % string proc (char+1) - false charpath % string proc - /clip load PATdraw - neewath - pop pop % - -} bind def -% PATmp - the makepattern equivalent -/PATmp { % patdict patmtx PATmp patinstance - exch dup length 7 add % We will add 6 new entries plus 1 FID - dict copy % Create a new dictionary - begin - % Matrix to install when painting the pattern - TilingType PATtcalc - /PatternGState PATcg def - PatternGState /cm 3 -1 roll put - % Check for multi pattern sources (Level 1 fast color patterns) - currentdict /Multi known not { /Multi 1 def } if - % Font dictionary definitions - /FontType 3 def - % Create a dummy encoding vector - /Encoding 256 array def - 3 string 0 1 255 { - Encoding exch dup 3 index cvs cvn put } for pop - /FontMatrix matrix def - /FontBBox BBox def - /BuildChar { - mark 3 1 roll % mark dict char - exch begin - Multi 1 ne {PaintData exch get}{pop} ifelse % mark [paintdata] - PaintType 2 eq Multi 1 ne or - { XStep 0 FontBBox aload pop setcachedevice } - { XStep 0 setcharwidth } ifelse - currentdict % mark [paintdata] dict - /PaintProc load % mark [paintdata] dict paintproc - end - gsave - false PATredef exec true PATredef - grestore - cleartomark % - - } bind def - currentdict - end % newdict - /foo exch % /foo newlict - definefont % newfont -} bind def -% PATpcalc - calculates the starting point and width/height -% of the tile fill for the shape -/PATpcalc { % - PATpcalc nw nh px py - PATDict /CurrentPattern get begin - gsave - % Set up the coordinate system to Pattern Space - % and lock down pattern - PatternGState /cm get setmatrix - BBox aload pop pop pop translate - % Determine the bounding box of the shape - pathbbox % llx lly urx ury - grestore - % Determine (nw, nh) the # of cells to paint width and height - PatHeight div ceiling % llx lly urx qh - 4 1 roll % qh llx lly urx - PatWidth div ceiling % qh llx lly qw - 4 1 roll % qw qh llx lly - PatHeight div floor % qw qh llx ph - 4 1 roll % ph qw qh llx - PatWidth div floor % ph qw qh pw - 4 1 roll % pw ph qw qh - 2 index sub cvi abs % pw ph qs qh-ph - exch 3 index sub cvi abs exch % pw ph nw=qw-pw nh=qh-ph - % Determine the starting point of the pattern fill - %(px, py) - 4 2 roll % nw nh pw ph - PatHeight mul % nw nh pw py - exch % nw nh py pw - PatWidth mul exch % nw nh px py - end -} bind def - -% Save the original routines so that we can use them later on -/oldfill /fill load def -/oldeofill /eofill load def -/oldstroke /stroke load def -/oldshow /show load def -/oldashow /ashow load def -/oldwidthshow /widthshow load def -/oldawidthshow /awidthshow load def -/oldkshow /kshow load def - -% These defs are necessary so that subsequent procs don't bind in -% the originals -/fill { oldfill } bind def -/eofill { oldeofill } bind def -/stroke { oldstroke } bind def -/show { oldshow } bind def -/ashow { oldashow } bind def -/widthshow { oldwidthshow } bind def -/awidthshow { oldawidthshow } bind def -/kshow { oldkshow } bind def -/PATredef { - MyAppDict begin - { - /fill { /clip load PATdraw newpath } bind def - /eofill { /eoclip load PATdraw newpath } bind def - /stroke { PATstroke } bind def - /show { 0 0 null 0 0 6 -1 roll PATawidthshow } bind def - /ashow { 0 0 null 6 3 roll PATawidthshow } - bind def - /widthshow { 0 0 3 -1 roll PATawidthshow } - bind def - /awidthshow { PATawidthshow } bind def - /kshow { PATkshow } bind def - } { - /fill { oldfill } bind def - /eofill { oldeofill } bind def - /stroke { oldstroke } bind def - /show { oldshow } bind def - /ashow { oldashow } bind def - /widthshow { oldwidthshow } bind def - /awidthshow { oldawidthshow } bind def - /kshow { oldkshow } bind def - } ifelse - end -} bind def -false PATredef -% Conditionally define setcmykcolor if not available -/setcmykcolor where { pop } { - /setcmykcolor { - 1 sub 4 1 roll - 3 { - 3 index add neg dup 0 lt { pop 0 } if 3 1 roll - } repeat - setrgbcolor - pop - } bind def -} ifelse -/PATsc { % colorarray - aload length % c1 ... cn length - dup 1 eq { pop setgray } { 3 eq { setrgbcolor } { setcmykcolor - } ifelse } ifelse -} bind def -/PATsg { % dict - begin - lw setlinewidth - lc setlinecap - lj setlinejoin - ml setmiterlimit - ds aload pop setdash - cc aload pop setrgbcolor - cm setmatrix - end -} bind def - -/PATDict 3 dict def -/PATsp { - true PATredef - PATDict begin - /CurrentPattern exch def - % If it's an uncolored pattern, save the color - CurrentPattern /PaintType get 2 eq { - /PColor exch def - } if - /CColor [ currentrgbcolor ] def - end -} bind def -% PATstroke - stroke with the current pattern -/PATstroke { - countdictstack - save - mark - { - currentpoint strokepath moveto - PATpcalc % proc nw nh px py - clip newpath PATfill - } stopped { - (*** PATstroke Warning: Path is too complex, stroking - with gray) = - cleartomark - restore - countdictstack exch sub dup 0 gt - { { end } repeat } { pop } ifelse - gsave 0.5 setgray oldstroke grestore - } { pop restore pop } ifelse - newpath -} bind def -/PATtcalc { % modmtx tilingtype PATtcalc tilematrix - % Note: tiling types 2 and 3 are not supported - gsave - exch concat % tilingtype - matrix currentmatrix exch % cmtx tilingtype - % Tiling type 1 and 3: constant spacing - 2 ne { - % Distort the pattern so that it occupies - % an integral number of device pixels - dup 4 get exch dup 5 get exch % tx ty cmtx - XStep 0 dtransform - round exch round exch % tx ty cmtx dx.x dx.y - XStep div exch XStep div exch % tx ty cmtx a b - 0 YStep dtransform - round exch round exch % tx ty cmtx a b dy.x dy.y - YStep div exch YStep div exch % tx ty cmtx a b c d - 7 -3 roll astore % { a b c d tx ty } - } if - grestore -} bind def -/PATusp { - false PATredef - PATDict begin - CColor PATsc - end -} bind def - -% left45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<808080804040404020202020101010100808080804040404 - 020202020101010180808080404040402020202010101010 - 080808080404040402020202010101018080808040404040 - 202020201010101008080808040404040202020201010101 - 808080804040404020202020101010100808080804040404 - 0202020201010101>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P4 exch def - -% right45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<010101010202020204040404080808081010101020202020 - 404040408080808001010101020202020404040408080808 - 101010102020202040404040808080800101010102020202 - 040404040808080810101010202020204040404080808080 - 010101010202020204040404080808081010101020202020 - 4040404080808080>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P5 exch def - -% small fishscales -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 16 16 true [ 16 0 0 -16 0 16 ] - {<008000800080014001400220 - 0c187007c001800080004001 - 40012002180c0770>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P17 exch def -1.1111 1.1111 scale %restore scale - -/cp {closepath} bind def -/ef {eofill} bind def -/gr {grestore} bind def -/gs {gsave} bind def -/sa {save} bind def -/rs {restore} bind def -/l {lineto} bind def -/m {moveto} bind def -/rm {rmoveto} bind def -/n {newpath} bind def -/s {stroke} bind def -/sh {show} bind def -/slc {setlinecap} bind def -/slj {setlinejoin} bind def -/slw {setlinewidth} bind def -/srgb {setrgbcolor} bind def -/rot {rotate} bind def -/sc {scale} bind def -/sd {setdash} bind def -/ff {findfont} bind def -/sf {setfont} bind def -/scf {scalefont} bind def -/sw {stringwidth} bind def -/tr {translate} bind def -/tnt {dup dup currentrgbcolor - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add srgb} - bind def -/shd {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul - 4 -2 roll mul srgb} bind def -/reencdict 12 dict def /ReEncode { reencdict begin -/newcodesandnames exch def /newfontname exch def /basefontname exch def -/basefontdict basefontname findfont def /newfont basefontdict maxlength dict def -basefontdict { exch dup /FID ne { dup /Encoding eq -{ exch dup length array copy newfont 3 1 roll put } -{ exch newfont 3 1 roll put } ifelse } { pop pop } ifelse } forall -newfont /FontName newfontname put newcodesandnames aload pop -128 1 255 { newfont /Encoding get exch /.notdef put } for -newcodesandnames length 2 idiv { newfont /Encoding get 3 1 roll put } repeat -newfontname newfont definefont pop end } def -/isovec [ -8#200 /grave 8#201 /acute 8#202 /circumflex 8#203 /tilde -8#204 /macron 8#205 /breve 8#206 /dotaccent 8#207 /dieresis -8#210 /ring 8#211 /cedilla 8#212 /hungarumlaut 8#213 /ogonek 8#214 /caron -8#220 /dotlessi 8#230 /oe 8#231 /OE -8#240 /space 8#241 /exclamdown 8#242 /cent 8#243 /sterling -8#244 /currency 8#245 /yen 8#246 /brokenbar 8#247 /section 8#250 /dieresis -8#251 /copyright 8#252 /ordfeminine 8#253 /guillemotleft 8#254 /logicalnot -8#255 /endash 8#256 /registered 8#257 /macron 8#260 /degree 8#261 /plusminus -8#262 /twosuperior 8#263 /threesuperior 8#264 /acute 8#265 /mu 8#266 /paragraph -8#267 /periodcentered 8#270 /cedilla 8#271 /onesuperior 8#272 /ordmasculine -8#273 /guillemotright 8#274 /onequarter 8#275 /onehalf -8#276 /threequarters 8#277 /questiondown 8#300 /Agrave 8#301 /Aacute -8#302 /Acircumflex 8#303 /Atilde 8#304 /Adieresis 8#305 /Aring -8#306 /AE 8#307 /Ccedilla 8#310 /Egrave 8#311 /Eacute -8#312 /Ecircumflex 8#313 /Edieresis 8#314 /Igrave 8#315 /Iacute -8#316 /Icircumflex 8#317 /Idieresis 8#320 /Eth 8#321 /Ntilde 8#322 /Ograve -8#323 /Oacute 8#324 /Ocircumflex 8#325 /Otilde 8#326 /Odieresis 8#327 /multiply -8#330 /Oslash 8#331 /Ugrave 8#332 /Uacute 8#333 /Ucircumflex -8#334 /Udieresis 8#335 /Yacute 8#336 /Thorn 8#337 /germandbls 8#340 /agrave -8#341 /aacute 8#342 /acircumflex 8#343 /atilde 8#344 /adieresis 8#345 /aring -8#346 /ae 8#347 /ccedilla 8#350 /egrave 8#351 /eacute -8#352 /ecircumflex 8#353 /edieresis 8#354 /igrave 8#355 /iacute -8#356 /icircumflex 8#357 /idieresis 8#360 /eth 8#361 /ntilde 8#362 /ograve -8#363 /oacute 8#364 /ocircumflex 8#365 /otilde 8#366 /odieresis 8#367 /divide -8#370 /oslash 8#371 /ugrave 8#372 /uacute 8#373 /ucircumflex -8#374 /udieresis 8#375 /yacute 8#376 /thorn 8#377 /ydieresis] def -/Times-Roman /Times-Roman-iso isovec ReEncode -/$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def -/$F2psEnd {$F2psEnteredState restore end} def -%%EndProlog - -$F2psBegin -10 setmiterlimit -n -1000 19065 m -1000 -1000 l 30444 -1000 l 30444 19065 l cp clip - 0.02652 0.02652 sc -%%Page: 1 1 -% Polyline -7.500 slw -n 25205 18000 m 25205 540 l gs col0 s gr -% Polyline -n 25655 18000 m 25655 540 l gs col0 s gr -% Polyline -n 26106 18000 m 26106 540 l gs col0 s gr -% Polyline -n 26556 18000 m 26556 540 l gs col0 s gr -% Polyline -n 27006 18000 m 27006 540 l gs col0 s gr -% Polyline -n 27456 18000 m 27456 540 l gs col0 s gr -% Polyline -n 27907 18000 m 27907 540 l gs col0 s gr -% Polyline -n 22505 18000 m 22505 540 l gs col0 s gr -% Polyline -n 22955 18000 m 22955 540 l gs col0 s gr -% Polyline -n 23404 18000 m 23404 540 l gs col0 s gr -% Polyline -n 23855 18000 m 23855 540 l gs col0 s gr -% Polyline -n 24305 18000 m 24305 540 l gs col0 s gr -% Polyline -n 24756 18000 m 24756 540 l gs col0 s gr -% Polyline -n 19803 18000 m 19803 540 l gs col0 s gr -% Polyline -n 20254 18000 m 20254 540 l gs col0 s gr -% Polyline -n 20704 18000 m 20704 540 l gs col0 s gr -% Polyline -n 21155 18000 m 21155 540 l gs col0 s gr -% Polyline -n 21604 18000 m 21604 540 l gs col0 s gr -% Polyline -n 22055 18000 m 22055 540 l gs col0 s gr -% Polyline -n 17103 18000 m 17103 540 l gs col0 s gr -% Polyline -n 17554 18000 m 17554 540 l gs col0 s gr -% Polyline -n 18003 18000 m 18003 540 l gs col0 s gr -% Polyline -n 18454 18000 m 18454 540 l gs col0 s gr -% Polyline -n 18904 18000 m 18904 540 l gs col0 s gr -% Polyline -n 19355 18000 m 19355 540 l gs col0 s gr -% Polyline -n 14403 18000 m 14403 540 l gs col0 s gr -% Polyline -n 14852 18000 m 14852 540 l gs col0 s gr -% Polyline -n 15303 18000 m 15303 540 l gs col0 s gr -% Polyline -n 15754 18000 m 15754 540 l gs col0 s gr -% Polyline -n 16203 18000 m 16203 540 l gs col0 s gr -% Polyline -n 16654 18000 m 16654 540 l gs col0 s gr -% Polyline -n 11702 18000 m 11702 540 l gs col0 s gr -% Polyline -n 12152 18000 m 12152 540 l gs col0 s gr -% Polyline -n 12603 18000 m 12603 540 l gs col0 s gr -% Polyline -n 13952 18000 m 13952 540 l gs col0 s gr -% Polyline -n 9002 18000 m 9002 540 l gs col0 s gr -% Polyline -n 9451 18000 m 9451 540 l gs col0 s gr -% Polyline -n 9902 18000 m 9902 540 l gs col0 s gr -% Polyline -n 10352 18000 m 10352 540 l gs col0 s gr -% Polyline -n 10803 18000 m 10803 540 l gs col0 s gr -% Polyline -n 11251 18000 m 11251 540 l gs col0 s gr -% Polyline -n 6301 18000 m 6301 540 l gs col0 s gr -% Polyline -n 6751 18000 m 6751 540 l gs col0 s gr -% Polyline -n 7202 18000 m 7202 540 l gs col0 s gr -% Polyline -n 7651 18000 m 7651 540 l gs col0 s gr -% Polyline -n 8102 18000 m 8102 540 l gs col0 s gr -% Polyline -n 8551 18000 m 8551 540 l gs col0 s gr -% Polyline -n 3600 18000 m 3600 540 l gs col0 s gr -% Polyline -n 4050 18000 m 4050 540 l gs col0 s gr -% Polyline -n 4500 18000 m 4500 540 l gs col0 s gr -% Polyline -n 4951 18000 m 4951 540 l gs col0 s gr -% Polyline -n 5401 18000 m 5401 540 l gs col0 s gr -% Polyline -n 5850 18000 m 5850 540 l gs col0 s gr -% Polyline -n 1800 18000 m 1800 540 l gs col0 s gr -% Polyline -n 2250 18000 m 2250 540 l gs col0 s gr -% Polyline -n 3150 18000 m 3150 540 l gs col0 s gr -% Polyline -n 899 16209 m 27907 16209 l gs col0 s gr -% Polyline -n 899 16657 m 27907 16657 l gs col0 s gr -% Polyline -n 899 17104 m 27907 17104 l gs col0 s gr -% Polyline -n 899 17552 m 27907 17552 l gs col0 s gr -% Polyline -n 899 13970 m 27907 13970 l gs col0 s gr -% Polyline -n 899 14418 m 27907 14418 l gs col0 s gr -% Polyline -n 899 14866 m 27907 14866 l gs col0 s gr -% Polyline -n 899 15314 m 27907 15314 l gs col0 s gr -% Polyline -n 899 15761 m 27907 15761 l gs col0 s gr -% Polyline -n 899 11732 m 27907 11732 l gs col0 s gr -% Polyline -n 899 12180 m 27907 12180 l gs col0 s gr -% Polyline -n 899 12627 m 27907 12627 l gs col0 s gr -% Polyline -n 899 13075 m 27907 13075 l gs col0 s gr -% Polyline -n 899 13523 m 27907 13523 l gs col0 s gr -% Polyline -n 899 9941 m 27907 9941 l gs col0 s gr -% Polyline -n 899 10389 m 27907 10389 l gs col0 s gr -% Polyline -n 899 10836 m 27907 10836 l gs col0 s gr -% Polyline -n 899 11284 m 27907 11284 l gs col0 s gr -% Polyline -n 899 7256 m 27907 7256 l gs col0 s gr -% Polyline -n 899 7704 m 27907 7704 l gs col0 s gr -% Polyline -n 899 8151 m 27907 8151 l gs col0 s gr -% Polyline -n 899 8599 m 27907 8599 l gs col0 s gr -% Polyline -n 899 9047 m 27907 9047 l gs col0 s gr -% Polyline -n 899 5017 m 27907 5017 l gs col0 s gr -% Polyline -n 899 5465 m 27907 5465 l gs col0 s gr -% Polyline -n 899 5913 m 27907 5913 l gs col0 s gr -% Polyline -n 899 6360 m 27907 6360 l gs col0 s gr -% Polyline -n 899 6808 m 27907 6808 l gs col0 s gr -% Polyline -n 899 18000 m 27907 18000 l gs col0 s gr -% Polyline -n 899 540 m 27907 540 l gs col0 s gr -% Polyline -n 899 18000 m 899 540 l gs col0 s gr -% Polyline -n 899 2779 m 27907 2779 l gs col0 s gr -% Polyline -n 899 3226 m 27907 3226 l gs col0 s gr -% Polyline -n 899 3674 m 27907 3674 l gs col0 s gr -% Polyline -n 899 4122 m 27907 4122 l gs col0 s gr -% Polyline -n 899 4570 m 27907 4570 l gs col0 s gr -% Polyline -n 899 1436 m 27907 1436 l gs col0 s gr -% Polyline -n 899 1883 m 27907 1883 l gs col0 s gr -% Polyline -n 899 2331 m 27907 2331 l gs col0 s gr -% Polyline -n 2699 18000 m 2699 540 l gs col0 s gr -% Polyline -n 899 988 m 27907 988 l gs col0 s gr -% Polyline -n 13491 18000 m 13491 540 l gs col0 s gr -% Polyline -n 1343 18000 m 1343 540 l gs col0 s gr -% Polyline -n 899 9491 m 27907 9491 l gs col0 s gr -% Polyline -n 13047 18000 m 13047 540 l gs col0 s gr -% Polyline -75.000 slw -n 14850 9540 m 14850 540 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 1350 988 m 13952 988 l 13952 7256 l 1350 7256 l cp gs col33 0.95 shd ef gr gs col0 s gr -% Polyline -n 13952 4122 m 1350 4122 l 1439 4122 l gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 90.00 274.80] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 17999 m 18450 9318 l gs col7 0.95 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 5850 10620 m 9675 10620 l 9675 12375 l 5850 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 390.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4950 10620 m 5940 10620 l 5940 12375 l 4950 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6075 14625 m 8505 14625 l 8505 15480 l 6075 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8325 14625 m 11117 14625 l 11117 15480 l 8325 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 555.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 10620 m 11970 10620 l 11970 12375 l 9675 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11701 10620 m 12600 10620 l 12600 12375 l 11701 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 780.07 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2476 3015 m 4725 3015 l 4725 7043 l 2476 7043 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 165.07 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 10531 4346 m 12783 4346 l 12783 7031 l 10531 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 702.07 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7831 3003 m 10082 3003 l 10082 7031 l 7831 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 522.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 4951 3226 m 4951 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.07 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 4275 3031 m 5625 3031 l 5625 6165 l 4275 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 202.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 16246 931 m 16246 3618 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1083.07 62.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 15300 540 m 17145 540 l 17145 4140 l 15300 4140 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1020.00 36.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 9910 m 18450 540 l gs col0 s gr -% Polyline -30.000 slw -n 20025 6615 m 21380 6615 l 21380 7920 l 20025 7920 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 4343 m 21379 4343 l 21379 5715 l 20025 5715 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -7.500 slw -n 7650 3195 m 7651 5419 l 7651 6853 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 510.00 213.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12962 4615 m 12962 6853 l 12962 6763 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 864.13 307.67] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 19174 9047 m 22325 9047 l 22325 9941 l 19174 9941 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1278.27 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 767 m 22276 767 l 22276 1215 l 19125 1215 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 9047 m 22321 9047 l 22321 9945 l 19125 9945 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 11295 m 22325 11295 l 22325 12180 l 19125 12180 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 753.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 988 m 27276 988 l 27276 1890 l 24075 1890 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 65.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 3226 m 27276 3226 l 27276 4095 l 24075 4095 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 3015 m 2699 3015 l 2699 5701 l 1800 5701 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 120.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12600 4346 m 13500 4346 l 13500 7031 l 12600 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 840.00 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 2522 m 22276 2522 l 22276 2970 l 19125 2970 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 168.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 765 m 22276 765 l 22276 1213 l 19125 1213 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7202 3003 m 8102 3003 l 8102 7031 l 7202 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 480.13 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 4770 m 22276 4770 l 22276 5220 l 19125 5220 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19534 17104 m 22144 17104 l 22235 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1302.27 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 19350 9495 m 22050 9495 l gs col0 s gr -% Polyline -30.000 slw -n 24075 5490 m 27276 5490 l 27276 6390 l 24075 6390 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 366.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 7695 m 27276 7695 l 27276 8595 l 24075 8595 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 513.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 7020 m 22280 7020 l 22280 7470 l 19125 7470 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 468.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19080 13980 m 22325 13980 l 22325 14850 l 19080 14850 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1272.00 932.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 16648 m 22325 16648 l 22325 17550 l 19125 17550 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 1109.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24395 8151 m 27006 8151 l 27096 8151 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 543.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24300 5895 m 27006 5913 l 27096 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.00 393.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 9900 3003 m 10799 3003 l 10799 7031 l 9900 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 660.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 19444 7254 m 22055 7254 l 22144 7254 l gs col0 s gr -% Polyline -30.000 slw -n 3375 8145 m 3825 8145 l 3825 10164 l 3375 10164 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 9720 m 4275 9720 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -75.000 slw -n 13050 9495 m 15750 9495 l 16200 9495 l 18405 9495 l gs col0 s gr -% Polyline -30.000 slw -n 6075 13746 m 7426 13746 l 7426 15089 l 6075 15089 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 916.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6975 5670 m 8325 5670 l 8325 7020 l 6975 7020 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 465.00 378.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6931 3003 m 8325 3003 l 8325 4365 l 6931 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 462.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 3003 m 11070 3003 l 11070 4365 l 9675 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 5689 m 11025 5689 l 11025 7031 l 9675 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 379.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12375 4770 m 13725 4770 l 13725 6113 l 12375 6113 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25200 7695 m 26100 7695 l 26100 8595 l 25200 8595 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 10125 14618 m 11431 14618 l 11431 15930 l 10125 15930 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 675.00 974.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25245 5490 m 26100 5490 l 26100 6390 l 25245 6390 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 7200 5895 m 8100 5895 l 8100 6795 l 7200 6795 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 5895 m 10800 5895 l 10800 6808 l 9900 6808 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12600 4995 m 13500 4995 l 13500 5895 l 12600 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 840.00 333.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 6300 13995 m 7198 13995 l 7198 14850 l 6300 14850 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 420.00 933.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 14940 m 11250 14940 l 11250 15750 l 10350 15750 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 996.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -n 4725 10620 m 6075 10620 l 6075 11962 l 4725 11962 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 315.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11475 10628 m 12825 10628 l 12825 11970 l 11475 11970 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 765.00 708.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2025 10620 m 3375 10620 l 3375 11970 l 2025 11970 l cp gs /PC [[1.00 0.84 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 135.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2250 10845 m 3150 10845 l 3150 11745 l 2250 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 150.00 723.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12375 1665 m 13726 1665 l 13726 3015 l 12375 3015 l cp gs /PC [[0.00 0.69 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 111.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12645 1890 m 13500 1890 l 13500 2745 l 12645 2745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 843.00 126.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4275 3015 m 5625 3015 l 5625 4365 l 4275 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4276 4808 m 5626 4808 l 5626 6150 l 4276 6150 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.07 320.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 2513 m 16920 2513 l 16920 3855 l 15570 3855 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 167.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 728 m 16920 728 l 16920 2070 l 15570 2070 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 48.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15795 990 m 16695 990 l 16695 1845 l 15795 1845 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 66.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 15795 2790 m 16695 2790 l 16695 3645 l 15795 3645 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 186.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4500 5040 m 5400 5040 l 5400 5895 l 4500 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 300.00 336.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 1575 4823 m 2925 4823 l 2925 6165 l 1575 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 105.00 321.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 4999 m 2700 4999 l 2700 5895 l 1800 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 120.00 333.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19395 7245 m 22095 7245 l gs col0 s gr -% Polyline -30.000 slw -n 4950 10849 m 5850 10849 l 5850 11745 l 4950 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 330.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 11700 10849 m 12600 10849 l 12600 11745 l 11700 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 780.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw - [90 45 15 45] 0 sd -n 18454 8599 m 23404 8599 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1230.27 573.27] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23175 541 m 23220 18000 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1545.00 36.07] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 18522 8595 m 23091 8595 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 23247 9045 m 27900 9045 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 24975 12420 m 26370 12420 l 26370 13725 l 24975 13725 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24120 12825 m 27270 12825 l 27270 13275 l 24120 13275 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 9722 m 27271 9722 l 27271 10170 l 24075 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 11072 m 27271 11072 l 27271 11520 l 24075 11520 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 23540 17327 m 24980 17327 l 24980 17775 l 23540 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25020 16431 m 25471 16431 l 25471 17775 l 25020 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25920 17327 m 27269 17327 l 27269 17775 l 25920 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10578 9941 m 11026 9941 l 11026 13523 l 10578 13523 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 26196 17552 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 26820 16470 m 27270 16470 l 27270 17775 l 26820 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11475 3674 m 11925 3674 l 11925 8151 l 11475 8151 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 25020 14670 m 26370 14670 l 26370 15976 l 25020 15976 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24030 15030 m 27276 15030 l 27276 15525 l 24030 15525 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7200 3240 m 8100 3240 l 8100 4140 l 7200 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 3240 m 10800 3240 l 10800 4140 l 9900 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4493 3240 m 5400 3240 l 5400 4133 l 4493 4133 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 299.53 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19350 2745 m 22050 2745 l gs col0 s gr -% Polyline -n 19350 990 m 22050 990 l gs col0 s gr -% Polyline -n 19350 4995 m 22050 4995 l gs col0 s gr -% Polyline -30.000 slw -n 6526 14194 m 6976 14194 l 6976 14642 l 6526 14642 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24305 1436 m 26916 1436 l 27006 1436 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 95.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24345 11295 m 27000 11295 l 27045 11295 l gs col0 s gr -% Polyline -n 24345 9945 m 27090 9945 l gs col0 s gr -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23220 16245 m 27900 16245 l gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 2026 5211 m 2475 5211 l 2475 5659 l 2026 5659 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 3427 m 7875 3427 l 7875 3870 l 7425 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 6120 m 7875 6120 l 7875 6615 l 7425 6615 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10126 3423 m 10575 3423 l 10575 3870 l 10126 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10127 6122 m 10576 6122 l 10576 6570 l 10127 6570 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 5176 11061 m 5625 11061 l 5625 11509 l 5176 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11926 11061 m 12375 11061 l 12375 11509 l 11926 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 12825 5223 m 13275 5223 l 13275 5670 l 12825 5670 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11025 7476 m 12377 7476 l 12377 8820 l 11025 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 9941 m 15303 9941 l 15303 11284 l 13952 11284 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 10389 m 18003 10389 l 18003 11732 l 16654 11732 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10125 12831 m 11477 12831 l 11477 14175 l 10125 14175 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 13075 m 15303 13075 l 15303 14418 l 13952 14418 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 16209 m 18003 16209 l 18003 17552 l 16654 17552 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25470 5718 m 25920 5718 l 25920 6165 l 25470 6165 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 7920 m 25875 7920 l 25875 8368 l 25425 8368 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 12825 2115 m 13275 2115 l 13275 2565 l 12825 2565 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3374 2325 m 3825 2325 l 3825 8145 l 3374 8145 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8775 2322 m 9226 2322 l 9226 7695 l 8775 7695 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8325 9941 m 8776 9941 l 8776 13075 l 8325 13075 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 6525 9916 m 6976 9916 l 6976 13050 l 6525 13050 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8777 13970 m 9226 13970 l 9226 16209 l 8777 16209 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 4726 5256 m 5175 5256 l 5175 5704 l 4726 5704 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4725 3427 m 5175 3427 l 5175 3870 l 4725 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16021 2961 m 16470 2961 l 16470 3409 l 16021 3409 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16020 1177 m 16470 1177 l 16470 1620 l 16020 1620 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 6750 9931 m 6750 12170 l 6750 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 450.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8550 9931 m 8550 12170 l 8550 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 570.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 14418 m 21964 14418 l 22055 14418 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 961.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 17104 m 21964 17104 l 22055 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 3375 7920 m 3825 7920 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 13725 m 21375 13725 l 21375 15030 l 20025 15030 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 915.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20025 16388 m 21375 16388 l 21375 17730 l 20025 17730 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 1092.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20250 13970 m 21150 13970 l 21150 14850 l 20250 14850 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 2880 7476 m 4232 7476 l 4232 8820 l 2880 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3150 7698 m 4050 7698 l 4050 8595 l 3150 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 210.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw -n 3375 9720 m 4275 9720 l 4275 10170 l 3375 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 3825 15975 m 9225 15975 l 9225 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24435 15390 m 24250 15175 l gs col0 s gr -% Polyline -n 24440 15175 m 24255 15390 l gs col0 s gr -% Polyline -n 24435 13140 m 24250 12925 l gs col0 s gr -% Polyline -n 24440 12925 m 24255 13140 l gs col0 s gr -% Polyline -30.000 slw -n 20250 16657 m 21155 16657 l 21155 17550 l 20250 17550 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 27135 15390 m 26950 15175 l gs col0 s gr -% Polyline -n 27140 15175 m 26955 15390 l gs col0 s gr -% Polyline -n 27135 13140 m 26950 12925 l gs col0 s gr -% Polyline -n 27140 12925 m 26955 13140 l gs col0 s gr -% Polyline -7.500 slw -n 19355 9493 m 21964 9493 l 22055 9493 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 632.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24305 3674 m 26916 3674 l 27006 3674 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 244.93] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 11732 m 21964 11732 l 22055 11732 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 782.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 15300 m 27006 15300 l 27096 15300 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 1020.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 13050 m 27006 13050 l 27096 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 870.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 11250 7698 m 12150 7698 l 12150 8595 l 11250 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 750.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 13095 m 11250 13095 l 11250 13992 l 10350 13992 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 873.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -45.000 slw -n 9000 2340 m 9000 7695 l gs col0 s gr -% Polyline -n 3600 2385 m 3600 8145 l gs col0 s gr -% Polyline -30.000 slw -n 25200 14850 m 26145 14850 l 26145 15750 l 25200 15750 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 25200 12600 m 26100 12600 l 26100 13500 l 25200 13500 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 20475 16877 m 20925 16877 l 20925 17325 l 20475 17325 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25470 15120 m 25877 15120 l 25877 15525 l 25470 15525 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 12825 m 25875 12825 l 25875 13275 l 25425 13275 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17325 m 27270 17325 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17550 m 27000 17550 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 3375 7922 m 11927 7922 l 11927 8370 l 3375 8370 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 225.00 528.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 27090 11385 m 26905 11170 l gs col0 s gr -% Polyline -n 27095 11170 m 26910 11385 l gs col0 s gr -% Polyline -n 24390 10035 m 24205 9820 l gs col0 s gr -% Polyline -n 24395 9820 m 24210 10035 l gs col0 s gr -% Polyline -n 27090 10035 m 26905 9820 l gs col0 s gr -% Polyline -n 27095 9820 m 26910 10035 l gs col0 s gr -% Polyline -n 24390 11385 m 24205 11170 l gs col0 s gr -% Polyline -n 24395 11170 m 24210 11385 l gs col0 s gr -% Polyline -n 24435 8235 m 24250 8020 l gs col0 s gr -% Polyline -n 24440 8020 m 24255 8235 l gs col0 s gr -% Polyline -n 27090 8235 m 26905 8020 l gs col0 s gr -% Polyline -n 27095 8020 m 26910 8235 l gs col0 s gr -% Polyline -n 27135 6030 m 26950 5815 l gs col0 s gr -% Polyline -n 27140 5815 m 26955 6030 l gs col0 s gr -% Polyline -n 24390 6030 m 24205 5815 l gs col0 s gr -% Polyline -n 24395 5815 m 24210 6030 l gs col0 s gr -% Polyline -n 24435 3780 m 24250 3565 l gs col0 s gr -% Polyline -n 24440 3565 m 24255 3780 l gs col0 s gr -% Polyline -n 27090 3780 m 26905 3565 l gs col0 s gr -% Polyline -n 27095 3565 m 26910 3780 l gs col0 s gr -% Polyline -n 24390 1530 m 24205 1315 l gs col0 s gr -% Polyline -n 24395 1315 m 24210 1530 l gs col0 s gr -% Polyline -n 27045 1530 m 26860 1315 l gs col0 s gr -% Polyline -n 27050 1315 m 26865 1530 l gs col0 s gr -% Polyline -n 19440 1080 m 19255 865 l gs col0 s gr -% Polyline -n 19445 865 m 19260 1080 l gs col0 s gr -% Polyline -n 22095 1080 m 21910 865 l gs col0 s gr -% Polyline -n 22100 865 m 21915 1080 l gs col0 s gr -% Polyline -n 22095 2835 m 21910 2620 l gs col0 s gr -% Polyline -n 22100 2620 m 21915 2835 l gs col0 s gr -% Polyline -n 19440 2835 m 19255 2620 l gs col0 s gr -% Polyline -n 19445 2620 m 19260 2835 l gs col0 s gr -% Polyline -n 19440 5085 m 19255 4870 l gs col0 s gr -% Polyline -n 19445 4870 m 19260 5085 l gs col0 s gr -% Polyline -n 22095 5085 m 21910 4870 l gs col0 s gr -% Polyline -n 22100 4870 m 21915 5085 l gs col0 s gr -% Polyline -n 22140 9585 m 21955 9370 l gs col0 s gr -% Polyline -n 22145 9370 m 21960 9585 l gs col0 s gr -% Polyline -n 19440 9585 m 19255 9370 l gs col0 s gr -% Polyline -n 19445 9370 m 19260 9585 l gs col0 s gr -% Polyline -n 19440 11835 m 19255 11620 l gs col0 s gr -% Polyline -n 19445 11620 m 19260 11835 l gs col0 s gr -% Polyline -n 22140 11835 m 21955 11620 l gs col0 s gr -% Polyline -n 22145 11620 m 21960 11835 l gs col0 s gr -% Polyline -n 22140 14490 m 21955 14275 l gs col0 s gr -% Polyline -n 22145 14275 m 21960 14490 l gs col0 s gr -% Polyline -n 19440 14535 m 19255 14320 l gs col0 s gr -% Polyline -n 19445 14320 m 19260 14535 l gs col0 s gr -% Polyline -n 19440 17190 m 19255 16975 l gs col0 s gr -% Polyline -n 19445 16975 m 19260 17190 l gs col0 s gr -% Polyline -n 22140 17190 m 21955 16975 l gs col0 s gr -% Polyline -n 22145 16975 m 21960 17190 l gs col0 s gr -% Polyline -n 23895 17640 m 23710 17425 l gs col0 s gr -% Polyline -n 23900 17425 m 23715 17640 l gs col0 s gr -% Polyline -n 24795 17640 m 24610 17425 l gs col0 s gr -% Polyline -n 24800 17425 m 24615 17640 l gs col0 s gr -% Polyline -n 25335 17595 m 25150 17380 l gs col0 s gr -% Polyline -n 25340 17380 m 25155 17595 l gs col0 s gr -% Polyline -n 25335 16740 m 25150 16525 l gs col0 s gr -% Polyline -n 25340 16525 m 25155 16740 l gs col0 s gr -% Polyline -n 26235 17640 m 26050 17425 l gs col0 s gr -% Polyline -n 26240 17425 m 26055 17640 l gs col0 s gr -% Polyline -n 27090 17640 m 26905 17425 l gs col0 s gr -% Polyline -n 27095 17425 m 26910 17640 l gs col0 s gr -% Polyline -n 27090 16785 m 26905 16570 l gs col0 s gr -% Polyline -n 27095 16570 m 26910 16785 l gs col0 s gr -% Polyline -n 12240 12240 m 12055 12025 l gs col0 s gr -% Polyline -n 12245 12025 m 12060 12240 l gs col0 s gr -% Polyline -n 8640 10035 m 8455 9820 l gs col0 s gr -% Polyline -n 8645 9820 m 8460 10035 l gs col0 s gr -% Polyline -n 8640 13185 m 8455 12970 l gs col0 s gr -% Polyline -n 8645 12970 m 8460 13185 l gs col0 s gr -% Polyline -n 6840 10035 m 6655 9820 l gs col0 s gr -% Polyline -n 6845 9820 m 6660 10035 l gs col0 s gr -% Polyline -n 7290 15435 m 7105 15220 l gs col0 s gr -% Polyline -n 7295 15220 m 7110 15435 l gs col0 s gr -% Polyline -n 9090 14085 m 8905 13870 l gs col0 s gr -% Polyline -n 9095 13870 m 8910 14085 l gs col0 s gr -% Polyline -n 9090 16290 m 8905 16075 l gs col0 s gr -% Polyline -n 9095 16075 m 8910 16290 l gs col0 s gr -% Polyline -n 4140 16290 m 3955 16075 l gs col0 s gr -% Polyline -n 4145 16075 m 3960 16290 l gs col0 s gr -% Polyline -n 9090 7785 m 8905 7570 l gs col0 s gr -% Polyline -n 9095 7570 m 8910 7785 l gs col0 s gr -% Polyline -n 9090 2430 m 8905 2215 l gs col0 s gr -% Polyline -n 9095 2215 m 8910 2430 l gs col0 s gr -% Polyline -n 13140 4680 m 12955 4465 l gs col0 s gr -% Polyline -n 13145 4465 m 12960 4680 l gs col0 s gr -% Polyline -n 3690 2430 m 3505 2215 l gs col0 s gr -% Polyline -n 3695 2215 m 3510 2430 l gs col0 s gr -% Polyline -n 1440 4230 m 1255 4015 l gs col0 s gr -% Polyline -n 1445 4015 m 1260 4230 l gs col0 s gr -% Polyline -n 14040 4230 m 13855 4015 l gs col0 s gr -% Polyline -n 14045 4015 m 13860 4230 l gs col0 s gr -% Polyline -n 11790 3780 m 11605 3565 l gs col0 s gr -% Polyline -n 11795 3565 m 11610 3780 l gs col0 s gr -% Polyline -n 13140 6885 m 12955 6670 l gs col0 s gr -% Polyline -n 13145 6670 m 12960 6885 l gs col0 s gr -% Polyline -n 2340 3330 m 2155 3115 l gs col0 s gr -% Polyline -n 2345 3115 m 2160 3330 l gs col0 s gr -% Polyline -n 4185 10035 m 4000 9820 l gs col0 s gr -% Polyline -n 4190 9820 m 4005 10035 l gs col0 s gr -% Polyline -n 5490 12285 m 5305 12070 l gs col0 s gr -% Polyline -n 5495 12070 m 5310 12285 l gs col0 s gr -% Polyline -n 6840 13185 m 6655 12970 l gs col0 s gr -% Polyline -n 6845 12970 m 6660 13185 l gs col0 s gr -% Polyline -n 3690 10035 m 3505 9820 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 3695 9820 m 3510 10035 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 10927 10035 m 10712 9820 l gs col0 s gr -% Polyline -n 10933 9820 m 10717 10035 l gs col0 s gr -% Polyline -45.000 slw -n 12240 11385 m 12055 11170 l gs col0 s gr -% Polyline -n 12245 11170 m 12060 11385 l gs col0 s gr -% Polyline -n 2340 5535 m 2155 5320 l gs col0 s gr -% Polyline -n 2345 5320 m 2160 5535 l gs col0 s gr -% Polyline -n 7740 6480 m 7555 6265 l gs col0 s gr -% Polyline -n 7745 6265 m 7560 6480 l gs col0 s gr -% Polyline -n 7740 3735 m 7555 3520 l gs col0 s gr -% Polyline -n 7745 3520 m 7560 3735 l gs col0 s gr -% Polyline -n 10440 6480 m 10255 6265 l gs col0 s gr -% Polyline -n 10445 6265 m 10260 6480 l gs col0 s gr -% Polyline -n 10440 3735 m 10255 3520 l gs col0 s gr -% Polyline -n 10445 3520 m 10260 3735 l gs col0 s gr -% Polyline -n 5490 11385 m 5305 11170 l gs col0 s gr -% Polyline -n 5495 11170 m 5310 11385 l gs col0 s gr -% Polyline -n 3719 8274 m 3474 8028 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 3726 8028 m 3479 8274 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 5040 3735 m 4855 3520 l gs col0 s gr -% Polyline -n 5045 3520 m 4860 3735 l gs col0 s gr -% Polyline -n 5040 5580 m 4855 5365 l gs col0 s gr -% Polyline -n 5045 5365 m 4860 5580 l gs col0 s gr -% Polyline -n 19440 7335 m 19255 7120 l gs col0 s gr -% Polyline -n 19445 7120 m 19260 7335 l gs col0 s gr -% Polyline -n 22140 7335 m 21955 7120 l gs col0 s gr -% Polyline -n 22145 7120 m 21960 7335 l gs col0 s gr -% Polyline -n 11790 7830 m 11605 7615 l gs col0 s gr -% Polyline -n 11795 7615 m 11610 7830 l gs col0 s gr -% Polyline -n 16335 1440 m 16150 1225 l gs col0 s gr -% Polyline -n 16340 1225 m 16155 1440 l gs col0 s gr -% Polyline -n 16335 3330 m 16150 3115 l gs col0 s gr -% Polyline -n 16340 3115 m 16155 3330 l gs col0 s gr -% Polyline -n 13050 6795 m 13050 6165 l gs col0 s gr -% Polyline -n 13050 4590 m 13050 4815 l gs col0 s gr -% Polyline -n 3645 9945 m 4095 9945 l gs col0 s gr -% Polyline -n 12150 12195 m 12150 11295 l gs col0 s gr -% Polyline -n 4050 16200 m 9045 16200 l 9090 16200 l gs col0 s gr -% Polyline -n 9000 13995 m 9000 16200 l gs col0 s gr -% Polyline -n 7200 15345 m 7200 14850 l gs col0 s gr -% Polyline -n 5400 12195 m 5400 11295 l gs col0 s gr -% Polyline -30.000 slw -n 11473 7920 m 11925 7920 l 11925 8370 l 11473 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3600 8055 m 3600 9945 l gs col0 s gr -% Polyline -n 10800 9931 m 10800 12170 l 10800 13545 l gs col0 s gr -% Polyline -30.000 slw -n 20250 6840 m 21157 6840 l 21157 7695 l 20250 7695 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 456.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 3375 7913 m 3825 7913 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 2475 11063 m 2925 11063 l 2925 11520 l 2475 11520 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 23855 17552 m 24756 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 27006 16657 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 25245 16655 m 25245 17550 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 20475 7020 m 20941 7020 l 20941 7470 l 20475 7470 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 4050 9945 m 4050 15930 l gs col0 s gr -% Polyline -30.000 slw -n 10351 13074 m 11250 13074 l 11250 15760 l 10351 15760 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 690.07 871.60] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 7290 14940 m 7105 14725 l gs col0 s gr -% Polyline -n 7295 14725 m 7110 14940 l gs col0 s gr -% Polyline -30.000 slw -n 20250 4545 m 21150 4545 l 21150 5445 l 20250 5445 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 303.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20475 4777 m 20925 4777 l 20925 5220 l 20475 5220 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 10576 15077 m 11025 15077 l 11025 15525 l 10576 15525 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -gs clippath -19830 2164 m 19800 2307 l 19770 2164 l 19770 2625 l 19830 2625 l cp -19770 1616 m 19800 1472 l 19830 1616 l 19830 1155 l 19770 1155 l cp -clip -n 19800 1215 m 19800 2565 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19770 1616 m 19800 1472 l 19830 1616 l 19800 1592 l 19770 1616 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 19830 2164 m 19800 2307 l 19770 2164 l 19800 2188 l 19830 2164 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -25410 2839 m 25380 2982 l 25350 2839 l 25350 3300 l 25410 3300 l cp -25350 2291 m 25380 2147 l 25410 2291 l 25410 1830 l 25350 1830 l cp -clip -n 25380 1890 m 25380 3240 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 25350 2291 m 25380 2147 l 25410 2291 l 25380 2267 l 25350 2291 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 25410 2839 m 25380 2982 l 25350 2839 l 25380 2863 l 25410 2839 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -20010 10894 m 19980 11037 l 19950 10894 l 19950 11355 l 20010 11355 l cp -19950 10346 m 19980 10202 l 20010 10346 l 20010 9885 l 19950 9885 l cp -clip -n 19980 9945 m 19980 11295 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19950 10346 m 19980 10202 l 20010 10346 l 19980 10322 l 19950 10346 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 20010 10894 m 19980 11037 l 19950 10894 l 19980 10918 l 20010 10894 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 3600 8145 m 11700 8145 l gs col0 s gr -% Polyline -n 11700 3645 m 11700 8100 l gs col0 s gr -% Polyline -n 2250 3226 m 2250 5465 l 2250 5374 l gs col0 s gr -% Polyline -n 7650 3645 m 7650 6345 l gs col0 s gr -% Polyline -n 10350 3645 m 10350 5419 l 10350 6390 l gs col0 s gr -% Polyline -gs clippath -14655 12694 m 14625 12837 l 14595 12694 l 14595 13155 l 14655 13155 l cp -14595 11741 m 14625 11597 l 14655 11741 l 14655 11280 l 14595 11280 l cp -clip -n 14625 11340 m 14625 13095 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 14595 11741 m 14625 11597 l 14655 11741 l 14625 11717 l 14595 11741 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14655 12694 m 14625 12837 l 14595 12694 l 14625 12718 l 14655 12694 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16349 12013 m 16471 11930 l 16393 12054 l 16713 11723 l 16670 11681 l cp -15646 12827 m 15523 12909 l 15602 12786 l 15282 13117 l 15325 13159 l cp -clip -n 15345 13095 m 16650 11745 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 15646 12827 m 15523 12909 l 15602 12786 l 15607 12824 l 15646 12827 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16349 12013 m 16471 11930 l 16393 12054 l 16388 12016 l 16349 12013 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16320 15754 m 16290 15897 l 16260 15754 l 16260 16215 l 16320 16215 l cp -16260 14846 m 16290 14702 l 16320 14846 l 16320 14385 l 16260 14385 l cp -clip -n 16290 14445 m 16290 16155 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 16260 14846 m 16290 14702 l 16320 14846 l 16290 14822 l 16260 14846 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16320 15754 m 16290 15897 l 16260 15754 l 16290 15778 l 16320 15754 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -24780 10805 m 24750 10912 l 24720 10805 l 24720 11085 l 24780 11085 l cp -24720 10390 m 24750 10282 l 24780 10390 l 24780 10110 l 24720 10110 l cp -clip -n 24750 10170 m 24750 11025 l gs col0 s gr gr - -% arrowhead -60.000 slw -n 24720 10390 m 24750 10282 l 24780 10390 l 24750 10372 l 24720 10390 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 24780 10805 m 24750 10912 l 24720 10805 l 24750 10823 l 24780 10805 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 11795 8020 m 11610 8235 l gs col0 s gr -% Polyline -n 4950 3645 m 4950 5465 l 4950 5374 l gs col0 s gr -% Polyline -n 16245 1350 m 16245 3170 l 16245 3079 l gs col0 s gr -% Polyline -30.000 slw -n 10573 13275 m 11025 13275 l 11025 13725 l 10573 13725 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3690 7785 m 3505 7570 l gs col0 s gr -% Polyline -n 3695 7570 m 3510 7785 l gs col0 s gr -% Polyline -n 3690 8280 m 3505 8065 l gs col0 s gr -% Polyline -n 3695 8065 m 3510 8280 l gs col0 s gr -% Polyline -n 10890 15435 m 10705 15220 l gs col0 s gr -% Polyline -n 10895 15220 m 10710 15435 l gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col0 s gr -% Polyline -n 10890 13185 m 10705 12970 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 12970 m 10710 13185 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 11790 8235 m 11605 8020 l gs col0 s gr -% Polyline -n 10800 13545 m 10800 15300 l gs col0 s gr -% Polyline -30.000 slw -n 4275 15975 m 4275 16425 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4050 15930 m 4050 16200 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20430 14195 m 20925 14195 l 20925 14670 l 20430 14670 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -gs clippath -27285 4541 m 27315 4397 l 27345 4541 l 27345 4095 l 27285 4095 l cp -27345 2839 m 27315 2982 l 27285 2839 l 27285 3285 l 27345 3285 l cp -clip -n 27315 3240 m 27315 2790 l 27315 4590 l 27315 4140 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 2839 m 27315 2982 l 27285 2839 l 27315 2863 l 27345 2839 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 4541 m 27315 4397 l 27345 4541 l 27315 4517 l 27285 4541 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 3416 m 22320 3272 l 22350 3416 l 22350 2970 l 22290 2970 l cp -22350 2209 m 22320 2352 l 22290 2209 l 22290 2655 l 22350 2655 l cp -clip -n 22320 2610 m 22320 2160 l 22320 3465 l 22320 3015 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 2209 m 22320 2352 l 22290 2209 l 22320 2233 l 22350 2209 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 3416 m 22320 3272 l 22350 3416 l 22320 3392 l 22290 3416 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -27285 10526 m 27315 10382 l 27345 10526 l 27345 10080 l 27285 10080 l cp -27345 9319 m 27315 9462 l 27285 9319 l 27285 9765 l 27345 9765 l cp -clip -n 27315 9720 m 27315 9270 l 27315 10575 l 27315 10125 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 9319 m 27315 9462 l 27285 9319 l 27315 9343 l 27345 9319 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 10526 m 27315 10382 l 27345 10526 l 27315 10502 l 27285 10526 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -9480 10219 m 9450 10362 l 9420 10219 l 9420 10665 l 9480 10665 l cp -9420 7646 m 9450 7502 l 9480 7646 l 9480 7200 l 9420 7200 l cp -clip -n 9450 7245 m 9450 10620 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 9420 7646 m 9450 7502 l 9480 7646 l 9450 7622 l 9420 7646 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 9480 10219 m 9450 10362 l 9420 10219 l 9450 10243 l 9480 10219 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -14396 2820 m 14252 2790 l 14396 2760 l 13950 2760 l 13950 2820 l cp -13369 2760 m 13512 2790 l 13369 2820 l 13815 2820 l 13815 2760 l cp -clip -n 13770 2790 m 13365 2790 l 14400 2790 l 13995 2790 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 13369 2760 m 13512 2790 l 13369 2820 l 13393 2790 l 13369 2760 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14396 2820 m 14252 2790 l 14396 2760 l 14372 2790 l 14396 2820 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -4946 11955 m 4802 11925 l 4946 11895 l 4500 11895 l 4500 11955 l cp -3919 11895 m 4062 11925 l 3919 11955 l 4365 11955 l 4365 11895 l cp -clip -n 4320 11925 m 3915 11925 l 4995 11925 l 4545 11925 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 3919 11895 m 4062 11925 l 3919 11955 l 3943 11925 l 3919 11895 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 4946 11955 m 4802 11925 l 4946 11895 l 4922 11925 l 4946 11955 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 10346 m 22320 10202 l 22350 10346 l 22350 9900 l 22290 9900 l cp -22350 8689 m 22320 8832 l 22290 8689 l 22290 9135 l 22350 9135 l cp -clip -n 22320 9090 m 22320 8640 l 22320 10305 l 22320 9945 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 8689 m 22320 8832 l 22290 8689 l 22320 8713 l 22350 8689 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 10346 m 22320 10202 l 22350 10346 l 22320 10322 l 22290 10346 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -5925 5044 m 5895 5187 l 5865 5044 l 5865 5490 l 5925 5490 l cp -5865 4091 m 5895 3947 l 5925 4091 l 5925 3645 l 5865 3645 l cp -clip -n 5895 3690 m 5895 5445 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 5865 4091 m 5895 3947 l 5925 4091 l 5895 4067 l 5865 4091 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 5925 5044 m 5895 5187 l 5865 5044 l 5895 5068 l 5925 5044 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -17355 2794 m 17325 2937 l 17295 2794 l 17295 3240 l 17355 3240 l cp -17295 1841 m 17325 1697 l 17355 1841 l 17355 1395 l 17295 1395 l cp -clip -n 17325 1440 m 17325 3195 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 17295 1841 m 17325 1697 l 17355 1841 l 17325 1817 l 17295 1841 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 17355 2794 m 17325 2937 l 17295 2794 l 17325 2818 l 17355 2794 l cp gs 0.00 setgray ef gr col0 s -% Polyline -75.000 slw -n 13050 9495 m 13050 18000 l gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -540 585 m -gs 1 -1 sc 270.0 rot (Drawing by Xavier LELOUP DESS 99-00) col0 sh gr -% Polyline -15.000 slw -n 29422 5377 m 29422 12509 l 28440 12509 l 28440 5377 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 705.00 scf sf -28714 5652 m -gs 1 -1 sc 270.0 rot (SYMBOLIC RULES ) col0 sh gr -% Polyline -7.500 slw -n 7178 10904 m 8076 10904 l 8076 11272 l 7178 11272 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -7339 11203 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -30.000 slw -gs clippath -7969 11445 m 8112 11475 l 7969 11505 l 8415 11505 l 8415 11445 l cp -7376 11505 m 7232 11475 l 7376 11445 l 6930 11445 l 6930 11505 l cp -clip -n 6975 11475 m 8370 11475 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 7376 11505 m 7232 11475 l 7376 11445 l 7352 11475 l 7376 11505 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 7969 11445 m 8112 11475 l 7969 11505 l 7993 11475 l 7969 11445 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw - [60] 0 sd -n 25206 17999 m 25206 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 25655 17999 m 25655 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26104 17999 m 26104 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26555 17999 m 26555 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27005 17999 m 27005 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27455 17999 m 27455 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27906 17999 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22502 17999 m 22502 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22953 17999 m 22953 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23403 17999 m 23403 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23854 17999 m 23854 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24305 17999 m 24305 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24756 17999 m 24756 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19802 17999 m 19802 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20254 17999 m 20254 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20703 17999 m 20703 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21154 17999 m 21154 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21603 17999 m 21603 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22054 17999 m 22054 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17102 17999 m 17102 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17554 17999 m 17554 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18003 17999 m 18003 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18453 17999 m 18453 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18902 17999 m 18902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19354 17999 m 19354 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14400 17999 m 14400 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14852 17999 m 14852 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15301 17999 m 15301 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15753 17999 m 15753 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16202 17999 m 16202 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16654 17999 m 16654 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11701 17999 m 11701 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12150 17999 m 12150 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12602 17999 m 12602 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13051 17999 m 13051 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13503 17999 m 13503 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13952 17999 m 13952 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9001 17999 m 9001 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9450 17999 m 9450 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9902 17999 m 9902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10351 17999 m 10351 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10801 17999 m 10801 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11249 17999 m 11249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6302 17999 m 6302 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6750 17999 m 6750 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7201 17999 m 7201 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7649 17999 m 7649 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8101 17999 m 8101 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8550 17999 m 8550 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3599 17999 m 3599 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4048 17999 m 4048 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4500 17999 m 4500 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4950 17999 m 4950 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5401 17999 m 5401 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5850 17999 m 5850 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 898 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1349 17999 m 1349 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1800 17999 m 1800 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2249 17999 m 2249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2699 17999 m 2699 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3148 17999 m 3148 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16207 m 27906 16207 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16655 m 27906 16655 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17103 m 27906 17103 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17551 m 27906 17551 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 27906 17999 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13969 m 27906 13969 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14417 m 27906 14417 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14866 m 27906 14866 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15314 m 27906 15314 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15761 m 27906 15761 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11729 m 27906 11729 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12177 m 27906 12177 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12625 m 27906 12625 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13073 m 27906 13073 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13521 m 27906 13521 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9491 m 27906 9491 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9939 m 27906 9939 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10388 m 27906 10388 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10835 m 27906 10835 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11283 m 27906 11283 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7256 m 27906 7256 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7704 m 27906 7704 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8151 m 27906 8151 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8600 m 27906 8600 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9048 m 27906 9048 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5018 m 27906 5018 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5466 m 27906 5466 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5914 m 27906 5914 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6362 m 27906 6362 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6810 m 27906 6810 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2778 m 27906 2778 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3225 m 27906 3225 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3673 m 27906 3673 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4122 m 27906 4122 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4570 m 27906 4570 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 540 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 988 m 27906 988 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1436 m 27906 1436 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1884 m 27906 1884 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2332 m 27906 2332 l gs col0 s gr [] 0 sd -% Polyline -n 15525 15067 m 17458 15067 l 17458 15435 l 15525 15435 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -15660 15390 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -% Polyline -n 13095 15255 m 15345 15255 l 15345 17963 l 13095 17963 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -13140 15660 m -gs 1 -1 sc (Any layers) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13230 16200 m -gs 1 -1 sc (Measures) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13410 16785 m -gs 1 -1 sc (are only) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13320 17325 m -gs 1 -1 sc (taken on) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13365 17865 m -gs 1 -1 sc (the axes) col0 sh gr -% Polyline -n 19397 1702 m 20295 1702 l 20295 2070 l 19397 2070 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19530 2025 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 24977 2377 m 25875 2377 l 25875 2745 l 24977 2745 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -25110 2700 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 19577 10432 m 20475 10432 l 20475 10800 l 19577 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19710 10755 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 27315 3457 m 28080 3457 l 28080 3915 l 27315 3915 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27360 3825 m -gs 1 -1 sc (2.00) col0 sh gr -% Polyline -n 22410 2512 m 23175 2512 l 23175 2970 l 22410 2970 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -22500 2835 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 27405 9622 m 28170 9622 l 28170 10080 l 27405 10080 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27495 9945 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 15210 4500 m 18090 4500 l 18090 9270 l 15210 9270 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -16649 9042 m -gs 1 -1 sc (identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 8481 m -gs 1 -1 sc (are not) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7920 m -gs 1 -1 sc (if VIA) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7359 m -gs 1 -1 sc (But No Rule) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 300.00 scf sf -16650 6438 m -gs 1 -1 sc (Center to center) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 6027 m -gs 1 -1 sc (VIAS : 4) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 5466 m -gs 1 -1 sc (Identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16650 4905 m -gs 1 -1 sc (For all) dup sw pop 2 div neg 0 rm col0 sh gr -% Polyline -30.000 slw -gs clippath -11794 9690 m 11937 9720 l 11794 9750 l 12240 9750 l 12240 9690 l cp -11201 9750 m 11057 9720 l 11201 9690 l 10755 9690 l 10755 9750 l cp -clip -n 10800 9720 m 12195 9720 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 11201 9750 m 11057 9720 l 11201 9690 l 11177 9720 l 11201 9750 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 11794 9690 m 11937 9720 l 11794 9750 l 11818 9720 l 11794 9690 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw -n 13365 3007 m 14263 3007 l 14263 3375 l 13365 3375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 9855 11700 m 11340 11700 l 11340 12195 l 9855 12195 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 1935 12195 m 3420 12195 l 3420 12690 l 1935 12690 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 3983 12218 m 4881 12218 l 4881 12586 l 3983 12586 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 11003 9149 m 11901 9149 l 11901 9517 l 11003 9517 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 13187 12007 m 15120 12007 l 15120 12375 l 13187 12375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 15480 12232 m 16875 12232 l 16875 12600 l 15480 12600 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 25875 16642 m 26730 16642 l 26730 17010 l 25875 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 23535 16642 m 24300 16642 l 24300 17010 l 23535 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24705 13987 m 26910 13987 l 26910 14400 l 24705 14400 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19710 3412 m 21015 3412 l 21015 3825 l 19710 3825 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24660 4500 m 26460 4500 l 26460 4950 l 24660 4950 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24347 10432 m 25245 10432 l 25245 10800 l 24347 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 22320 9307 m 23085 9307 l 23085 9765 l 22320 9765 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 4500 1932 m 5985 1932 l 5985 2385 l 4500 2385 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 12330 810 m 13680 810 l 13680 1305 l 12330 1305 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 2880 6346 m 4364 6346 l 4364 6840 l 2880 6840 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 9000 8843 m 9876 8843 l 9876 9225 l 9000 9225 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19575 12637 m 21915 12637 l 21915 13500 l 19575 13500 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 5582 4402 m 6480 4402 l 6480 4770 l 5582 4770 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 16877 2062 m 17775 2062 l 17775 2430 l 16877 2430 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -13500 3330 m -gs 1 -1 sc (0.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9990 12060 m -gs 1 -1 sc (N_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -2070 12555 m -gs 1 -1 sc (Body P) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -4144 12517 m -gs 1 -1 sc (1.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -11164 9448 m -gs 1 -1 sc (3.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -13275 12330 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -15570 12555 m -gs 1 -1 sc (NO 4.24) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -23625 16965 m -gs 1 -1 sc (NO) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -25965 16965 m -gs 1 -1 sc (YES) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24840 14310 m -gs 1 -1 sc (POLY WIRE) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19890 3735 m -gs 1 -1 sc (ALU 1) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24705 4860 m -gs 1 -1 sc (ALU 2,3,4) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24480 10755 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -22365 9675 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -12420 1170 m -gs 1 -1 sc (Body N) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -4635 2264 m -gs 1 -1 sc (NWELL) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -2975 6705 m -gs 1 -1 sc (P_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9139 9142 m -gs 1 -1 sc (7.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -20250 12960 m -gs 1 -1 sc (DIFF) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19710 13410 m -gs 1 -1 sc (SAME WELL) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -5760 4725 m -gs 1 -1 sc (4.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -17010 2385 m -gs 1 -1 sc (4.00) col0 sh gr -$F2psEnd -rs -end -showpage diff --git a/alliance/share/doc/symb_rules/symb_rules.eps b/alliance/share/doc/symb_rules/symb_rules.eps deleted file mode 100644 index 024c83d7..00000000 --- a/alliance/share/doc/symb_rules/symb_rules.eps +++ /dev/null @@ -1,2373 +0,0 @@ -%!PS-Adobe-2.0 EPSF-2.0 -%%Title: symb_rules.eps -%%Creator: fig2dev Version 3.2 Patchlevel 1 -%%CreationDate: Tue Feb 1 17:50:53 2000 -%%For: czo@fox.lip6.fr (Czo [Olivier Sirol]) -%%Orientation: Portrait -%%BoundingBox: 0 0 768 466 -%%Pages: 0 -%%BeginSetup -%%EndSetup -%%Magnification: 0.4200 -%%EndComments -/MyAppDict 100 dict dup begin def -/$F2psDict 200 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/col-1 {0 setgray} bind def -/col0 {0.000 0.000 0.000 srgb} bind def -/col1 {0.000 0.000 1.000 srgb} bind def -/col2 {0.000 1.000 0.000 srgb} bind def -/col3 {0.000 1.000 1.000 srgb} bind def -/col4 {1.000 0.000 0.000 srgb} bind def -/col5 {1.000 0.000 1.000 srgb} bind def -/col6 {1.000 1.000 0.000 srgb} bind def -/col7 {1.000 1.000 1.000 srgb} bind def -/col8 {0.000 0.000 0.560 srgb} bind def -/col9 {0.000 0.000 0.690 srgb} bind def -/col10 {0.000 0.000 0.820 srgb} bind def -/col11 {0.530 0.810 1.000 srgb} bind def -/col12 {0.000 0.560 0.000 srgb} bind def -/col13 {0.000 0.690 0.000 srgb} bind def -/col14 {0.000 0.820 0.000 srgb} bind def -/col15 {0.000 0.560 0.560 srgb} bind def -/col16 {0.000 0.690 0.690 srgb} bind def -/col17 {0.000 0.820 0.820 srgb} bind def -/col18 {0.560 0.000 0.000 srgb} bind def -/col19 {0.690 0.000 0.000 srgb} bind def -/col20 {0.820 0.000 0.000 srgb} bind def -/col21 {0.560 0.000 0.560 srgb} bind def -/col22 {0.690 0.000 0.690 srgb} bind def -/col23 {0.820 0.000 0.820 srgb} bind def -/col24 {0.500 0.190 0.000 srgb} bind def -/col25 {0.630 0.250 0.000 srgb} bind def -/col26 {0.750 0.380 0.000 srgb} bind def -/col27 {1.000 0.500 0.500 srgb} bind def -/col28 {1.000 0.630 0.630 srgb} bind def -/col29 {1.000 0.750 0.750 srgb} bind def -/col30 {1.000 0.880 0.880 srgb} bind def -/col31 {1.000 0.840 0.000 srgb} bind def -/col32 {0.000 0.600 1.000 srgb} bind def -/col33 {0.945 0.753 0.518 srgb} bind def - -end -save --11.0 478.0 translate -1 -1 scale -.9 .9 scale % to make patterns same scale as in xfig - -% This junk string is used by the show operators -/PATsstr 1 string def -/PATawidthshow { % cx cy cchar rx ry string - % Loop over each character in the string - { % cx cy cchar rx ry char - % Show the character - dup % cx cy cchar rx ry char char - PATsstr dup 0 4 -1 roll put % cx cy cchar rx ry char (char) - false charpath % cx cy cchar rx ry char - /clip load PATdraw - % Move past the character (charpath modified the - % current point) - currentpoint % cx cy cchar rx ry char x y - newpath - moveto % cx cy cchar rx ry char - % Reposition by cx,cy if the character in the string is cchar - 3 index eq { % cx cy cchar rx ry - 4 index 4 index rmoveto - } if - % Reposition all characters by rx ry - 2 copy rmoveto % cx cy cchar rx ry - } forall - pop pop pop pop pop % - - currentpoint - newpath - moveto -} bind def -/PATcg { - 7 dict dup begin - /lw currentlinewidth def - /lc currentlinecap def - /lj currentlinejoin def - /ml currentmiterlimit def - /ds [ currentdash ] def - /cc [ currentrgbcolor ] def - /cm matrix currentmatrix def - end -} bind def -% PATdraw - calculates the boundaries of the object and -% fills it with the current pattern -/PATdraw { % proc - save exch - PATpcalc % proc nw nh px py - 5 -1 roll exec % nw nh px py - newpath - PATfill % - - restore -} bind def -% PATfill - performs the tiling for the shape -/PATfill { % nw nh px py PATfill - - PATDict /CurrentPattern get dup begin - setfont - % Set the coordinate system to Pattern Space - PatternGState PATsg - % Set the color for uncolored pattezns - PaintType 2 eq { PATDict /PColor get PATsc } if - % Create the string for showing - 3 index string % nw nh px py str - % Loop for each of the pattern sources - 0 1 Multi 1 sub { % nw nh px py str source - % Move to the starting location - 3 index 3 index % nw nh px py str source px py - moveto % nw nh px py str source - % For multiple sources, set the appropriate color - Multi 1 ne { dup PC exch get PATsc } if - % Set the appropriate string for the source - 0 1 7 index 1 sub { 2 index exch 2 index put } for pop - % Loop over the number of vertical cells - 3 index % nw nh px py str nh - { % nw nh px py str - currentpoint % nw nh px py str cx cy - 2 index show % nw nh px py str cx cy - YStep add moveto % nw nh px py str - } repeat % nw nh px py str - } for - 5 { pop } repeat - end -} bind def - -% PATkshow - kshow with the current pattezn -/PATkshow { % proc string - exch bind % string proc - 1 index 0 get % string proc char - % Loop over all but the last character in the string - 0 1 4 index length 2 sub { - % string proc char idx - % Find the n+1th character in the string - 3 index exch 1 add get % string proe char char+1 - exch 2 copy % strinq proc char+1 char char+1 char - % Now show the nth character - PATsstr dup 0 4 -1 roll put % string proc chr+1 chr chr+1 (chr) - false charpath % string proc char+1 char char+1 - /clip load PATdraw - % Move past the character (charpath modified the current point) - currentpoint newpath moveto - % Execute the user proc (should consume char and char+1) - mark 3 1 roll % string proc char+1 mark char char+1 - 4 index exec % string proc char+1 mark... - cleartomark % string proc char+1 - } for - % Now display the last character - PATsstr dup 0 4 -1 roll put % string proc (char+1) - false charpath % string proc - /clip load PATdraw - neewath - pop pop % - -} bind def -% PATmp - the makepattern equivalent -/PATmp { % patdict patmtx PATmp patinstance - exch dup length 7 add % We will add 6 new entries plus 1 FID - dict copy % Create a new dictionary - begin - % Matrix to install when painting the pattern - TilingType PATtcalc - /PatternGState PATcg def - PatternGState /cm 3 -1 roll put - % Check for multi pattern sources (Level 1 fast color patterns) - currentdict /Multi known not { /Multi 1 def } if - % Font dictionary definitions - /FontType 3 def - % Create a dummy encoding vector - /Encoding 256 array def - 3 string 0 1 255 { - Encoding exch dup 3 index cvs cvn put } for pop - /FontMatrix matrix def - /FontBBox BBox def - /BuildChar { - mark 3 1 roll % mark dict char - exch begin - Multi 1 ne {PaintData exch get}{pop} ifelse % mark [paintdata] - PaintType 2 eq Multi 1 ne or - { XStep 0 FontBBox aload pop setcachedevice } - { XStep 0 setcharwidth } ifelse - currentdict % mark [paintdata] dict - /PaintProc load % mark [paintdata] dict paintproc - end - gsave - false PATredef exec true PATredef - grestore - cleartomark % - - } bind def - currentdict - end % newdict - /foo exch % /foo newlict - definefont % newfont -} bind def -% PATpcalc - calculates the starting point and width/height -% of the tile fill for the shape -/PATpcalc { % - PATpcalc nw nh px py - PATDict /CurrentPattern get begin - gsave - % Set up the coordinate system to Pattern Space - % and lock down pattern - PatternGState /cm get setmatrix - BBox aload pop pop pop translate - % Determine the bounding box of the shape - pathbbox % llx lly urx ury - grestore - % Determine (nw, nh) the # of cells to paint width and height - PatHeight div ceiling % llx lly urx qh - 4 1 roll % qh llx lly urx - PatWidth div ceiling % qh llx lly qw - 4 1 roll % qw qh llx lly - PatHeight div floor % qw qh llx ph - 4 1 roll % ph qw qh llx - PatWidth div floor % ph qw qh pw - 4 1 roll % pw ph qw qh - 2 index sub cvi abs % pw ph qs qh-ph - exch 3 index sub cvi abs exch % pw ph nw=qw-pw nh=qh-ph - % Determine the starting point of the pattern fill - %(px, py) - 4 2 roll % nw nh pw ph - PatHeight mul % nw nh pw py - exch % nw nh py pw - PatWidth mul exch % nw nh px py - end -} bind def - -% Save the original routines so that we can use them later on -/oldfill /fill load def -/oldeofill /eofill load def -/oldstroke /stroke load def -/oldshow /show load def -/oldashow /ashow load def -/oldwidthshow /widthshow load def -/oldawidthshow /awidthshow load def -/oldkshow /kshow load def - -% These defs are necessary so that subsequent procs don't bind in -% the originals -/fill { oldfill } bind def -/eofill { oldeofill } bind def -/stroke { oldstroke } bind def -/show { oldshow } bind def -/ashow { oldashow } bind def -/widthshow { oldwidthshow } bind def -/awidthshow { oldawidthshow } bind def -/kshow { oldkshow } bind def -/PATredef { - MyAppDict begin - { - /fill { /clip load PATdraw newpath } bind def - /eofill { /eoclip load PATdraw newpath } bind def - /stroke { PATstroke } bind def - /show { 0 0 null 0 0 6 -1 roll PATawidthshow } bind def - /ashow { 0 0 null 6 3 roll PATawidthshow } - bind def - /widthshow { 0 0 3 -1 roll PATawidthshow } - bind def - /awidthshow { PATawidthshow } bind def - /kshow { PATkshow } bind def - } { - /fill { oldfill } bind def - /eofill { oldeofill } bind def - /stroke { oldstroke } bind def - /show { oldshow } bind def - /ashow { oldashow } bind def - /widthshow { oldwidthshow } bind def - /awidthshow { oldawidthshow } bind def - /kshow { oldkshow } bind def - } ifelse - end -} bind def -false PATredef -% Conditionally define setcmykcolor if not available -/setcmykcolor where { pop } { - /setcmykcolor { - 1 sub 4 1 roll - 3 { - 3 index add neg dup 0 lt { pop 0 } if 3 1 roll - } repeat - setrgbcolor - pop - } bind def -} ifelse -/PATsc { % colorarray - aload length % c1 ... cn length - dup 1 eq { pop setgray } { 3 eq { setrgbcolor } { setcmykcolor - } ifelse } ifelse -} bind def -/PATsg { % dict - begin - lw setlinewidth - lc setlinecap - lj setlinejoin - ml setmiterlimit - ds aload pop setdash - cc aload pop setrgbcolor - cm setmatrix - end -} bind def - -/PATDict 3 dict def -/PATsp { - true PATredef - PATDict begin - /CurrentPattern exch def - % If it's an uncolored pattern, save the color - CurrentPattern /PaintType get 2 eq { - /PColor exch def - } if - /CColor [ currentrgbcolor ] def - end -} bind def -% PATstroke - stroke with the current pattern -/PATstroke { - countdictstack - save - mark - { - currentpoint strokepath moveto - PATpcalc % proc nw nh px py - clip newpath PATfill - } stopped { - (*** PATstroke Warning: Path is too complex, stroking - with gray) = - cleartomark - restore - countdictstack exch sub dup 0 gt - { { end } repeat } { pop } ifelse - gsave 0.5 setgray oldstroke grestore - } { pop restore pop } ifelse - newpath -} bind def -/PATtcalc { % modmtx tilingtype PATtcalc tilematrix - % Note: tiling types 2 and 3 are not supported - gsave - exch concat % tilingtype - matrix currentmatrix exch % cmtx tilingtype - % Tiling type 1 and 3: constant spacing - 2 ne { - % Distort the pattern so that it occupies - % an integral number of device pixels - dup 4 get exch dup 5 get exch % tx ty cmtx - XStep 0 dtransform - round exch round exch % tx ty cmtx dx.x dx.y - XStep div exch XStep div exch % tx ty cmtx a b - 0 YStep dtransform - round exch round exch % tx ty cmtx a b dy.x dy.y - YStep div exch YStep div exch % tx ty cmtx a b c d - 7 -3 roll astore % { a b c d tx ty } - } if - grestore -} bind def -/PATusp { - false PATredef - PATDict begin - CColor PATsc - end -} bind def - -% left45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<808080804040404020202020101010100808080804040404 - 020202020101010180808080404040402020202010101010 - 080808080404040402020202010101018080808040404040 - 202020201010101008080808040404040202020201010101 - 808080804040404020202020101010100808080804040404 - 0202020201010101>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P4 exch def - -% right45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<010101010202020204040404080808081010101020202020 - 404040408080808001010101020202020404040408080808 - 101010102020202040404040808080800101010102020202 - 040404040808080810101010202020204040404080808080 - 010101010202020204040404080808081010101020202020 - 4040404080808080>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P5 exch def - -% small fishscales -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 16 16 true [ 16 0 0 -16 0 16 ] - {<008000800080014001400220 - 0c187007c001800080004001 - 40012002180c0770>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P17 exch def -1.1111 1.1111 scale %restore scale - -/cp {closepath} bind def -/ef {eofill} bind def -/gr {grestore} bind def -/gs {gsave} bind def -/sa {save} bind def -/rs {restore} bind def -/l {lineto} bind def -/m {moveto} bind def -/rm {rmoveto} bind def -/n {newpath} bind def -/s {stroke} bind def -/sh {show} bind def -/slc {setlinecap} bind def -/slj {setlinejoin} bind def -/slw {setlinewidth} bind def -/srgb {setrgbcolor} bind def -/rot {rotate} bind def -/sc {scale} bind def -/sd {setdash} bind def -/ff {findfont} bind def -/sf {setfont} bind def -/scf {scalefont} bind def -/sw {stringwidth} bind def -/tr {translate} bind def -/tnt {dup dup currentrgbcolor - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add srgb} - bind def -/shd {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul - 4 -2 roll mul srgb} bind def -/reencdict 12 dict def /ReEncode { reencdict begin -/newcodesandnames exch def /newfontname exch def /basefontname exch def -/basefontdict basefontname findfont def /newfont basefontdict maxlength dict def -basefontdict { exch dup /FID ne { dup /Encoding eq -{ exch dup length array copy newfont 3 1 roll put } -{ exch newfont 3 1 roll put } ifelse } { pop pop } ifelse } forall -newfont /FontName newfontname put newcodesandnames aload pop -128 1 255 { newfont /Encoding get exch /.notdef put } for -newcodesandnames length 2 idiv { newfont /Encoding get 3 1 roll put } repeat -newfontname newfont definefont pop end } def -/isovec [ -8#200 /grave 8#201 /acute 8#202 /circumflex 8#203 /tilde -8#204 /macron 8#205 /breve 8#206 /dotaccent 8#207 /dieresis -8#210 /ring 8#211 /cedilla 8#212 /hungarumlaut 8#213 /ogonek 8#214 /caron -8#220 /dotlessi 8#230 /oe 8#231 /OE -8#240 /space 8#241 /exclamdown 8#242 /cent 8#243 /sterling -8#244 /currency 8#245 /yen 8#246 /brokenbar 8#247 /section 8#250 /dieresis -8#251 /copyright 8#252 /ordfeminine 8#253 /guillemotleft 8#254 /logicalnot -8#255 /endash 8#256 /registered 8#257 /macron 8#260 /degree 8#261 /plusminus -8#262 /twosuperior 8#263 /threesuperior 8#264 /acute 8#265 /mu 8#266 /paragraph -8#267 /periodcentered 8#270 /cedilla 8#271 /onesuperior 8#272 /ordmasculine -8#273 /guillemotright 8#274 /onequarter 8#275 /onehalf -8#276 /threequarters 8#277 /questiondown 8#300 /Agrave 8#301 /Aacute -8#302 /Acircumflex 8#303 /Atilde 8#304 /Adieresis 8#305 /Aring -8#306 /AE 8#307 /Ccedilla 8#310 /Egrave 8#311 /Eacute -8#312 /Ecircumflex 8#313 /Edieresis 8#314 /Igrave 8#315 /Iacute -8#316 /Icircumflex 8#317 /Idieresis 8#320 /Eth 8#321 /Ntilde 8#322 /Ograve -8#323 /Oacute 8#324 /Ocircumflex 8#325 /Otilde 8#326 /Odieresis 8#327 /multiply -8#330 /Oslash 8#331 /Ugrave 8#332 /Uacute 8#333 /Ucircumflex -8#334 /Udieresis 8#335 /Yacute 8#336 /Thorn 8#337 /germandbls 8#340 /agrave -8#341 /aacute 8#342 /acircumflex 8#343 /atilde 8#344 /adieresis 8#345 /aring -8#346 /ae 8#347 /ccedilla 8#350 /egrave 8#351 /eacute -8#352 /ecircumflex 8#353 /edieresis 8#354 /igrave 8#355 /iacute -8#356 /icircumflex 8#357 /idieresis 8#360 /eth 8#361 /ntilde 8#362 /ograve -8#363 /oacute 8#364 /ocircumflex 8#365 /otilde 8#366 /odieresis 8#367 /divide -8#370 /oslash 8#371 /ugrave 8#372 /uacute 8#373 /ucircumflex -8#374 /udieresis 8#375 /yacute 8#376 /thorn 8#377 /ydieresis] def -/Times-Roman /Times-Roman-iso isovec ReEncode -/$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def -/$F2psEnd {$F2psEnteredState restore end} def -%%EndProlog - -$F2psBegin -10 setmiterlimit -n -1000 19065 m -1000 -1000 l 30444 -1000 l 30444 19065 l cp clip - 0.02646 0.02646 sc -% Polyline -7.500 slw -n 25205 18000 m 25205 540 l gs col0 s gr -% Polyline -n 25655 18000 m 25655 540 l gs col0 s gr -% Polyline -n 26106 18000 m 26106 540 l gs col0 s gr -% Polyline -n 26556 18000 m 26556 540 l gs col0 s gr -% Polyline -n 27006 18000 m 27006 540 l gs col0 s gr -% Polyline -n 27456 18000 m 27456 540 l gs col0 s gr -% Polyline -n 27907 18000 m 27907 540 l gs col0 s gr -% Polyline -n 22505 18000 m 22505 540 l gs col0 s gr -% Polyline -n 22955 18000 m 22955 540 l gs col0 s gr -% Polyline -n 23404 18000 m 23404 540 l gs col0 s gr -% Polyline -n 23855 18000 m 23855 540 l gs col0 s gr -% Polyline -n 24305 18000 m 24305 540 l gs col0 s gr -% Polyline -n 24756 18000 m 24756 540 l gs col0 s gr -% Polyline -n 19803 18000 m 19803 540 l gs col0 s gr -% Polyline -n 20254 18000 m 20254 540 l gs col0 s gr -% Polyline -n 20704 18000 m 20704 540 l gs col0 s gr -% Polyline -n 21155 18000 m 21155 540 l gs col0 s gr -% Polyline -n 21604 18000 m 21604 540 l gs col0 s gr -% Polyline -n 22055 18000 m 22055 540 l gs col0 s gr -% Polyline -n 17103 18000 m 17103 540 l gs col0 s gr -% Polyline -n 17554 18000 m 17554 540 l gs col0 s gr -% Polyline -n 18003 18000 m 18003 540 l gs col0 s gr -% Polyline -n 18454 18000 m 18454 540 l gs col0 s gr -% Polyline -n 18904 18000 m 18904 540 l gs col0 s gr -% Polyline -n 19355 18000 m 19355 540 l gs col0 s gr -% Polyline -n 14403 18000 m 14403 540 l gs col0 s gr -% Polyline -n 14852 18000 m 14852 540 l gs col0 s gr -% Polyline -n 15303 18000 m 15303 540 l gs col0 s gr -% Polyline -n 15754 18000 m 15754 540 l gs col0 s gr -% Polyline -n 16203 18000 m 16203 540 l gs col0 s gr -% Polyline -n 16654 18000 m 16654 540 l gs col0 s gr -% Polyline -n 11702 18000 m 11702 540 l gs col0 s gr -% Polyline -n 12152 18000 m 12152 540 l gs col0 s gr -% Polyline -n 12603 18000 m 12603 540 l gs col0 s gr -% Polyline -n 13952 18000 m 13952 540 l gs col0 s gr -% Polyline -n 9002 18000 m 9002 540 l gs col0 s gr -% Polyline -n 9451 18000 m 9451 540 l gs col0 s gr -% Polyline -n 9902 18000 m 9902 540 l gs col0 s gr -% Polyline -n 10352 18000 m 10352 540 l gs col0 s gr -% Polyline -n 10803 18000 m 10803 540 l gs col0 s gr -% Polyline -n 11251 18000 m 11251 540 l gs col0 s gr -% Polyline -n 6301 18000 m 6301 540 l gs col0 s gr -% Polyline -n 6751 18000 m 6751 540 l gs col0 s gr -% Polyline -n 7202 18000 m 7202 540 l gs col0 s gr -% Polyline -n 7651 18000 m 7651 540 l gs col0 s gr -% Polyline -n 8102 18000 m 8102 540 l gs col0 s gr -% Polyline -n 8551 18000 m 8551 540 l gs col0 s gr -% Polyline -n 3600 18000 m 3600 540 l gs col0 s gr -% Polyline -n 4050 18000 m 4050 540 l gs col0 s gr -% Polyline -n 4500 18000 m 4500 540 l gs col0 s gr -% Polyline -n 4951 18000 m 4951 540 l gs col0 s gr -% Polyline -n 5401 18000 m 5401 540 l gs col0 s gr -% Polyline -n 5850 18000 m 5850 540 l gs col0 s gr -% Polyline -n 1800 18000 m 1800 540 l gs col0 s gr -% Polyline -n 2250 18000 m 2250 540 l gs col0 s gr -% Polyline -n 3150 18000 m 3150 540 l gs col0 s gr -% Polyline -n 899 16209 m 27907 16209 l gs col0 s gr -% Polyline -n 899 16657 m 27907 16657 l gs col0 s gr -% Polyline -n 899 17104 m 27907 17104 l gs col0 s gr -% Polyline -n 899 17552 m 27907 17552 l gs col0 s gr -% Polyline -n 899 13970 m 27907 13970 l gs col0 s gr -% Polyline -n 899 14418 m 27907 14418 l gs col0 s gr -% Polyline -n 899 14866 m 27907 14866 l gs col0 s gr -% Polyline -n 899 15314 m 27907 15314 l gs col0 s gr -% Polyline -n 899 15761 m 27907 15761 l gs col0 s gr -% Polyline -n 899 11732 m 27907 11732 l gs col0 s gr -% Polyline -n 899 12180 m 27907 12180 l gs col0 s gr -% Polyline -n 899 12627 m 27907 12627 l gs col0 s gr -% Polyline -n 899 13075 m 27907 13075 l gs col0 s gr -% Polyline -n 899 13523 m 27907 13523 l gs col0 s gr -% Polyline -n 899 9941 m 27907 9941 l gs col0 s gr -% Polyline -n 899 10389 m 27907 10389 l gs col0 s gr -% Polyline -n 899 10836 m 27907 10836 l gs col0 s gr -% Polyline -n 899 11284 m 27907 11284 l gs col0 s gr -% Polyline -n 899 7256 m 27907 7256 l gs col0 s gr -% Polyline -n 899 7704 m 27907 7704 l gs col0 s gr -% Polyline -n 899 8151 m 27907 8151 l gs col0 s gr -% Polyline -n 899 8599 m 27907 8599 l gs col0 s gr -% Polyline -n 899 9047 m 27907 9047 l gs col0 s gr -% Polyline -n 899 5017 m 27907 5017 l gs col0 s gr -% Polyline -n 899 5465 m 27907 5465 l gs col0 s gr -% Polyline -n 899 5913 m 27907 5913 l gs col0 s gr -% Polyline -n 899 6360 m 27907 6360 l gs col0 s gr -% Polyline -n 899 6808 m 27907 6808 l gs col0 s gr -% Polyline -n 899 18000 m 27907 18000 l gs col0 s gr -% Polyline -n 899 540 m 27907 540 l gs col0 s gr -% Polyline -n 899 18000 m 899 540 l gs col0 s gr -% Polyline -n 899 2779 m 27907 2779 l gs col0 s gr -% Polyline -n 899 3226 m 27907 3226 l gs col0 s gr -% Polyline -n 899 3674 m 27907 3674 l gs col0 s gr -% Polyline -n 899 4122 m 27907 4122 l gs col0 s gr -% Polyline -n 899 4570 m 27907 4570 l gs col0 s gr -% Polyline -n 899 1436 m 27907 1436 l gs col0 s gr -% Polyline -n 899 1883 m 27907 1883 l gs col0 s gr -% Polyline -n 899 2331 m 27907 2331 l gs col0 s gr -% Polyline -n 2699 18000 m 2699 540 l gs col0 s gr -% Polyline -n 899 988 m 27907 988 l gs col0 s gr -% Polyline -n 13491 18000 m 13491 540 l gs col0 s gr -% Polyline -n 1343 18000 m 1343 540 l gs col0 s gr -% Polyline -n 899 9491 m 27907 9491 l gs col0 s gr -% Polyline -n 13047 18000 m 13047 540 l gs col0 s gr -% Polyline -75.000 slw -n 14850 9540 m 14850 540 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 1350 988 m 13952 988 l 13952 7256 l 1350 7256 l cp gs col33 0.95 shd ef gr gs col0 s gr -% Polyline -n 13952 4122 m 1350 4122 l 1439 4122 l gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 90.00 274.80] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 17999 m 18450 9318 l gs col7 0.95 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 5850 10620 m 9675 10620 l 9675 12375 l 5850 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 390.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4950 10620 m 5940 10620 l 5940 12375 l 4950 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6075 14625 m 8505 14625 l 8505 15480 l 6075 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8325 14625 m 11117 14625 l 11117 15480 l 8325 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 555.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 10620 m 11970 10620 l 11970 12375 l 9675 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11701 10620 m 12600 10620 l 12600 12375 l 11701 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 780.07 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2476 3015 m 4725 3015 l 4725 7043 l 2476 7043 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 165.07 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 10531 4346 m 12783 4346 l 12783 7031 l 10531 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 702.07 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7831 3003 m 10082 3003 l 10082 7031 l 7831 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 522.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 4951 3226 m 4951 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.07 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 4275 3031 m 5625 3031 l 5625 6165 l 4275 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 202.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 16246 931 m 16246 3618 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1083.07 62.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 15300 540 m 17145 540 l 17145 4140 l 15300 4140 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1020.00 36.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 9910 m 18450 540 l gs col0 s gr -% Polyline -30.000 slw -n 20025 6615 m 21380 6615 l 21380 7920 l 20025 7920 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 4343 m 21379 4343 l 21379 5715 l 20025 5715 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -7.500 slw -n 7650 3195 m 7651 5419 l 7651 6853 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 510.00 213.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12962 4615 m 12962 6853 l 12962 6763 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 864.13 307.67] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 19174 9047 m 22325 9047 l 22325 9941 l 19174 9941 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1278.27 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 767 m 22276 767 l 22276 1215 l 19125 1215 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 9047 m 22321 9047 l 22321 9945 l 19125 9945 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 11295 m 22325 11295 l 22325 12180 l 19125 12180 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 753.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 988 m 27276 988 l 27276 1890 l 24075 1890 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 65.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 3226 m 27276 3226 l 27276 4095 l 24075 4095 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 3015 m 2699 3015 l 2699 5701 l 1800 5701 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 120.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12600 4346 m 13500 4346 l 13500 7031 l 12600 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 840.00 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 2522 m 22276 2522 l 22276 2970 l 19125 2970 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 168.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 765 m 22276 765 l 22276 1213 l 19125 1213 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7202 3003 m 8102 3003 l 8102 7031 l 7202 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 480.13 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 4770 m 22276 4770 l 22276 5220 l 19125 5220 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19534 17104 m 22144 17104 l 22235 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1302.27 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 19350 9495 m 22050 9495 l gs col0 s gr -% Polyline -30.000 slw -n 24075 5490 m 27276 5490 l 27276 6390 l 24075 6390 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 366.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 7695 m 27276 7695 l 27276 8595 l 24075 8595 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 513.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 7020 m 22280 7020 l 22280 7470 l 19125 7470 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 468.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19080 13980 m 22325 13980 l 22325 14850 l 19080 14850 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1272.00 932.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 16648 m 22325 16648 l 22325 17550 l 19125 17550 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 1109.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24395 8151 m 27006 8151 l 27096 8151 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 543.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24300 5895 m 27006 5913 l 27096 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.00 393.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 9900 3003 m 10799 3003 l 10799 7031 l 9900 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 660.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 19444 7254 m 22055 7254 l 22144 7254 l gs col0 s gr -% Polyline -30.000 slw -n 3375 8145 m 3825 8145 l 3825 10164 l 3375 10164 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 9720 m 4275 9720 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -75.000 slw -n 13050 9495 m 15750 9495 l 16200 9495 l 18405 9495 l gs col0 s gr -% Polyline -30.000 slw -n 6075 13746 m 7426 13746 l 7426 15089 l 6075 15089 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 916.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6975 5670 m 8325 5670 l 8325 7020 l 6975 7020 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 465.00 378.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6931 3003 m 8325 3003 l 8325 4365 l 6931 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 462.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 3003 m 11070 3003 l 11070 4365 l 9675 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 5689 m 11025 5689 l 11025 7031 l 9675 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 379.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12375 4770 m 13725 4770 l 13725 6113 l 12375 6113 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25200 7695 m 26100 7695 l 26100 8595 l 25200 8595 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 10125 14618 m 11431 14618 l 11431 15930 l 10125 15930 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 675.00 974.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25245 5490 m 26100 5490 l 26100 6390 l 25245 6390 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 7200 5895 m 8100 5895 l 8100 6795 l 7200 6795 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 5895 m 10800 5895 l 10800 6808 l 9900 6808 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12600 4995 m 13500 4995 l 13500 5895 l 12600 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 840.00 333.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 6300 13995 m 7198 13995 l 7198 14850 l 6300 14850 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 420.00 933.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 14940 m 11250 14940 l 11250 15750 l 10350 15750 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 996.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -n 4725 10620 m 6075 10620 l 6075 11962 l 4725 11962 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 315.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11475 10628 m 12825 10628 l 12825 11970 l 11475 11970 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 765.00 708.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2025 10620 m 3375 10620 l 3375 11970 l 2025 11970 l cp gs /PC [[1.00 0.84 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 135.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2250 10845 m 3150 10845 l 3150 11745 l 2250 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 150.00 723.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12375 1665 m 13726 1665 l 13726 3015 l 12375 3015 l cp gs /PC [[0.00 0.69 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 111.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12645 1890 m 13500 1890 l 13500 2745 l 12645 2745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 843.00 126.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4275 3015 m 5625 3015 l 5625 4365 l 4275 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4276 4808 m 5626 4808 l 5626 6150 l 4276 6150 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.07 320.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 2513 m 16920 2513 l 16920 3855 l 15570 3855 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 167.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 728 m 16920 728 l 16920 2070 l 15570 2070 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 48.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15795 990 m 16695 990 l 16695 1845 l 15795 1845 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 66.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 15795 2790 m 16695 2790 l 16695 3645 l 15795 3645 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 186.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4500 5040 m 5400 5040 l 5400 5895 l 4500 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 300.00 336.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 1575 4823 m 2925 4823 l 2925 6165 l 1575 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 105.00 321.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 4999 m 2700 4999 l 2700 5895 l 1800 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 120.00 333.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19395 7245 m 22095 7245 l gs col0 s gr -% Polyline -30.000 slw -n 4950 10849 m 5850 10849 l 5850 11745 l 4950 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 330.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 11700 10849 m 12600 10849 l 12600 11745 l 11700 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 780.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw - [90 45 15 45] 0 sd -n 18454 8599 m 23404 8599 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1230.27 573.27] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23175 541 m 23220 18000 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1545.00 36.07] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 18522 8595 m 23091 8595 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 23247 9045 m 27900 9045 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 24975 12420 m 26370 12420 l 26370 13725 l 24975 13725 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24120 12825 m 27270 12825 l 27270 13275 l 24120 13275 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 9722 m 27271 9722 l 27271 10170 l 24075 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 11072 m 27271 11072 l 27271 11520 l 24075 11520 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 23540 17327 m 24980 17327 l 24980 17775 l 23540 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25020 16431 m 25471 16431 l 25471 17775 l 25020 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25920 17327 m 27269 17327 l 27269 17775 l 25920 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10578 9941 m 11026 9941 l 11026 13523 l 10578 13523 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 26196 17552 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 26820 16470 m 27270 16470 l 27270 17775 l 26820 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11475 3674 m 11925 3674 l 11925 8151 l 11475 8151 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 25020 14670 m 26370 14670 l 26370 15976 l 25020 15976 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24030 15030 m 27276 15030 l 27276 15525 l 24030 15525 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7200 3240 m 8100 3240 l 8100 4140 l 7200 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 3240 m 10800 3240 l 10800 4140 l 9900 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4493 3240 m 5400 3240 l 5400 4133 l 4493 4133 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 299.53 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19350 2745 m 22050 2745 l gs col0 s gr -% Polyline -n 19350 990 m 22050 990 l gs col0 s gr -% Polyline -n 19350 4995 m 22050 4995 l gs col0 s gr -% Polyline -30.000 slw -n 6526 14194 m 6976 14194 l 6976 14642 l 6526 14642 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24305 1436 m 26916 1436 l 27006 1436 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 95.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24345 11295 m 27000 11295 l 27045 11295 l gs col0 s gr -% Polyline -n 24345 9945 m 27090 9945 l gs col0 s gr -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23220 16245 m 27900 16245 l gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 2026 5211 m 2475 5211 l 2475 5659 l 2026 5659 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 3427 m 7875 3427 l 7875 3870 l 7425 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 6120 m 7875 6120 l 7875 6615 l 7425 6615 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10126 3423 m 10575 3423 l 10575 3870 l 10126 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10127 6122 m 10576 6122 l 10576 6570 l 10127 6570 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 5176 11061 m 5625 11061 l 5625 11509 l 5176 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11926 11061 m 12375 11061 l 12375 11509 l 11926 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 12825 5223 m 13275 5223 l 13275 5670 l 12825 5670 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11025 7476 m 12377 7476 l 12377 8820 l 11025 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 9941 m 15303 9941 l 15303 11284 l 13952 11284 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 10389 m 18003 10389 l 18003 11732 l 16654 11732 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10125 12831 m 11477 12831 l 11477 14175 l 10125 14175 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 13075 m 15303 13075 l 15303 14418 l 13952 14418 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 16209 m 18003 16209 l 18003 17552 l 16654 17552 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25470 5718 m 25920 5718 l 25920 6165 l 25470 6165 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 7920 m 25875 7920 l 25875 8368 l 25425 8368 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 12825 2115 m 13275 2115 l 13275 2565 l 12825 2565 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3374 2325 m 3825 2325 l 3825 8145 l 3374 8145 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8775 2322 m 9226 2322 l 9226 7695 l 8775 7695 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8325 9941 m 8776 9941 l 8776 13075 l 8325 13075 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 6525 9916 m 6976 9916 l 6976 13050 l 6525 13050 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8777 13970 m 9226 13970 l 9226 16209 l 8777 16209 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 4726 5256 m 5175 5256 l 5175 5704 l 4726 5704 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4725 3427 m 5175 3427 l 5175 3870 l 4725 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16021 2961 m 16470 2961 l 16470 3409 l 16021 3409 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16020 1177 m 16470 1177 l 16470 1620 l 16020 1620 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 6750 9931 m 6750 12170 l 6750 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 450.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8550 9931 m 8550 12170 l 8550 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 570.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 14418 m 21964 14418 l 22055 14418 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 961.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 17104 m 21964 17104 l 22055 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 3375 7920 m 3825 7920 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 13725 m 21375 13725 l 21375 15030 l 20025 15030 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 915.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20025 16388 m 21375 16388 l 21375 17730 l 20025 17730 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 1092.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20250 13970 m 21150 13970 l 21150 14850 l 20250 14850 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 2880 7476 m 4232 7476 l 4232 8820 l 2880 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3150 7698 m 4050 7698 l 4050 8595 l 3150 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 210.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw -n 3375 9720 m 4275 9720 l 4275 10170 l 3375 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 3825 15975 m 9225 15975 l 9225 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24435 15390 m 24250 15175 l gs col0 s gr -% Polyline -n 24440 15175 m 24255 15390 l gs col0 s gr -% Polyline -n 24435 13140 m 24250 12925 l gs col0 s gr -% Polyline -n 24440 12925 m 24255 13140 l gs col0 s gr -% Polyline -30.000 slw -n 20250 16657 m 21155 16657 l 21155 17550 l 20250 17550 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 27135 15390 m 26950 15175 l gs col0 s gr -% Polyline -n 27140 15175 m 26955 15390 l gs col0 s gr -% Polyline -n 27135 13140 m 26950 12925 l gs col0 s gr -% Polyline -n 27140 12925 m 26955 13140 l gs col0 s gr -% Polyline -7.500 slw -n 19355 9493 m 21964 9493 l 22055 9493 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 632.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24305 3674 m 26916 3674 l 27006 3674 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 244.93] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 11732 m 21964 11732 l 22055 11732 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 782.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 15300 m 27006 15300 l 27096 15300 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 1020.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 13050 m 27006 13050 l 27096 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 870.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 11250 7698 m 12150 7698 l 12150 8595 l 11250 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 750.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 13095 m 11250 13095 l 11250 13992 l 10350 13992 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 873.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -45.000 slw -n 9000 2340 m 9000 7695 l gs col0 s gr -% Polyline -n 3600 2385 m 3600 8145 l gs col0 s gr -% Polyline -30.000 slw -n 25200 14850 m 26145 14850 l 26145 15750 l 25200 15750 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 25200 12600 m 26100 12600 l 26100 13500 l 25200 13500 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 20475 16877 m 20925 16877 l 20925 17325 l 20475 17325 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25470 15120 m 25877 15120 l 25877 15525 l 25470 15525 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 12825 m 25875 12825 l 25875 13275 l 25425 13275 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17325 m 27270 17325 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17550 m 27000 17550 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 3375 7922 m 11927 7922 l 11927 8370 l 3375 8370 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 225.00 528.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 27090 11385 m 26905 11170 l gs col0 s gr -% Polyline -n 27095 11170 m 26910 11385 l gs col0 s gr -% Polyline -n 24390 10035 m 24205 9820 l gs col0 s gr -% Polyline -n 24395 9820 m 24210 10035 l gs col0 s gr -% Polyline -n 27090 10035 m 26905 9820 l gs col0 s gr -% Polyline -n 27095 9820 m 26910 10035 l gs col0 s gr -% Polyline -n 24390 11385 m 24205 11170 l gs col0 s gr -% Polyline -n 24395 11170 m 24210 11385 l gs col0 s gr -% Polyline -n 24435 8235 m 24250 8020 l gs col0 s gr -% Polyline -n 24440 8020 m 24255 8235 l gs col0 s gr -% Polyline -n 27090 8235 m 26905 8020 l gs col0 s gr -% Polyline -n 27095 8020 m 26910 8235 l gs col0 s gr -% Polyline -n 27135 6030 m 26950 5815 l gs col0 s gr -% Polyline -n 27140 5815 m 26955 6030 l gs col0 s gr -% Polyline -n 24390 6030 m 24205 5815 l gs col0 s gr -% Polyline -n 24395 5815 m 24210 6030 l gs col0 s gr -% Polyline -n 24435 3780 m 24250 3565 l gs col0 s gr -% Polyline -n 24440 3565 m 24255 3780 l gs col0 s gr -% Polyline -n 27090 3780 m 26905 3565 l gs col0 s gr -% Polyline -n 27095 3565 m 26910 3780 l gs col0 s gr -% Polyline -n 24390 1530 m 24205 1315 l gs col0 s gr -% Polyline -n 24395 1315 m 24210 1530 l gs col0 s gr -% Polyline -n 27045 1530 m 26860 1315 l gs col0 s gr -% Polyline -n 27050 1315 m 26865 1530 l gs col0 s gr -% Polyline -n 19440 1080 m 19255 865 l gs col0 s gr -% Polyline -n 19445 865 m 19260 1080 l gs col0 s gr -% Polyline -n 22095 1080 m 21910 865 l gs col0 s gr -% Polyline -n 22100 865 m 21915 1080 l gs col0 s gr -% Polyline -n 22095 2835 m 21910 2620 l gs col0 s gr -% Polyline -n 22100 2620 m 21915 2835 l gs col0 s gr -% Polyline -n 19440 2835 m 19255 2620 l gs col0 s gr -% Polyline -n 19445 2620 m 19260 2835 l gs col0 s gr -% Polyline -n 19440 5085 m 19255 4870 l gs col0 s gr -% Polyline -n 19445 4870 m 19260 5085 l gs col0 s gr -% Polyline -n 22095 5085 m 21910 4870 l gs col0 s gr -% Polyline -n 22100 4870 m 21915 5085 l gs col0 s gr -% Polyline -n 22140 9585 m 21955 9370 l gs col0 s gr -% Polyline -n 22145 9370 m 21960 9585 l gs col0 s gr -% Polyline -n 19440 9585 m 19255 9370 l gs col0 s gr -% Polyline -n 19445 9370 m 19260 9585 l gs col0 s gr -% Polyline -n 19440 11835 m 19255 11620 l gs col0 s gr -% Polyline -n 19445 11620 m 19260 11835 l gs col0 s gr -% Polyline -n 22140 11835 m 21955 11620 l gs col0 s gr -% Polyline -n 22145 11620 m 21960 11835 l gs col0 s gr -% Polyline -n 22140 14490 m 21955 14275 l gs col0 s gr -% Polyline -n 22145 14275 m 21960 14490 l gs col0 s gr -% Polyline -n 19440 14535 m 19255 14320 l gs col0 s gr -% Polyline -n 19445 14320 m 19260 14535 l gs col0 s gr -% Polyline -n 19440 17190 m 19255 16975 l gs col0 s gr -% Polyline -n 19445 16975 m 19260 17190 l gs col0 s gr -% Polyline -n 22140 17190 m 21955 16975 l gs col0 s gr -% Polyline -n 22145 16975 m 21960 17190 l gs col0 s gr -% Polyline -n 23895 17640 m 23710 17425 l gs col0 s gr -% Polyline -n 23900 17425 m 23715 17640 l gs col0 s gr -% Polyline -n 24795 17640 m 24610 17425 l gs col0 s gr -% Polyline -n 24800 17425 m 24615 17640 l gs col0 s gr -% Polyline -n 25335 17595 m 25150 17380 l gs col0 s gr -% Polyline -n 25340 17380 m 25155 17595 l gs col0 s gr -% Polyline -n 25335 16740 m 25150 16525 l gs col0 s gr -% Polyline -n 25340 16525 m 25155 16740 l gs col0 s gr -% Polyline -n 26235 17640 m 26050 17425 l gs col0 s gr -% Polyline -n 26240 17425 m 26055 17640 l gs col0 s gr -% Polyline -n 27090 17640 m 26905 17425 l gs col0 s gr -% Polyline -n 27095 17425 m 26910 17640 l gs col0 s gr -% Polyline -n 27090 16785 m 26905 16570 l gs col0 s gr -% Polyline -n 27095 16570 m 26910 16785 l gs col0 s gr -% Polyline -n 12240 12240 m 12055 12025 l gs col0 s gr -% Polyline -n 12245 12025 m 12060 12240 l gs col0 s gr -% Polyline -n 8640 10035 m 8455 9820 l gs col0 s gr -% Polyline -n 8645 9820 m 8460 10035 l gs col0 s gr -% Polyline -n 8640 13185 m 8455 12970 l gs col0 s gr -% Polyline -n 8645 12970 m 8460 13185 l gs col0 s gr -% Polyline -n 6840 10035 m 6655 9820 l gs col0 s gr -% Polyline -n 6845 9820 m 6660 10035 l gs col0 s gr -% Polyline -n 7290 15435 m 7105 15220 l gs col0 s gr -% Polyline -n 7295 15220 m 7110 15435 l gs col0 s gr -% Polyline -n 9090 14085 m 8905 13870 l gs col0 s gr -% Polyline -n 9095 13870 m 8910 14085 l gs col0 s gr -% Polyline -n 9090 16290 m 8905 16075 l gs col0 s gr -% Polyline -n 9095 16075 m 8910 16290 l gs col0 s gr -% Polyline -n 4140 16290 m 3955 16075 l gs col0 s gr -% Polyline -n 4145 16075 m 3960 16290 l gs col0 s gr -% Polyline -n 9090 7785 m 8905 7570 l gs col0 s gr -% Polyline -n 9095 7570 m 8910 7785 l gs col0 s gr -% Polyline -n 9090 2430 m 8905 2215 l gs col0 s gr -% Polyline -n 9095 2215 m 8910 2430 l gs col0 s gr -% Polyline -n 13140 4680 m 12955 4465 l gs col0 s gr -% Polyline -n 13145 4465 m 12960 4680 l gs col0 s gr -% Polyline -n 3690 2430 m 3505 2215 l gs col0 s gr -% Polyline -n 3695 2215 m 3510 2430 l gs col0 s gr -% Polyline -n 1440 4230 m 1255 4015 l gs col0 s gr -% Polyline -n 1445 4015 m 1260 4230 l gs col0 s gr -% Polyline -n 14040 4230 m 13855 4015 l gs col0 s gr -% Polyline -n 14045 4015 m 13860 4230 l gs col0 s gr -% Polyline -n 11790 3780 m 11605 3565 l gs col0 s gr -% Polyline -n 11795 3565 m 11610 3780 l gs col0 s gr -% Polyline -n 13140 6885 m 12955 6670 l gs col0 s gr -% Polyline -n 13145 6670 m 12960 6885 l gs col0 s gr -% Polyline -n 2340 3330 m 2155 3115 l gs col0 s gr -% Polyline -n 2345 3115 m 2160 3330 l gs col0 s gr -% Polyline -n 4185 10035 m 4000 9820 l gs col0 s gr -% Polyline -n 4190 9820 m 4005 10035 l gs col0 s gr -% Polyline -n 5490 12285 m 5305 12070 l gs col0 s gr -% Polyline -n 5495 12070 m 5310 12285 l gs col0 s gr -% Polyline -n 6840 13185 m 6655 12970 l gs col0 s gr -% Polyline -n 6845 12970 m 6660 13185 l gs col0 s gr -% Polyline -n 3690 10035 m 3505 9820 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 3695 9820 m 3510 10035 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 10927 10035 m 10712 9820 l gs col0 s gr -% Polyline -n 10933 9820 m 10717 10035 l gs col0 s gr -% Polyline -45.000 slw -n 12240 11385 m 12055 11170 l gs col0 s gr -% Polyline -n 12245 11170 m 12060 11385 l gs col0 s gr -% Polyline -n 2340 5535 m 2155 5320 l gs col0 s gr -% Polyline -n 2345 5320 m 2160 5535 l gs col0 s gr -% Polyline -n 7740 6480 m 7555 6265 l gs col0 s gr -% Polyline -n 7745 6265 m 7560 6480 l gs col0 s gr -% Polyline -n 7740 3735 m 7555 3520 l gs col0 s gr -% Polyline -n 7745 3520 m 7560 3735 l gs col0 s gr -% Polyline -n 10440 6480 m 10255 6265 l gs col0 s gr -% Polyline -n 10445 6265 m 10260 6480 l gs col0 s gr -% Polyline -n 10440 3735 m 10255 3520 l gs col0 s gr -% Polyline -n 10445 3520 m 10260 3735 l gs col0 s gr -% Polyline -n 5490 11385 m 5305 11170 l gs col0 s gr -% Polyline -n 5495 11170 m 5310 11385 l gs col0 s gr -% Polyline -n 3719 8274 m 3474 8028 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 3726 8028 m 3479 8274 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 5040 3735 m 4855 3520 l gs col0 s gr -% Polyline -n 5045 3520 m 4860 3735 l gs col0 s gr -% Polyline -n 5040 5580 m 4855 5365 l gs col0 s gr -% Polyline -n 5045 5365 m 4860 5580 l gs col0 s gr -% Polyline -n 19440 7335 m 19255 7120 l gs col0 s gr -% Polyline -n 19445 7120 m 19260 7335 l gs col0 s gr -% Polyline -n 22140 7335 m 21955 7120 l gs col0 s gr -% Polyline -n 22145 7120 m 21960 7335 l gs col0 s gr -% Polyline -n 11790 7830 m 11605 7615 l gs col0 s gr -% Polyline -n 11795 7615 m 11610 7830 l gs col0 s gr -% Polyline -n 16335 1440 m 16150 1225 l gs col0 s gr -% Polyline -n 16340 1225 m 16155 1440 l gs col0 s gr -% Polyline -n 16335 3330 m 16150 3115 l gs col0 s gr -% Polyline -n 16340 3115 m 16155 3330 l gs col0 s gr -% Polyline -n 13050 6795 m 13050 6165 l gs col0 s gr -% Polyline -n 13050 4590 m 13050 4815 l gs col0 s gr -% Polyline -n 3645 9945 m 4095 9945 l gs col0 s gr -% Polyline -n 12150 12195 m 12150 11295 l gs col0 s gr -% Polyline -n 4050 16200 m 9045 16200 l 9090 16200 l gs col0 s gr -% Polyline -n 9000 13995 m 9000 16200 l gs col0 s gr -% Polyline -n 7200 15345 m 7200 14850 l gs col0 s gr -% Polyline -n 5400 12195 m 5400 11295 l gs col0 s gr -% Polyline -30.000 slw -n 11473 7920 m 11925 7920 l 11925 8370 l 11473 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3600 8055 m 3600 9945 l gs col0 s gr -% Polyline -n 10800 9931 m 10800 12170 l 10800 13545 l gs col0 s gr -% Polyline -30.000 slw -n 20250 6840 m 21157 6840 l 21157 7695 l 20250 7695 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 456.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 3375 7913 m 3825 7913 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 2475 11063 m 2925 11063 l 2925 11520 l 2475 11520 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 23855 17552 m 24756 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 27006 16657 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 25245 16655 m 25245 17550 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 20475 7020 m 20941 7020 l 20941 7470 l 20475 7470 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 4050 9945 m 4050 15930 l gs col0 s gr -% Polyline -30.000 slw -n 10351 13074 m 11250 13074 l 11250 15760 l 10351 15760 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 690.07 871.60] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 7290 14940 m 7105 14725 l gs col0 s gr -% Polyline -n 7295 14725 m 7110 14940 l gs col0 s gr -% Polyline -30.000 slw -n 20250 4545 m 21150 4545 l 21150 5445 l 20250 5445 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 303.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20475 4777 m 20925 4777 l 20925 5220 l 20475 5220 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 10576 15077 m 11025 15077 l 11025 15525 l 10576 15525 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -gs clippath -19830 2164 m 19800 2307 l 19770 2164 l 19770 2625 l 19830 2625 l cp -19770 1616 m 19800 1472 l 19830 1616 l 19830 1155 l 19770 1155 l cp -clip -n 19800 1215 m 19800 2565 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19770 1616 m 19800 1472 l 19830 1616 l 19800 1592 l 19770 1616 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 19830 2164 m 19800 2307 l 19770 2164 l 19800 2188 l 19830 2164 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -25410 2839 m 25380 2982 l 25350 2839 l 25350 3300 l 25410 3300 l cp -25350 2291 m 25380 2147 l 25410 2291 l 25410 1830 l 25350 1830 l cp -clip -n 25380 1890 m 25380 3240 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 25350 2291 m 25380 2147 l 25410 2291 l 25380 2267 l 25350 2291 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 25410 2839 m 25380 2982 l 25350 2839 l 25380 2863 l 25410 2839 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -20010 10894 m 19980 11037 l 19950 10894 l 19950 11355 l 20010 11355 l cp -19950 10346 m 19980 10202 l 20010 10346 l 20010 9885 l 19950 9885 l cp -clip -n 19980 9945 m 19980 11295 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19950 10346 m 19980 10202 l 20010 10346 l 19980 10322 l 19950 10346 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 20010 10894 m 19980 11037 l 19950 10894 l 19980 10918 l 20010 10894 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 3600 8145 m 11700 8145 l gs col0 s gr -% Polyline -n 11700 3645 m 11700 8100 l gs col0 s gr -% Polyline -n 2250 3226 m 2250 5465 l 2250 5374 l gs col0 s gr -% Polyline -n 7650 3645 m 7650 6345 l gs col0 s gr -% Polyline -n 10350 3645 m 10350 5419 l 10350 6390 l gs col0 s gr -% Polyline -gs clippath -14655 12694 m 14625 12837 l 14595 12694 l 14595 13155 l 14655 13155 l cp -14595 11741 m 14625 11597 l 14655 11741 l 14655 11280 l 14595 11280 l cp -clip -n 14625 11340 m 14625 13095 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 14595 11741 m 14625 11597 l 14655 11741 l 14625 11717 l 14595 11741 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14655 12694 m 14625 12837 l 14595 12694 l 14625 12718 l 14655 12694 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16349 12013 m 16471 11930 l 16393 12054 l 16713 11723 l 16670 11681 l cp -15646 12827 m 15523 12909 l 15602 12786 l 15282 13117 l 15325 13159 l cp -clip -n 15345 13095 m 16650 11745 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 15646 12827 m 15523 12909 l 15602 12786 l 15607 12824 l 15646 12827 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16349 12013 m 16471 11930 l 16393 12054 l 16388 12016 l 16349 12013 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16320 15754 m 16290 15897 l 16260 15754 l 16260 16215 l 16320 16215 l cp -16260 14846 m 16290 14702 l 16320 14846 l 16320 14385 l 16260 14385 l cp -clip -n 16290 14445 m 16290 16155 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 16260 14846 m 16290 14702 l 16320 14846 l 16290 14822 l 16260 14846 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16320 15754 m 16290 15897 l 16260 15754 l 16290 15778 l 16320 15754 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -24780 10805 m 24750 10912 l 24720 10805 l 24720 11085 l 24780 11085 l cp -24720 10390 m 24750 10282 l 24780 10390 l 24780 10110 l 24720 10110 l cp -clip -n 24750 10170 m 24750 11025 l gs col0 s gr gr - -% arrowhead -60.000 slw -n 24720 10390 m 24750 10282 l 24780 10390 l 24750 10372 l 24720 10390 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 24780 10805 m 24750 10912 l 24720 10805 l 24750 10823 l 24780 10805 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 11795 8020 m 11610 8235 l gs col0 s gr -% Polyline -n 4950 3645 m 4950 5465 l 4950 5374 l gs col0 s gr -% Polyline -n 16245 1350 m 16245 3170 l 16245 3079 l gs col0 s gr -% Polyline -30.000 slw -n 10573 13275 m 11025 13275 l 11025 13725 l 10573 13725 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3690 7785 m 3505 7570 l gs col0 s gr -% Polyline -n 3695 7570 m 3510 7785 l gs col0 s gr -% Polyline -n 3690 8280 m 3505 8065 l gs col0 s gr -% Polyline -n 3695 8065 m 3510 8280 l gs col0 s gr -% Polyline -n 10890 15435 m 10705 15220 l gs col0 s gr -% Polyline -n 10895 15220 m 10710 15435 l gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col0 s gr -% Polyline -n 10890 13185 m 10705 12970 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 12970 m 10710 13185 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 11790 8235 m 11605 8020 l gs col0 s gr -% Polyline -n 10800 13545 m 10800 15300 l gs col0 s gr -% Polyline -30.000 slw -n 4275 15975 m 4275 16425 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4050 15930 m 4050 16200 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20430 14195 m 20925 14195 l 20925 14670 l 20430 14670 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -gs clippath -27285 4541 m 27315 4397 l 27345 4541 l 27345 4095 l 27285 4095 l cp -27345 2839 m 27315 2982 l 27285 2839 l 27285 3285 l 27345 3285 l cp -clip -n 27315 3240 m 27315 2790 l 27315 4590 l 27315 4140 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 2839 m 27315 2982 l 27285 2839 l 27315 2863 l 27345 2839 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 4541 m 27315 4397 l 27345 4541 l 27315 4517 l 27285 4541 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 3416 m 22320 3272 l 22350 3416 l 22350 2970 l 22290 2970 l cp -22350 2209 m 22320 2352 l 22290 2209 l 22290 2655 l 22350 2655 l cp -clip -n 22320 2610 m 22320 2160 l 22320 3465 l 22320 3015 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 2209 m 22320 2352 l 22290 2209 l 22320 2233 l 22350 2209 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 3416 m 22320 3272 l 22350 3416 l 22320 3392 l 22290 3416 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -27285 10526 m 27315 10382 l 27345 10526 l 27345 10080 l 27285 10080 l cp -27345 9319 m 27315 9462 l 27285 9319 l 27285 9765 l 27345 9765 l cp -clip -n 27315 9720 m 27315 9270 l 27315 10575 l 27315 10125 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 9319 m 27315 9462 l 27285 9319 l 27315 9343 l 27345 9319 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 10526 m 27315 10382 l 27345 10526 l 27315 10502 l 27285 10526 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -9480 10219 m 9450 10362 l 9420 10219 l 9420 10665 l 9480 10665 l cp -9420 7646 m 9450 7502 l 9480 7646 l 9480 7200 l 9420 7200 l cp -clip -n 9450 7245 m 9450 10620 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 9420 7646 m 9450 7502 l 9480 7646 l 9450 7622 l 9420 7646 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 9480 10219 m 9450 10362 l 9420 10219 l 9450 10243 l 9480 10219 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -14396 2820 m 14252 2790 l 14396 2760 l 13950 2760 l 13950 2820 l cp -13369 2760 m 13512 2790 l 13369 2820 l 13815 2820 l 13815 2760 l cp -clip -n 13770 2790 m 13365 2790 l 14400 2790 l 13995 2790 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 13369 2760 m 13512 2790 l 13369 2820 l 13393 2790 l 13369 2760 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14396 2820 m 14252 2790 l 14396 2760 l 14372 2790 l 14396 2820 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -4946 11955 m 4802 11925 l 4946 11895 l 4500 11895 l 4500 11955 l cp -3919 11895 m 4062 11925 l 3919 11955 l 4365 11955 l 4365 11895 l cp -clip -n 4320 11925 m 3915 11925 l 4995 11925 l 4545 11925 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 3919 11895 m 4062 11925 l 3919 11955 l 3943 11925 l 3919 11895 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 4946 11955 m 4802 11925 l 4946 11895 l 4922 11925 l 4946 11955 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 10346 m 22320 10202 l 22350 10346 l 22350 9900 l 22290 9900 l cp -22350 8689 m 22320 8832 l 22290 8689 l 22290 9135 l 22350 9135 l cp -clip -n 22320 9090 m 22320 8640 l 22320 10305 l 22320 9945 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 8689 m 22320 8832 l 22290 8689 l 22320 8713 l 22350 8689 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 10346 m 22320 10202 l 22350 10346 l 22320 10322 l 22290 10346 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -5925 5044 m 5895 5187 l 5865 5044 l 5865 5490 l 5925 5490 l cp -5865 4091 m 5895 3947 l 5925 4091 l 5925 3645 l 5865 3645 l cp -clip -n 5895 3690 m 5895 5445 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 5865 4091 m 5895 3947 l 5925 4091 l 5895 4067 l 5865 4091 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 5925 5044 m 5895 5187 l 5865 5044 l 5895 5068 l 5925 5044 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -17355 2794 m 17325 2937 l 17295 2794 l 17295 3240 l 17355 3240 l cp -17295 1841 m 17325 1697 l 17355 1841 l 17355 1395 l 17295 1395 l cp -clip -n 17325 1440 m 17325 3195 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 17295 1841 m 17325 1697 l 17355 1841 l 17325 1817 l 17295 1841 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 17355 2794 m 17325 2937 l 17295 2794 l 17325 2818 l 17355 2794 l cp gs 0.00 setgray ef gr col0 s -% Polyline -75.000 slw -n 13050 9495 m 13050 18000 l gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -540 585 m -gs 1 -1 sc 270.0 rot (Drawing by Xavier LELOUP DESS 99-00) col0 sh gr -% Polyline -15.000 slw -n 29422 5377 m 29422 12509 l 28440 12509 l 28440 5377 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 705.00 scf sf -28714 5652 m -gs 1 -1 sc 270.0 rot (SYMBOLIC RULES ) col0 sh gr -% Polyline -7.500 slw -n 7178 10904 m 8076 10904 l 8076 11272 l 7178 11272 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -7339 11203 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -30.000 slw -gs clippath -7969 11445 m 8112 11475 l 7969 11505 l 8415 11505 l 8415 11445 l cp -7376 11505 m 7232 11475 l 7376 11445 l 6930 11445 l 6930 11505 l cp -clip -n 6975 11475 m 8370 11475 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 7376 11505 m 7232 11475 l 7376 11445 l 7352 11475 l 7376 11505 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 7969 11445 m 8112 11475 l 7969 11505 l 7993 11475 l 7969 11445 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw - [60] 0 sd -n 25206 17999 m 25206 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 25655 17999 m 25655 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26104 17999 m 26104 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26555 17999 m 26555 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27005 17999 m 27005 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27455 17999 m 27455 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27906 17999 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22502 17999 m 22502 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22953 17999 m 22953 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23403 17999 m 23403 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23854 17999 m 23854 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24305 17999 m 24305 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24756 17999 m 24756 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19802 17999 m 19802 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20254 17999 m 20254 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20703 17999 m 20703 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21154 17999 m 21154 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21603 17999 m 21603 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22054 17999 m 22054 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17102 17999 m 17102 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17554 17999 m 17554 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18003 17999 m 18003 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18453 17999 m 18453 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18902 17999 m 18902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19354 17999 m 19354 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14400 17999 m 14400 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14852 17999 m 14852 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15301 17999 m 15301 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15753 17999 m 15753 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16202 17999 m 16202 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16654 17999 m 16654 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11701 17999 m 11701 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12150 17999 m 12150 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12602 17999 m 12602 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13051 17999 m 13051 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13503 17999 m 13503 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13952 17999 m 13952 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9001 17999 m 9001 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9450 17999 m 9450 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9902 17999 m 9902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10351 17999 m 10351 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10801 17999 m 10801 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11249 17999 m 11249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6302 17999 m 6302 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6750 17999 m 6750 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7201 17999 m 7201 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7649 17999 m 7649 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8101 17999 m 8101 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8550 17999 m 8550 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3599 17999 m 3599 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4048 17999 m 4048 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4500 17999 m 4500 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4950 17999 m 4950 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5401 17999 m 5401 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5850 17999 m 5850 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 898 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1349 17999 m 1349 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1800 17999 m 1800 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2249 17999 m 2249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2699 17999 m 2699 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3148 17999 m 3148 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16207 m 27906 16207 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16655 m 27906 16655 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17103 m 27906 17103 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17551 m 27906 17551 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 27906 17999 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13969 m 27906 13969 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14417 m 27906 14417 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14866 m 27906 14866 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15314 m 27906 15314 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15761 m 27906 15761 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11729 m 27906 11729 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12177 m 27906 12177 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12625 m 27906 12625 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13073 m 27906 13073 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13521 m 27906 13521 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9491 m 27906 9491 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9939 m 27906 9939 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10388 m 27906 10388 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10835 m 27906 10835 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11283 m 27906 11283 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7256 m 27906 7256 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7704 m 27906 7704 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8151 m 27906 8151 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8600 m 27906 8600 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9048 m 27906 9048 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5018 m 27906 5018 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5466 m 27906 5466 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5914 m 27906 5914 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6362 m 27906 6362 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6810 m 27906 6810 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2778 m 27906 2778 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3225 m 27906 3225 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3673 m 27906 3673 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4122 m 27906 4122 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4570 m 27906 4570 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 540 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 988 m 27906 988 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1436 m 27906 1436 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1884 m 27906 1884 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2332 m 27906 2332 l gs col0 s gr [] 0 sd -% Polyline -n 15525 15067 m 17458 15067 l 17458 15435 l 15525 15435 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -15660 15390 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -% Polyline -n 13095 15255 m 15345 15255 l 15345 17963 l 13095 17963 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -13140 15660 m -gs 1 -1 sc (Any layers) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13230 16200 m -gs 1 -1 sc (Measures) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13410 16785 m -gs 1 -1 sc (are only) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13320 17325 m -gs 1 -1 sc (taken on) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13365 17865 m -gs 1 -1 sc (the axes) col0 sh gr -% Polyline -n 19397 1702 m 20295 1702 l 20295 2070 l 19397 2070 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19530 2025 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 24977 2377 m 25875 2377 l 25875 2745 l 24977 2745 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -25110 2700 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 19577 10432 m 20475 10432 l 20475 10800 l 19577 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19710 10755 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 27315 3457 m 28080 3457 l 28080 3915 l 27315 3915 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27360 3825 m -gs 1 -1 sc (2.00) col0 sh gr -% Polyline -n 22410 2512 m 23175 2512 l 23175 2970 l 22410 2970 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -22500 2835 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 27405 9622 m 28170 9622 l 28170 10080 l 27405 10080 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27495 9945 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 15210 4500 m 18090 4500 l 18090 9270 l 15210 9270 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -16649 9042 m -gs 1 -1 sc (identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 8481 m -gs 1 -1 sc (are not) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7920 m -gs 1 -1 sc (if VIA) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7359 m -gs 1 -1 sc (But No Rule) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 300.00 scf sf -16650 6438 m -gs 1 -1 sc (Center to center) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 6027 m -gs 1 -1 sc (VIAS : 4) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 5466 m -gs 1 -1 sc (Identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16650 4905 m -gs 1 -1 sc (For all) dup sw pop 2 div neg 0 rm col0 sh gr -% Polyline -30.000 slw -gs clippath -11794 9690 m 11937 9720 l 11794 9750 l 12240 9750 l 12240 9690 l cp -11201 9750 m 11057 9720 l 11201 9690 l 10755 9690 l 10755 9750 l cp -clip -n 10800 9720 m 12195 9720 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 11201 9750 m 11057 9720 l 11201 9690 l 11177 9720 l 11201 9750 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 11794 9690 m 11937 9720 l 11794 9750 l 11818 9720 l 11794 9690 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw -n 13365 3007 m 14263 3007 l 14263 3375 l 13365 3375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 9855 11700 m 11340 11700 l 11340 12195 l 9855 12195 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 1935 12195 m 3420 12195 l 3420 12690 l 1935 12690 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 3983 12218 m 4881 12218 l 4881 12586 l 3983 12586 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 11003 9149 m 11901 9149 l 11901 9517 l 11003 9517 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 13187 12007 m 15120 12007 l 15120 12375 l 13187 12375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 15480 12232 m 16875 12232 l 16875 12600 l 15480 12600 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 25875 16642 m 26730 16642 l 26730 17010 l 25875 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 23535 16642 m 24300 16642 l 24300 17010 l 23535 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24705 13987 m 26910 13987 l 26910 14400 l 24705 14400 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19710 3412 m 21015 3412 l 21015 3825 l 19710 3825 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24660 4500 m 26460 4500 l 26460 4950 l 24660 4950 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24347 10432 m 25245 10432 l 25245 10800 l 24347 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 22320 9307 m 23085 9307 l 23085 9765 l 22320 9765 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 4500 1932 m 5985 1932 l 5985 2385 l 4500 2385 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 12330 810 m 13680 810 l 13680 1305 l 12330 1305 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 2880 6346 m 4364 6346 l 4364 6840 l 2880 6840 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 9000 8843 m 9876 8843 l 9876 9225 l 9000 9225 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19575 12637 m 21915 12637 l 21915 13500 l 19575 13500 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 5582 4402 m 6480 4402 l 6480 4770 l 5582 4770 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 16877 2062 m 17775 2062 l 17775 2430 l 16877 2430 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -13500 3330 m -gs 1 -1 sc (0.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9990 12060 m -gs 1 -1 sc (N_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -2070 12555 m -gs 1 -1 sc (Body P) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -4144 12517 m -gs 1 -1 sc (1.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -11164 9448 m -gs 1 -1 sc (3.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -13275 12330 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -15570 12555 m -gs 1 -1 sc (NO 4.24) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -23625 16965 m -gs 1 -1 sc (NO) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -25965 16965 m -gs 1 -1 sc (YES) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24840 14310 m -gs 1 -1 sc (POLY WIRE) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19890 3735 m -gs 1 -1 sc (ALU 1) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24705 4860 m -gs 1 -1 sc (ALU 2,3,4) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24480 10755 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -22365 9675 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -12420 1170 m -gs 1 -1 sc (Body N) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -4635 2264 m -gs 1 -1 sc (NWELL) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -2975 6705 m -gs 1 -1 sc (P_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9139 9142 m -gs 1 -1 sc (7.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -20250 12960 m -gs 1 -1 sc (DIFF) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19710 13410 m -gs 1 -1 sc (SAME WELL) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -5760 4725 m -gs 1 -1 sc (4.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -17010 2385 m -gs 1 -1 sc (4.00) col0 sh gr -$F2psEnd -rs -end diff --git a/alliance/share/doc/symb_rules/symb_rules.fig b/alliance/share/doc/symb_rules/symb_rules.fig deleted file mode 100644 index 3a62b4d1..00000000 --- a/alliance/share/doc/symb_rules/symb_rules.fig +++ /dev/null @@ -1,1516 +0,0 @@ -#FIG 3.2 -Landscape -Center -Metric -A4 -42.10 -Single --2 -1200 2 -0 32 #0099ff -0 33 #f1c084 -6 28395 5355 29475 12555 -2 2 0 2 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 29422 5377 29422 12509 28440 12509 28440 5377 29422 5377 -4 0 0 0 0 0 47 4.7124 4 495 6465 28714 5652 SYMBOLIC RULES \001 --6 -6 855 495 27945 18045 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 25205 18000 25205 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 25655 18000 25655 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 26106 18000 26106 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 26556 18000 26556 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 27006 18000 27006 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 27456 18000 27456 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 27907 18000 27907 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 22505 18000 22505 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 22955 18000 22955 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 23404 18000 23404 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 23855 18000 23855 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 24305 18000 24305 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 24756 18000 24756 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 19803 18000 19803 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 20254 18000 20254 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 20704 18000 20704 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 21155 18000 21155 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 21604 18000 21604 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 22055 18000 22055 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 17103 18000 17103 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 17554 18000 17554 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 18003 18000 18003 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 18454 18000 18454 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 18904 18000 18904 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 19355 18000 19355 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 14403 18000 14403 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 14852 18000 14852 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 15303 18000 15303 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 15754 18000 15754 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 16203 18000 16203 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 16654 18000 16654 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 11702 18000 11702 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 12152 18000 12152 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 12603 18000 12603 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 13952 18000 13952 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 9002 18000 9002 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 9451 18000 9451 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 9902 18000 9902 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 10352 18000 10352 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 10803 18000 10803 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 11251 18000 11251 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 6301 18000 6301 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 6751 18000 6751 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 7202 18000 7202 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 7651 18000 7651 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 8102 18000 8102 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 8551 18000 8551 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 3600 18000 3600 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 4050 18000 4050 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 4500 18000 4500 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 4951 18000 4951 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 5401 18000 5401 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 5850 18000 5850 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 1800 18000 1800 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 2250 18000 2250 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 3150 18000 3150 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 16209 27907 16209 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 16657 27907 16657 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 17104 27907 17104 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 17552 27907 17552 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 13970 27907 13970 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 14418 27907 14418 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 14866 27907 14866 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 15314 27907 15314 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 15761 27907 15761 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 11732 27907 11732 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 12180 27907 12180 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 12627 27907 12627 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 13075 27907 13075 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 13523 27907 13523 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 9941 27907 9941 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 10389 27907 10389 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 10836 27907 10836 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 11284 27907 11284 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 7256 27907 7256 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 7704 27907 7704 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 8151 27907 8151 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 8599 27907 8599 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 9047 27907 9047 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 5017 27907 5017 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 5465 27907 5465 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 5913 27907 5913 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 6360 27907 6360 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 6808 27907 6808 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 18000 27907 18000 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 540 27907 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 18000 899 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 2779 27907 2779 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 3226 27907 3226 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 3674 27907 3674 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 4122 27907 4122 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 4570 27907 4570 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 1436 27907 1436 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 1883 27907 1883 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 2331 27907 2331 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 2699 18000 2699 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 988 27907 988 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 13491 18000 13491 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 1343 18000 1343 540 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 899 9491 27907 9491 -2 1 0 1 0 7 100 0 -1 0.000 0 0 -1 0 0 2 - 13047 18000 13047 540 --6 -6 26865 11115 27135 11430 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 11385 26905 11170 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 11170 26910 11385 --6 -6 24165 9765 24435 10080 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24390 10035 24205 9820 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24395 9820 24210 10035 --6 -6 26865 9765 27135 10080 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 10035 26905 9820 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 9820 26910 10035 --6 -6 24165 11115 24435 11430 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24390 11385 24205 11170 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24395 11170 24210 11385 --6 -6 24210 7965 24480 8280 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24435 8235 24250 8020 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24440 8020 24255 8235 --6 -6 26865 7965 27135 8280 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 8235 26905 8020 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 8020 26910 8235 --6 -6 26910 5760 27180 6075 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27135 6030 26950 5815 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27140 5815 26955 6030 --6 -6 24165 5760 24435 6075 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24390 6030 24205 5815 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24395 5815 24210 6030 --6 -6 24210 3510 24480 3825 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24435 3780 24250 3565 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24440 3565 24255 3780 --6 -6 26865 3510 27135 3825 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 3780 26905 3565 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 3565 26910 3780 --6 -6 24165 1260 24435 1575 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24390 1530 24205 1315 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24395 1315 24210 1530 --6 -6 26820 1260 27090 1575 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27045 1530 26860 1315 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27050 1315 26865 1530 --6 -6 19215 810 19485 1125 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 1080 19255 865 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 865 19260 1080 --6 -6 21870 810 22140 1125 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22095 1080 21910 865 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22100 865 21915 1080 --6 -6 21870 2565 22140 2880 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22095 2835 21910 2620 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22100 2620 21915 2835 --6 -6 19215 2565 19485 2880 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 2835 19255 2620 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 2620 19260 2835 --6 -6 19215 4815 19485 5130 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 5085 19255 4870 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 4870 19260 5085 --6 -6 21870 4815 22140 5130 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22095 5085 21910 4870 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22100 4870 21915 5085 --6 -6 21915 9315 22185 9630 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22140 9585 21955 9370 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22145 9370 21960 9585 --6 -6 19215 9315 19485 9630 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 9585 19255 9370 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 9370 19260 9585 --6 -6 19215 11565 19485 11880 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 11835 19255 11620 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 11620 19260 11835 --6 -6 21915 11565 22185 11880 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22140 11835 21955 11620 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22145 11620 21960 11835 --6 -6 21915 14220 22185 14535 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22140 14490 21955 14275 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22145 14275 21960 14490 --6 -6 19215 14265 19485 14580 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 14535 19255 14320 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 14320 19260 14535 --6 -6 19215 16920 19485 17235 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 17190 19255 16975 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 16975 19260 17190 --6 -6 21915 16920 22185 17235 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22140 17190 21955 16975 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22145 16975 21960 17190 --6 -6 23670 17370 23940 17685 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 23895 17640 23710 17425 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 23900 17425 23715 17640 --6 -6 24570 17370 24840 17685 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24795 17640 24610 17425 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 24800 17425 24615 17640 --6 -6 25110 17325 25380 17640 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 25335 17595 25150 17380 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 25340 17380 25155 17595 --6 -6 25110 16470 25380 16785 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 25335 16740 25150 16525 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 25340 16525 25155 16740 --6 -6 26010 17370 26280 17685 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 26235 17640 26050 17425 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 26240 17425 26055 17640 --6 -6 26865 17370 27135 17685 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 17640 26905 17425 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 17425 26910 17640 --6 -6 26865 16515 27135 16830 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27090 16785 26905 16570 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 27095 16570 26910 16785 --6 -6 12015 11970 12285 12285 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 12240 12240 12055 12025 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 12245 12025 12060 12240 --6 -6 8415 9765 8685 10080 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 8640 10035 8455 9820 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 8645 9820 8460 10035 --6 -6 8415 12915 8685 13230 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 8640 13185 8455 12970 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 8645 12970 8460 13185 --6 -6 6615 9765 6885 10080 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 6840 10035 6655 9820 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 6845 9820 6660 10035 --6 -6 7065 15165 7335 15480 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7290 15435 7105 15220 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7295 15220 7110 15435 --6 -6 8865 13815 9135 14130 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9090 14085 8905 13870 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9095 13870 8910 14085 --6 -6 8865 16020 9135 16335 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9090 16290 8905 16075 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9095 16075 8910 16290 --6 -6 3915 16020 4185 16335 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 4140 16290 3955 16075 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 4145 16075 3960 16290 --6 -6 8865 7515 9135 7830 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9090 7785 8905 7570 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9095 7570 8910 7785 --6 -6 8865 2160 9135 2475 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9090 2430 8905 2215 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 9095 2215 8910 2430 --6 -6 12915 4410 13185 4725 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 13140 4680 12955 4465 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 13145 4465 12960 4680 --6 -6 3465 2160 3735 2475 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 3690 2430 3505 2215 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 3695 2215 3510 2430 --6 -6 1215 3960 1485 4275 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 1440 4230 1255 4015 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 1445 4015 1260 4230 --6 -6 13815 3960 14085 4275 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 14040 4230 13855 4015 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 14045 4015 13860 4230 --6 -6 11565 3510 11835 3825 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 11790 3780 11605 3565 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 11795 3565 11610 3780 --6 -6 12915 6615 13185 6930 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 13140 6885 12955 6670 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 13145 6670 12960 6885 --6 -6 2115 3060 2385 3375 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 2340 3330 2155 3115 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 2345 3115 2160 3330 --6 -6 3960 9765 4230 10080 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 4185 10035 4000 9820 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 4190 9820 4005 10035 --6 -6 5265 12015 5535 12330 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5490 12285 5305 12070 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5495 12070 5310 12285 --6 -6 6615 12915 6885 13230 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 6840 13185 6655 12970 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 6845 12970 6660 13185 --6 -6 3465 9765 3735 10080 -2 1 0 4 0 20 61 0 15 0.000 0 0 -1 0 0 2 - 3690 10035 3505 9820 -2 1 0 4 0 20 61 0 15 0.000 0 0 -1 0 0 2 - 3695 9820 3510 10035 --6 -6 6480 14175 7020 14670 -6 6480 14175 7020 14670 -6 6480 14175 7020 14670 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 6526 14194 6976 14194 6976 14642 6526 14642 6526 14194 --6 --6 --6 -6 26910 15120 27180 15435 -2 1 0 4 0 7 65 0 -1 0.000 0 0 -1 0 0 2 - 27135 15390 26950 15175 -2 1 0 4 0 7 65 0 -1 0.000 0 0 -1 0 0 2 - 27140 15175 26955 15390 --6 -6 26910 12870 27180 13185 -2 1 0 4 0 7 65 0 -1 0.000 0 0 -1 0 0 2 - 27135 13140 26950 12925 -2 1 0 4 0 7 65 0 -1 0.000 0 0 -1 0 0 2 - 27140 12925 26955 13140 --6 -6 10665 9765 10980 10080 -2 1 0 3 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10927 10035 10712 9820 -2 1 0 3 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10933 9820 10717 10035 --6 -6 6930 10845 8415 11520 -6 7155 10881 8100 11295 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 7178 10904 8076 10904 8076 11272 7178 11272 7178 10904 -4 0 0 0 0 0 24 0.0000 4 255 630 7339 11203 3.00\001 --6 -2 1 0 3 0 7 0 0 20 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 6975 11475 8370 11475 --6 -6 7065 14670 7335 14985 -2 1 0 4 0 7 56 0 -1 0.000 0 0 -1 0 0 2 - 7290 14940 7105 14725 -2 1 0 4 0 7 56 0 -1 0.000 0 0 -1 0 0 2 - 7295 14725 7110 14940 --6 -6 12015 11115 12285 11430 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 12240 11385 12055 11170 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 12245 11170 12060 11385 --6 -6 2115 5265 2385 5580 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 2340 5535 2155 5320 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 2345 5320 2160 5535 --6 -6 7515 6210 7785 6525 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7740 6480 7555 6265 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7745 6265 7560 6480 --6 -6 7515 3465 7785 3780 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7740 3735 7555 3520 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 7745 3520 7560 3735 --6 -6 10215 6210 10485 6525 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10440 6480 10255 6265 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10445 6265 10260 6480 --6 -6 10215 3465 10485 3780 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10440 3735 10255 3520 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 10445 3520 10260 3735 --6 -6 5265 11115 5535 11430 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5490 11385 5305 11170 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5495 11170 5310 11385 --6 -6 861 539 27907 18000 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 25206 17999 25206 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 25655 17999 25655 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 26104 17999 26104 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 26555 17999 26555 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 27005 17999 27005 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 27455 17999 27455 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 27906 17999 27906 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 22502 17999 22502 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 22953 17999 22953 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 23403 17999 23403 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 23854 17999 23854 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 24305 17999 24305 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 24756 17999 24756 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 19802 17999 19802 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 20254 17999 20254 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 20703 17999 20703 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 21154 17999 21154 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 21603 17999 21603 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 22054 17999 22054 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 17102 17999 17102 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 17554 17999 17554 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 18003 17999 18003 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 18453 17999 18453 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 18902 17999 18902 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 19354 17999 19354 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 14400 17999 14400 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 14852 17999 14852 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 15301 17999 15301 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 15753 17999 15753 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 16202 17999 16202 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 16654 17999 16654 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 11701 17999 11701 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 12150 17999 12150 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 12602 17999 12602 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 13051 17999 13051 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 13503 17999 13503 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 13952 17999 13952 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 9001 17999 9001 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 9450 17999 9450 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 9902 17999 9902 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 10351 17999 10351 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 10801 17999 10801 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 11249 17999 11249 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 6302 17999 6302 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 6750 17999 6750 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 7201 17999 7201 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 7649 17999 7649 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 8101 17999 8101 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 8550 17999 8550 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 3599 17999 3599 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 4048 17999 4048 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 4500 17999 4500 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 4950 17999 4950 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 5401 17999 5401 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 5850 17999 5850 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 17999 898 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 1349 17999 1349 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 1800 17999 1800 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 2249 17999 2249 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 2699 17999 2699 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 3148 17999 3148 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 16207 27906 16207 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 16655 27906 16655 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 17103 27906 17103 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 17551 27906 17551 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 17999 27906 17999 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 13969 27906 13969 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 14417 27906 14417 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 14866 27906 14866 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 15314 27906 15314 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 15761 27906 15761 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 11729 27906 11729 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 12177 27906 12177 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 12625 27906 12625 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 13073 27906 13073 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 13521 27906 13521 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 9491 27906 9491 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 9939 27906 9939 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 10388 27906 10388 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 10835 27906 10835 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 11283 27906 11283 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 7256 27906 7256 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 7704 27906 7704 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 8151 27906 8151 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 8600 27906 8600 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 9048 27906 9048 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 5018 27906 5018 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 5466 27906 5466 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 5914 27906 5914 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 6362 27906 6362 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 6810 27906 6810 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 2778 27906 2778 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 3225 27906 3225 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 3673 27906 3673 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 4122 27906 4122 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 4570 27906 4570 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 540 27906 540 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 988 27906 988 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 1436 27906 1436 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 1884 27906 1884 -2 1 1 1 0 7 0 0 -1 4.000 0 0 -1 0 0 2 - 898 2332 27906 2332 --6 -6 15525 15030 17460 15435 -6 15525 15030 17460 15435 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 15525 15067 17458 15067 17458 15435 15525 15435 15525 15067 --6 -4 0 0 0 0 0 24 0.0000 4 255 1650 15660 15390 YES 4.00 \001 --6 -6 13095 15255 15345 18000 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 13095 15255 15345 15255 15345 17963 13095 17963 13095 15255 -4 0 0 0 0 0 34 0.0000 4 450 2175 13140 15660 Any layers\001 -4 0 0 0 0 0 34 0.0000 4 345 1935 13230 16200 Measures\001 -4 0 0 0 0 0 34 0.0000 4 450 1605 13410 16785 are only\001 -4 0 0 0 0 0 34 0.0000 4 345 1665 13320 17325 taken on\001 -4 0 0 0 0 0 34 0.0000 4 345 1620 13365 17865 the axes\001 --6 -6 19395 1170 20295 2610 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 19800 1215 19800 2565 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 19397 1702 20295 1702 20295 2070 19397 2070 19397 1702 -4 0 0 0 0 0 24 0.0000 4 255 630 19530 2025 3.00\001 --6 -6 24975 1845 25875 3285 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 25380 1890 25380 3240 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 24977 2377 25875 2377 25875 2745 24977 2745 24977 2377 -4 0 0 0 0 0 24 0.0000 4 255 630 25110 2700 3.00\001 --6 -6 19575 9900 20475 11340 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 19980 9945 19980 11295 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 19577 10432 20475 10432 20475 10800 19577 10800 19577 10432 -4 0 0 0 0 0 24 0.0000 4 255 630 19710 10755 3.00\001 --6 -6 27270 2745 28080 4635 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 27315 3240 27315 2790 27315 4590 27315 4140 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 27315 3457 28080 3457 28080 3915 27315 3915 27315 3457 -4 0 0 0 0 0 24 0.0000 4 255 630 27360 3825 2.00\001 --6 -6 22275 2115 23175 3510 -6 22410 2475 23175 2970 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 22410 2512 23175 2512 23175 2970 22410 2970 22410 2512 -4 0 0 0 0 0 24 0.0000 4 255 630 22500 2835 1.00\001 --6 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 22320 2610 22320 2160 22320 3465 22320 3015 --6 -6 27270 9225 28170 10620 -6 27405 9585 28170 10080 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 27405 9622 28170 9622 28170 10080 27405 10080 27405 9622 -4 0 0 0 0 0 24 0.0000 4 255 630 27495 9945 1.00\001 --6 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 27315 9720 27315 9270 27315 10575 27315 10125 --6 -6 3420 7965 3780 8325 -2 1 0 4 0 1 61 0 15 0.000 0 0 -1 0 0 2 - 3719 8274 3474 8028 -2 1 0 4 0 1 61 0 15 0.000 0 0 -1 0 0 2 - 3726 8028 3479 8274 --6 -6 3465 7515 3735 7830 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 3690 7785 3505 7570 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 3695 7570 3510 7785 --6 -6 3465 8010 3735 8325 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 3690 8280 3505 8065 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 3695 8065 3510 8280 --6 -6 10665 15165 10935 15480 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 10890 15435 10705 15220 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 10895 15220 10710 15435 --6 -6 10665 13365 10935 13680 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 10890 13635 10705 13420 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 10895 13420 10710 13635 --6 -6 10665 12915 10935 13230 -2 1 0 4 0 20 10 0 15 0.000 0 0 -1 0 0 2 - 10890 13185 10705 12970 -2 1 0 4 0 20 10 0 15 0.000 0 0 -1 0 0 2 - 10895 12970 10710 13185 --6 -6 10665 13365 10935 13680 -2 1 0 4 0 20 10 0 15 0.000 0 0 -1 0 0 2 - 10890 13635 10705 13420 -2 1 0 4 0 20 10 0 15 0.000 0 0 -1 0 0 2 - 10895 13420 10710 13635 --6 -6 4815 3465 5085 3780 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5040 3735 4855 3520 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5045 3520 4860 3735 --6 -6 4815 5310 5085 5625 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5040 5580 4855 5365 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 5045 5365 4860 5580 --6 -6 15210 4500 18090 9270 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 15210 4500 18090 4500 18090 9270 15210 9270 15210 4500 -4 1 0 0 0 0 34 0.0000 4 345 1695 16649 9042 identical\001 -4 1 0 0 0 0 34 0.0000 4 285 1350 16649 8481 are not\001 -4 1 0 0 0 0 34 0.0000 4 345 1290 16649 7920 if VIA\001 -4 1 0 0 0 0 34 0.0000 4 345 2505 16649 7359 But No Rule\001 -4 1 0 0 0 0 20 0.0000 4 195 1860 16650 6438 Center to center\001 -4 1 0 0 0 0 34 0.0000 4 345 1755 16649 6027 VIAS : 4\001 -4 1 0 0 0 0 34 0.0000 4 345 1725 16649 5466 Identical\001 -4 1 0 0 0 0 34 0.0000 4 345 1290 16650 4905 For all\001 --6 -2 1 0 3 0 7 83 0 57 8.000 0 0 -1 0 0 3 - 19534 17104 22144 17104 22235 17104 -2 1 3 1 0 7 77 0 44 6.000 0 0 -1 0 0 2 - 18454 8599 23404 8599 -2 1 0 1 0 7 65 0 44 6.000 0 0 -1 0 0 3 - 19355 9493 21964 9493 22055 9493 -2 1 0 1 0 7 85 0 44 0.000 0 0 -1 0 0 3 - 7650 3195 7651 5419 7651 6853 -2 1 0 1 0 7 85 0 44 0.000 0 0 -1 0 0 3 - 12962 4615 12962 6853 12962 6763 -2 1 0 6 0 7 90 0 19 8.000 0 0 -1 0 0 2 - 18450 17999 18450 9318 -2 1 3 5 0 7 77 0 44 6.000 0 0 -1 0 0 2 - 23175 541 23220 18000 -2 1 3 5 0 7 77 0 1 6.000 0 0 -1 0 0 2 - 18522 8595 23091 8595 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 13050 6795 13050 6165 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 13050 4590 13050 4815 -2 1 0 4 0 7 64 0 -1 8.000 0 0 -1 0 0 2 - 9000 2340 9000 7695 -2 1 0 4 0 7 64 0 -1 8.000 0 0 -1 0 0 2 - 3600 2385 3600 8145 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 3645 9945 4095 9945 -2 1 0 4 0 7 68 0 44 8.000 0 0 -1 0 0 3 - 6750 9931 6750 12170 6750 13050 -2 1 0 4 0 7 68 0 44 8.000 0 0 -1 0 0 3 - 8550 9931 8550 12170 8550 13050 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 12150 12195 12150 11295 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 3 - 4050 16200 9045 16200 9090 16200 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 9000 13995 9000 16200 -2 1 0 4 0 7 83 0 -1 6.000 0 0 -1 0 0 2 - 19350 9495 22050 9495 -2 1 0 4 0 7 58 0 7 8.000 0 0 -1 0 0 2 - 23855 17552 24756 17552 -2 1 0 4 0 7 58 0 7 8.000 0 0 -1 0 0 2 - 27006 16657 27006 17552 -2 1 0 4 0 7 71 0 -1 6.000 0 0 -1 0 0 2 - 19350 2745 22050 2745 -2 1 0 4 0 7 65 0 57 6.000 0 0 -1 0 0 3 - 24305 3674 26916 3674 27006 3674 -2 1 0 4 0 7 82 0 57 6.000 0 0 -1 0 0 3 - 24395 8151 27006 8151 27096 8151 -2 2 0 3 0 7 85 0 44 0.000 0 0 -1 0 0 5 - 19174 9047 22325 9047 22325 9941 19174 9941 19174 9047 -2 1 0 4 0 7 70 0 57 6.000 0 0 -1 0 0 3 - 24305 1436 26916 1436 27006 1436 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 7200 15345 7200 14850 -2 2 0 3 0 7 85 0 45 0.000 0 0 -1 0 0 5 - 19125 767 22276 767 22276 1215 19125 1215 19125 767 -2 1 0 4 0 7 71 0 -1 6.000 0 0 -1 0 0 2 - 19350 990 22050 990 -2 1 0 4 0 7 65 0 44 6.000 0 0 -1 0 0 3 - 19355 11732 21964 11732 22055 11732 -2 1 0 4 0 7 70 0 -1 10.000 0 0 -1 0 0 3 - 24345 11295 27000 11295 27045 11295 -2 1 0 4 0 7 70 0 -1 10.000 0 0 -1 0 0 2 - 24345 9945 27090 9945 -2 1 3 5 0 7 70 0 -1 6.000 0 0 -1 0 0 2 - 23220 16245 27900 16245 -2 1 0 4 0 7 58 0 7 8.000 0 0 -1 0 0 2 - 25245 16655 25245 17550 -2 1 0 4 0 7 74 0 7 8.000 0 0 -1 0 0 2 - 26196 17552 27006 17552 -2 1 0 4 0 7 68 0 57 8.000 0 0 -1 0 0 3 - 19355 14418 21964 14418 22055 14418 -2 1 0 4 0 7 68 0 57 8.000 0 0 -1 0 0 3 - 19355 17104 21964 17104 22055 17104 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 5400 12195 5400 11295 -2 1 0 4 0 7 82 0 57 6.000 0 0 -1 0 0 3 - 24300 5895 27006 5913 27096 5913 -2 1 3 5 0 7 77 0 1 6.000 0 0 -1 0 0 2 - 23247 9045 27900 9045 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 2026 5211 2475 5211 2475 5659 2026 5659 2026 5211 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 7425 3427 7875 3427 7875 3870 7425 3870 7425 3427 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 7425 6120 7875 6120 7875 6615 7425 6615 7425 6120 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 10126 3423 10575 3423 10575 3870 10126 3870 10126 3423 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 10127 6122 10576 6122 10576 6570 10127 6570 10127 6122 -2 2 0 3 0 21 60 0 25 0.000 0 0 -1 0 0 5 - 11473 7920 11925 7920 11925 8370 11473 8370 11473 7920 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 5176 11061 5625 11061 5625 11509 5176 11509 5176 11061 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 11926 11061 12375 11061 12375 11509 11926 11509 11926 11061 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 5850 10620 9675 10620 9675 12375 5850 12375 5850 10620 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 4950 10620 5940 10620 5940 12375 4950 12375 4950 10620 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 6075 14625 8505 14625 8505 15480 6075 15480 6075 14625 -2 2 0 3 0 2 80 0 44 0.000 0 0 -1 0 0 5 - 6075 13746 7426 13746 7426 15089 6075 15089 6075 13746 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 8325 14625 11117 14625 11117 15480 8325 15480 8325 14625 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 9675 10620 11970 10620 11970 12375 9675 12375 9675 10620 -2 2 0 3 0 2 90 0 44 0.000 0 0 -1 0 0 5 - 11701 10620 12600 10620 12600 12375 11701 12375 11701 10620 -2 1 0 4 0 7 65 0 57 8.000 0 0 -1 0 0 3 - 24395 15300 27006 15300 27096 15300 -2 1 0 4 0 7 66 0 -1 0.000 0 0 -1 0 0 2 - 24435 15390 24250 15175 -2 1 0 4 0 7 66 0 -1 0.000 0 0 -1 0 0 2 - 24440 15175 24255 15390 -2 2 0 3 0 2 85 0 44 0.000 0 0 -1 0 0 5 - 19125 9047 22321 9047 22321 9945 19125 9945 19125 9047 -2 2 0 3 0 2 85 0 44 0.000 0 0 -1 0 0 5 - 19125 11295 22325 11295 22325 12180 19125 12180 19125 11295 -2 2 0 3 0 16 85 0 45 0.000 0 0 -1 0 0 5 - 24075 988 27276 988 27276 1890 24075 1890 24075 988 -2 2 0 3 0 16 85 0 45 0.000 0 0 -1 0 0 5 - 24075 3226 27276 3226 27276 4095 24075 4095 24075 3226 -2 2 0 3 0 16 83 0 45 0.000 0 0 -1 0 0 5 - 24075 5490 27276 5490 27276 6390 24075 6390 24075 5490 -2 2 0 3 0 16 83 0 45 0.000 0 0 -1 0 0 5 - 24075 7695 27276 7695 27276 8595 24075 8595 24075 7695 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 6975 5670 8325 5670 8325 7020 6975 7020 6975 5670 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 6931 3003 8325 3003 8325 4365 6931 4365 6931 3003 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 9675 3003 11070 3003 11070 4365 9675 4365 9675 3003 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 9675 5689 11025 5689 11025 7031 9675 7031 9675 5689 -2 2 0 3 0 6 82 0 44 0.000 0 0 -1 0 0 5 - 9900 3003 10799 3003 10799 7031 9900 7031 9900 3003 -2 2 0 3 0 6 90 0 44 0.000 0 0 -1 0 0 5 - 2476 3015 4725 3015 4725 7043 2476 7043 2476 3015 -2 2 0 3 0 6 85 0 44 0.000 0 0 -1 0 0 5 - 1800 3015 2699 3015 2699 5701 1800 5701 1800 3015 -2 2 0 3 0 6 90 0 44 0.000 0 0 -1 0 0 5 - 10531 4346 12783 4346 12783 7031 10531 7031 10531 4346 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 12375 4770 13725 4770 13725 6113 12375 6113 12375 4770 -2 2 0 3 0 6 85 0 44 0.000 0 0 -1 0 0 5 - 12600 4346 13500 4346 13500 7031 12600 7031 12600 4346 -2 2 0 3 0 1 80 0 15 0.000 0 0 -1 0 0 5 - 25200 7695 26100 7695 26100 8595 25200 8595 25200 7695 -2 1 0 1 0 7 82 0 -1 6.000 0 0 -1 0 0 3 - 19444 7254 22055 7254 22144 7254 -2 1 0 4 0 7 79 0 -1 6.000 0 0 -1 0 0 2 - 19395 7245 22095 7245 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19440 7335 19255 7120 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 19445 7120 19260 7335 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22140 7335 21955 7120 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 22145 7120 21960 7335 -2 1 0 4 0 7 65 0 57 8.000 0 0 -1 0 0 3 - 24395 13050 27006 13050 27096 13050 -2 1 0 4 0 7 66 0 -1 0.000 0 0 -1 0 0 2 - 24435 13140 24250 12925 -2 1 0 4 0 7 66 0 -1 0.000 0 0 -1 0 0 2 - 24440 12925 24255 13140 -2 1 0 3 0 7 0 0 20 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 10800 9720 12195 9720 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 9450 7245 9450 10620 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 13365 3007 14263 3007 14263 3375 13365 3375 13365 3007 -2 2 0 3 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 9855 11700 11340 11700 11340 12195 9855 12195 9855 11700 -2 2 0 3 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 1935 12195 3420 12195 3420 12690 1935 12690 1935 12195 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 13770 2790 13365 2790 14400 2790 13995 2790 -2 1 0 4 0 7 57 0 -1 8.000 0 0 -1 0 0 2 - 4050 9945 4050 15930 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 2 - 3600 8055 3600 9945 -2 1 0 4 0 7 60 0 -1 8.000 0 0 -1 0 0 3 - 10800 9931 10800 12170 10800 13545 -2 2 0 3 0 21 55 0 25 0.000 0 0 -1 0 0 5 - 10576 15077 11025 15077 11025 15525 10576 15525 10576 15077 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 2 - 3600 8145 11700 8145 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 2 - 11700 3645 11700 8100 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 3 - 2250 3226 2250 5465 2250 5374 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 2 - 7650 3645 7650 6345 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 3 - 10350 3645 10350 5419 10350 6390 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 4320 11925 3915 11925 4995 11925 4545 11925 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 3983 12218 4881 12218 4881 12586 3983 12586 3983 12218 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 14625 11340 14625 13095 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 15345 13095 16650 11745 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 11003 9149 11901 9149 11901 9517 11003 9517 11003 9149 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 13187 12007 15120 12007 15120 12375 13187 12375 13187 12007 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 15480 12232 16875 12232 16875 12600 15480 12600 15480 12232 -2 1 0 6 0 7 1 0 -1 8.000 0 0 -1 0 0 2 - 13050 9495 13050 18000 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 16290 14445 16290 16155 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 25875 16642 26730 16642 26730 17010 25875 17010 25875 16642 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 23535 16642 24300 16642 24300 17010 23535 17010 23535 16642 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 24705 13987 26910 13987 26910 14400 24705 14400 24705 13987 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 19710 3412 21015 3412 21015 3825 19710 3825 19710 3412 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 24660 4500 26460 4500 26460 4950 24660 4950 24660 4500 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 1 1 2 - 2 1 5.00 60.00 90.00 - 2 1 5.00 60.00 90.00 - 24750 10170 24750 11025 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 24347 10432 25245 10432 25245 10800 24347 10800 24347 10432 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 4 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 22320 9090 22320 8640 22320 10305 22320 9945 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 22320 9307 23085 9307 23085 9765 22320 9765 22320 9307 -2 2 0 3 0 2 80 0 44 0.000 0 0 -1 0 0 5 - 10125 14618 11431 14618 11431 15930 10125 15930 10125 14618 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 12825 5223 13275 5223 13275 5670 12825 5670 12825 5223 -2 2 0 2 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 4500 1932 5985 1932 5985 2385 4500 2385 4500 1932 -2 2 0 3 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 12330 810 13680 810 13680 1305 12330 1305 12330 810 -2 2 0 2 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 2880 6346 4364 6346 4364 6840 2880 6840 2880 6346 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 9000 8843 9876 8843 9876 9225 9000 9225 9000 8843 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 19575 12637 21915 12637 21915 13500 19575 13500 19575 12637 -2 2 0 3 0 1 80 0 15 0.000 0 0 -1 0 0 5 - 25245 5490 26100 5490 26100 6390 25245 6390 25245 5490 -2 1 0 4 0 7 46 0 -1 0.000 0 0 -1 0 0 2 - 11795 8020 11610 8235 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 11790 7830 11605 7615 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 11795 7615 11610 7830 -2 2 0 3 0 21 68 0 25 0.000 0 0 -1 0 0 5 - 3375 7920 3825 7920 3825 8370 3375 8370 3375 7920 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 11025 7476 12377 7476 12377 8820 11025 8820 11025 7476 -2 2 0 1 0 4 67 0 25 0.000 0 0 -1 0 0 5 - 3375 9720 4275 9720 4275 10170 3375 10170 3375 9720 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 13952 9941 15303 9941 15303 11284 13952 11284 13952 9941 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 16654 10389 18003 10389 18003 11732 16654 11732 16654 10389 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 10125 12831 11477 12831 11477 14175 10125 14175 10125 12831 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 13952 13075 15303 13075 15303 14418 13952 14418 13952 13075 -2 2 0 3 0 4 67 0 25 0.000 0 0 -1 0 0 5 - 3825 15975 9225 15975 9225 16425 3825 16425 3825 15975 -2 2 0 3 0 4 70 0 25 0.000 0 0 -1 0 0 5 - 16654 16209 18003 16209 18003 17552 16654 17552 16654 16209 -2 2 0 3 0 4 76 0 25 0.000 0 0 -1 0 0 5 - 24075 9722 27271 9722 27271 10170 24075 10170 24075 9722 -2 2 0 3 0 4 76 0 25 0.000 0 0 -1 0 0 5 - 24075 11072 27271 11072 27271 11520 24075 11520 24075 11072 -2 2 0 3 0 4 77 0 25 0.000 0 0 7 0 0 5 - 24975 12420 26370 12420 26370 13725 24975 13725 24975 12420 -2 2 0 3 0 4 76 0 25 0.000 0 0 -1 0 0 5 - 23540 17327 24980 17327 24980 17775 23540 17775 23540 17327 -2 2 0 3 0 4 76 0 25 0.000 0 0 -1 0 0 5 - 25020 16431 25471 16431 25471 17775 25020 17775 25020 16431 -2 2 0 3 0 4 76 0 25 0.000 0 0 -1 0 0 5 - 25920 17327 27269 17327 27269 17775 25920 17775 25920 17327 -2 2 0 3 0 4 73 0 25 0.000 0 0 -1 0 0 5 - 26820 16470 27270 16470 27270 17775 26820 17775 26820 16470 -2 2 0 3 0 32 85 0 45 0.000 0 0 -1 0 0 5 - 19125 2522 22276 2522 22276 2970 19125 2970 19125 2522 -2 2 0 3 0 32 85 0 45 0.000 0 0 -1 0 0 5 - 19125 765 22276 765 22276 1213 19125 1213 19125 765 -2 2 0 3 0 32 59 0 45 0.000 0 0 -1 0 0 5 - 20250 6840 21157 6840 21157 7695 20250 7695 20250 6840 -2 2 0 3 0 3 58 0 15 0.000 0 0 -1 0 0 5 - 20475 7020 20941 7020 20941 7470 20475 7470 20475 7020 -2 2 0 3 0 32 56 0 45 0.000 0 0 -1 0 0 5 - 20250 4545 21150 4545 21150 5445 20250 5445 20250 4545 -2 2 0 3 0 33 95 0 19 0.000 0 0 -1 0 0 5 - 1350 988 13952 988 13952 7256 1350 7256 1350 988 -2 2 0 3 0 3 56 0 15 0.000 0 0 -1 0 0 5 - 20475 4777 20925 4777 20925 5220 20475 5220 20475 4777 -2 1 0 4 0 7 71 0 -1 6.000 0 0 -1 0 0 2 - 19350 4995 22050 4995 -2 2 0 3 0 2 68 0 44 0.000 0 0 -1 0 0 5 - 20025 13725 21375 13725 21375 15030 20025 15030 20025 13725 -2 2 0 3 0 2 68 0 44 0.000 0 0 -1 0 0 5 - 20025 16388 21375 16388 21375 17730 20025 17730 20025 16388 -2 2 0 3 0 23 63 0 15 0.000 0 0 -1 0 0 5 - 20475 16877 20925 16877 20925 17325 20475 17325 20475 16877 -2 2 0 3 0 23 8 0 15 0.000 0 0 -1 0 0 5 - 20430 14195 20925 14195 20925 14670 20430 14670 20430 14195 -2 2 0 3 0 1 68 0 15 0.000 0 0 7 0 0 5 - 20250 13970 21150 13970 21150 14850 20250 14850 20250 13970 -2 2 0 3 0 1 66 0 15 0.000 0 0 7 0 0 5 - 20250 16657 21155 16657 21155 17550 20250 17550 20250 16657 -2 2 0 3 0 23 63 0 15 0.000 0 0 7 0 0 5 - 25470 15120 25877 15120 25877 15525 25470 15525 25470 15120 -2 2 0 3 0 23 63 0 15 0.000 0 0 7 0 0 5 - 25425 12825 25875 12825 25875 13275 25425 13275 25425 12825 -2 2 0 3 0 1 64 0 15 0.000 0 0 7 0 0 5 - 25200 14850 26145 14850 26145 15750 25200 15750 25200 14850 -2 2 0 3 0 1 64 0 15 0.000 0 0 7 0 0 5 - 25200 12600 26100 12600 26100 13500 25200 13500 25200 12600 -2 1 0 3 0 23 63 0 15 0.000 0 0 -1 0 0 2 - 26820 17325 27270 17325 -2 1 0 3 0 23 63 0 15 0.000 0 0 -1 0 0 2 - 26820 17550 27000 17550 -2 2 0 3 1 32 72 0 45 0.000 0 0 -1 0 0 5 - 7200 3240 8100 3240 8100 4140 7200 4140 7200 3240 -2 2 0 3 0 6 85 0 44 0.000 0 0 -1 0 0 5 - 7202 3003 8102 3003 8102 7031 7202 7031 7202 3003 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 7200 5895 8100 5895 8100 6795 7200 6795 7200 5895 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 9900 5895 10800 5895 10800 6808 9900 6808 9900 5895 -2 2 0 3 1 32 72 0 45 0.000 0 0 -1 0 0 5 - 9900 3240 10800 3240 10800 4140 9900 4140 9900 3240 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 12600 4995 13500 4995 13500 5895 12600 5895 12600 4995 -2 2 0 3 1 32 65 0 45 0.000 0 0 -1 0 0 5 - 11250 7698 12150 7698 12150 8595 11250 8595 11250 7698 -2 2 0 3 0 4 81 0 25 0.000 0 0 -1 0 0 5 - 3375 8145 3825 8145 3825 10164 3375 10164 3375 8145 -2 2 0 3 0 32 62 0 45 0.000 0 0 -1 0 0 5 - 3375 7922 11927 7922 11927 8370 3375 8370 3375 7922 -2 2 0 3 0 21 59 0 25 0.000 0 0 -1 0 0 5 - 3375 7913 3825 7913 3825 8370 3375 8370 3375 7913 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 11790 8235 11605 8020 -2 2 0 3 1 32 79 0 45 0.000 0 0 -1 0 0 5 - 4950 10849 5850 10849 5850 11745 4950 11745 4950 10849 -2 2 0 3 1 32 79 0 45 0.000 0 0 -1 0 0 5 - 11700 10849 12600 10849 12600 11745 11700 11745 11700 10849 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 6300 13995 7198 13995 7198 14850 6300 14850 6300 13995 -2 1 0 4 0 7 10 0 -1 0.000 0 0 -1 0 0 2 - 10800 13545 10800 15300 -2 2 0 3 0 21 13 0 25 0.000 0 0 -1 0 0 5 - 10573 13275 11025 13275 11025 13725 10573 13725 10573 13275 -2 2 0 3 0 32 57 0 45 0.000 0 0 7 0 0 5 - 10351 13074 11250 13074 11250 15760 10351 15760 10351 13074 -2 2 0 3 16 32 80 0 45 0.000 0 0 -1 0 0 5 - 10350 14940 11250 14940 11250 15750 10350 15750 10350 14940 -2 2 0 3 16 32 65 0 45 0.000 0 0 -1 0 0 5 - 10350 13095 11250 13095 11250 13992 10350 13992 10350 13095 -2 2 0 3 0 4 81 0 25 0.000 0 0 -1 0 0 5 - 3825 9720 4275 9720 4275 16425 3825 16425 3825 9720 -2 2 0 3 0 4 81 0 25 0.000 0 0 -1 0 0 5 - 3825 15975 4275 15975 4275 16425 3825 16425 3825 15975 -2 2 0 3 0 4 81 0 25 0.000 0 0 -1 0 0 5 - 3825 15975 4275 15975 4275 16425 3825 16425 3825 15975 -2 1 0 3 0 4 10 0 25 0.000 0 0 -1 0 0 2 - 4275 15975 4275 16425 -2 1 0 3 0 4 10 0 25 0.000 0 0 -1 0 0 2 - 4050 15930 4050 16200 -2 2 0 3 0 2 80 0 44 0.000 0 0 -1 0 0 5 - 4725 10620 6075 10620 6075 11962 4725 11962 4725 10620 -2 2 0 3 0 2 80 0 44 0.000 0 0 -1 0 0 5 - 11475 10628 12825 10628 12825 11970 11475 11970 11475 10628 -2 2 0 3 0 3 70 0 15 0.000 0 0 -1 0 0 5 - 25470 5718 25920 5718 25920 6165 25470 6165 25470 5718 -2 2 0 3 0 3 70 0 15 0.000 0 0 -1 0 0 5 - 25425 7920 25875 7920 25875 8368 25425 8368 25425 7920 -2 2 0 3 0 31 80 0 44 0.000 0 0 -1 0 0 5 - 2025 10620 3375 10620 3375 11970 2025 11970 2025 10620 -2 2 0 3 0 21 59 0 25 0.000 0 0 -1 0 0 5 - 2475 11063 2925 11063 2925 11520 2475 11520 2475 11063 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 2250 10845 3150 10845 3150 11745 2250 11745 2250 10845 -2 2 0 3 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 12825 2115 13275 2115 13275 2565 12825 2565 12825 2115 -2 2 0 3 0 13 80 0 44 0.000 0 0 -1 0 0 5 - 12375 1665 13726 1665 13726 3015 12375 3015 12375 1665 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 12645 1890 13500 1890 13500 2745 12645 2745 12645 1890 -2 2 0 3 0 4 70 0 19 0.000 0 0 -1 0 0 5 - 3374 2325 3825 2325 3825 8145 3374 8145 3374 2325 -2 2 0 3 0 6 90 0 44 0.000 0 0 -1 0 0 5 - 7831 3003 10082 3003 10082 7031 7831 7031 7831 3003 -2 2 0 3 0 4 70 0 19 0.000 0 0 -1 0 0 5 - 8775 2322 9226 2322 9226 7695 8775 7695 8775 2322 -2 2 0 3 0 4 73 0 19 0.000 0 0 -1 0 0 5 - 11475 3674 11925 3674 11925 8151 11475 8151 11475 3674 -2 2 0 3 0 4 76 0 19 0.000 0 0 -1 0 0 5 - 10578 9941 11026 9941 11026 13523 10578 13523 10578 9941 -2 2 0 3 0 4 70 0 19 0.000 0 0 -1 0 0 5 - 8325 9941 8776 9941 8776 13075 8325 13075 8325 9941 -2 2 0 3 0 4 70 0 19 0.000 0 0 -1 0 0 5 - 6525 9916 6976 9916 6976 13050 6525 13050 6525 9916 -2 2 0 3 0 4 70 0 19 0.000 0 0 -1 0 0 5 - 8777 13970 9226 13970 9226 16209 8777 16209 8777 13970 -2 2 0 3 0 32 85 0 45 0.000 0 0 -1 0 0 5 - 19125 4770 22276 4770 22276 5220 19125 5220 19125 4770 -2 2 0 3 0 32 83 0 45 0.000 0 0 -1 0 0 5 - 19125 7020 22280 7020 22280 7470 19125 7470 19125 7020 -2 2 0 3 0 2 83 0 44 0.000 0 0 -1 0 0 5 - 19080 13980 22325 13980 22325 14850 19080 14850 19080 13980 -2 2 0 3 0 2 83 0 44 0.000 0 0 -1 0 0 5 - 19125 16648 22325 16648 22325 17550 19125 17550 19125 16648 -2 2 0 3 0 4 86 0 25 0.000 0 0 -1 0 0 5 - 20025 6615 21380 6615 21380 7920 20025 7920 20025 6615 -2 2 0 3 0 4 86 0 25 0.000 0 0 -1 0 0 5 - 20025 4343 21379 4343 21379 5715 20025 5715 20025 4343 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 5895 3690 5895 5445 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 5582 4402 6480 4402 6480 4770 5582 4770 5582 4402 -2 1 0 1 0 7 90 0 44 0.000 0 0 -1 0 0 2 - 4951 3226 4951 5913 -2 2 0 1 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 4726 5256 5175 5256 5175 5704 4726 5704 4726 5256 -2 2 0 1 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 4725 3427 5175 3427 5175 3870 4725 3870 4725 3427 -2 2 0 3 0 6 90 0 44 0.000 0 0 -1 0 0 5 - 4275 3031 5625 3031 5625 6165 4275 6165 4275 3031 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 3 - 4950 3645 4950 5465 4950 5374 -2 2 0 3 1 32 72 0 45 0.000 0 0 -1 0 0 5 - 4493 3240 5400 3240 5400 4133 4493 4133 4493 3240 -2 1 0 3 0 6 94 0 44 0.000 0 0 -1 0 0 3 - 13952 4122 1350 4122 1439 4122 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 4275 3015 5625 3015 5625 4365 4275 4365 4275 3015 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 4276 4808 5626 4808 5626 6150 4276 6150 4276 4808 -2 1 0 3 0 7 3 0 20 0.000 0 0 -1 1 1 2 - 2 1 8.00 60.00 120.00 - 2 1 8.00 60.00 120.00 - 17325 1440 17325 3195 -2 1 0 1 0 7 90 0 44 0.000 0 0 -1 0 0 2 - 16246 931 16246 3618 -2 2 0 1 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 16021 2961 16470 2961 16470 3409 16021 3409 16021 2961 -2 1 0 4 0 7 46 0 -1 8.000 0 0 -1 0 0 3 - 16245 1350 16245 3170 16245 3079 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 15570 2513 16920 2513 16920 3855 15570 3855 15570 2513 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 15570 728 16920 728 16920 2070 15570 2070 15570 728 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 15795 990 16695 990 16695 1845 15795 1845 15795 990 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 15795 2790 16695 2790 16695 3645 15795 3645 15795 2790 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 16335 1440 16150 1225 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 16340 1225 16155 1440 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 16335 3330 16150 3115 -2 1 0 4 0 7 61 0 -1 0.000 0 0 -1 0 0 2 - 16340 3115 16155 3330 -2 2 0 1 0 21 70 0 25 0.000 0 0 -1 0 0 5 - 16020 1177 16470 1177 16470 1620 16020 1620 16020 1177 -2 2 0 3 0 6 90 0 44 0.000 0 0 -1 0 0 5 - 15300 540 17145 540 17145 4140 15300 4140 15300 540 -2 2 0 1 0 7 0 0 20 0.000 0 0 -1 0 0 5 - 16877 2062 17775 2062 17775 2430 16877 2430 16877 2062 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 4500 5040 5400 5040 5400 5895 4500 5895 4500 5040 -2 2 0 3 0 4 68 0 25 0.000 0 0 -1 0 0 5 - 2880 7476 4232 7476 4232 8820 2880 8820 2880 7476 -2 2 0 3 1 32 68 0 45 0.000 0 0 -1 0 0 5 - 3150 7698 4050 7698 4050 8595 3150 8595 3150 7698 -2 2 0 3 0 6 80 0 44 0.000 0 0 -1 0 0 5 - 1575 4823 2925 4823 2925 6165 1575 6165 1575 4823 -2 2 0 3 1 32 80 0 45 0.000 0 0 -1 0 0 5 - 1800 4999 2700 4999 2700 5895 1800 5895 1800 4999 -2 2 0 3 0 4 77 0 25 0.000 0 0 -1 0 0 5 - 24120 12825 27270 12825 27270 13275 24120 13275 24120 12825 -2 2 0 3 0 4 73 0 25 0.000 0 0 7 0 0 5 - 25020 14670 26370 14670 26370 15976 25020 15976 25020 14670 -2 2 0 3 0 4 73 0 25 0.000 0 0 -1 0 0 5 - 24030 15030 27276 15030 27276 15525 24030 15525 24030 15030 -2 1 0 6 0 4 100 0 25 10.000 0 0 -1 0 0 2 - 14850 9540 14850 540 -2 1 0 6 0 7 90 0 -1 8.000 0 0 -1 0 0 2 - 18450 9910 18450 540 -2 1 0 6 0 7 81 0 -1 14.000 0 0 -1 0 0 4 - 13050 9495 15750 9495 16200 9495 18405 9495 -4 0 0 0 0 0 24 0.0000 4 255 630 13500 3330 0.50\001 -4 0 0 0 0 0 24 0.0000 4 330 1335 9990 12060 N_Trans\001 -4 0 0 0 0 0 24 0.0000 4 330 1080 2070 12555 Body P\001 -4 0 0 0 0 0 24 0.0000 4 255 630 4144 12517 1.00\001 -4 0 0 0 0 0 24 0.0000 4 255 630 11164 9448 3.00\001 -4 0 0 0 0 0 24 0.0000 4 255 1650 13275 12330 YES 4.00 \001 -4 0 0 0 0 0 24 0.0000 4 255 1260 15570 12555 NO 4.24\001 -4 0 0 0 0 0 24 0.0000 4 255 540 23625 16965 NO\001 -4 0 0 0 0 0 24 0.0000 4 255 660 25965 16965 YES\001 -4 0 0 0 0 0 24 0.0000 4 255 1965 24840 14310 POLY WIRE\001 -4 0 0 0 0 0 24 0.0000 4 255 1005 19890 3735 ALU 1\001 -4 0 0 0 0 0 24 0.0000 4 300 1575 24705 4860 ALU 2,3,4\001 -4 0 0 0 0 0 24 0.0000 4 255 630 24480 10755 2.00\001 -4 0 0 0 0 0 24 0.0000 4 255 630 22365 9675 2.00\001 -4 0 0 0 0 0 24 0.0000 4 330 1125 12420 1170 Body N\001 -4 0 0 0 0 0 25 0.0000 4 255 1260 4635 2264 NWELL\001 -4 0 0 0 0 0 25 0.0000 4 330 1275 2975 6705 P_Trans\001 -4 0 0 0 0 0 24 0.0000 4 255 630 9139 9142 7.50\001 -4 0 0 0 0 0 24 0.0000 4 255 795 20250 12960 DIFF\001 -4 0 0 0 0 0 24 0.0000 4 255 2085 19710 13410 SAME WELL\001 -4 0 0 1 0 0 24 4.7124 4 330 6330 540 585 Drawing by Xavier LELOUP DESS 99-00\001 -4 0 0 0 0 0 24 0.0000 4 255 630 5760 4725 4.00\001 -4 0 0 0 0 0 24 0.0000 4 255 630 17010 2385 4.00\001 diff --git a/alliance/share/doc/symb_rules/symb_rules.ps b/alliance/share/doc/symb_rules/symb_rules.ps deleted file mode 100644 index e676a75e..00000000 --- a/alliance/share/doc/symb_rules/symb_rules.ps +++ /dev/null @@ -1,2377 +0,0 @@ -%!PS-Adobe-2.0 -%%Title: symb_rules.ps -%%Creator: fig2dev Version 3.2 Patchlevel 1 -%%CreationDate: Tue Feb 1 17:51:13 2000 -%%For: czo@fox.lip6.fr (Czo [Olivier Sirol]) -%%Orientation: Landscape -%%BoundingBox: 64 37 530 805 -%%Pages: 1 -%%BeginSetup -%%IncludeFeature: *PageSize A4 -%%EndSetup -%%Magnification: 0.4200 -%%EndComments -/MyAppDict 100 dict dup begin def -/$F2psDict 200 dict def -$F2psDict begin -$F2psDict /mtrx matrix put -/col-1 {0 setgray} bind def -/col0 {0.000 0.000 0.000 srgb} bind def -/col1 {0.000 0.000 1.000 srgb} bind def -/col2 {0.000 1.000 0.000 srgb} bind def -/col3 {0.000 1.000 1.000 srgb} bind def -/col4 {1.000 0.000 0.000 srgb} bind def -/col5 {1.000 0.000 1.000 srgb} bind def -/col6 {1.000 1.000 0.000 srgb} bind def -/col7 {1.000 1.000 1.000 srgb} bind def -/col8 {0.000 0.000 0.560 srgb} bind def -/col9 {0.000 0.000 0.690 srgb} bind def -/col10 {0.000 0.000 0.820 srgb} bind def -/col11 {0.530 0.810 1.000 srgb} bind def -/col12 {0.000 0.560 0.000 srgb} bind def -/col13 {0.000 0.690 0.000 srgb} bind def -/col14 {0.000 0.820 0.000 srgb} bind def -/col15 {0.000 0.560 0.560 srgb} bind def -/col16 {0.000 0.690 0.690 srgb} bind def -/col17 {0.000 0.820 0.820 srgb} bind def -/col18 {0.560 0.000 0.000 srgb} bind def -/col19 {0.690 0.000 0.000 srgb} bind def -/col20 {0.820 0.000 0.000 srgb} bind def -/col21 {0.560 0.000 0.560 srgb} bind def -/col22 {0.690 0.000 0.690 srgb} bind def -/col23 {0.820 0.000 0.820 srgb} bind def -/col24 {0.500 0.190 0.000 srgb} bind def -/col25 {0.630 0.250 0.000 srgb} bind def -/col26 {0.750 0.380 0.000 srgb} bind def -/col27 {1.000 0.500 0.500 srgb} bind def -/col28 {1.000 0.630 0.630 srgb} bind def -/col29 {1.000 0.750 0.750 srgb} bind def -/col30 {1.000 0.880 0.880 srgb} bind def -/col31 {1.000 0.840 0.000 srgb} bind def -/col32 {0.000 0.600 1.000 srgb} bind def -/col33 {0.945 0.753 0.518 srgb} bind def - -end -save -52.5 26.0 translate - 90 rotate -1 -1 scale -.9 .9 scale % to make patterns same scale as in xfig - -% This junk string is used by the show operators -/PATsstr 1 string def -/PATawidthshow { % cx cy cchar rx ry string - % Loop over each character in the string - { % cx cy cchar rx ry char - % Show the character - dup % cx cy cchar rx ry char char - PATsstr dup 0 4 -1 roll put % cx cy cchar rx ry char (char) - false charpath % cx cy cchar rx ry char - /clip load PATdraw - % Move past the character (charpath modified the - % current point) - currentpoint % cx cy cchar rx ry char x y - newpath - moveto % cx cy cchar rx ry char - % Reposition by cx,cy if the character in the string is cchar - 3 index eq { % cx cy cchar rx ry - 4 index 4 index rmoveto - } if - % Reposition all characters by rx ry - 2 copy rmoveto % cx cy cchar rx ry - } forall - pop pop pop pop pop % - - currentpoint - newpath - moveto -} bind def -/PATcg { - 7 dict dup begin - /lw currentlinewidth def - /lc currentlinecap def - /lj currentlinejoin def - /ml currentmiterlimit def - /ds [ currentdash ] def - /cc [ currentrgbcolor ] def - /cm matrix currentmatrix def - end -} bind def -% PATdraw - calculates the boundaries of the object and -% fills it with the current pattern -/PATdraw { % proc - save exch - PATpcalc % proc nw nh px py - 5 -1 roll exec % nw nh px py - newpath - PATfill % - - restore -} bind def -% PATfill - performs the tiling for the shape -/PATfill { % nw nh px py PATfill - - PATDict /CurrentPattern get dup begin - setfont - % Set the coordinate system to Pattern Space - PatternGState PATsg - % Set the color for uncolored pattezns - PaintType 2 eq { PATDict /PColor get PATsc } if - % Create the string for showing - 3 index string % nw nh px py str - % Loop for each of the pattern sources - 0 1 Multi 1 sub { % nw nh px py str source - % Move to the starting location - 3 index 3 index % nw nh px py str source px py - moveto % nw nh px py str source - % For multiple sources, set the appropriate color - Multi 1 ne { dup PC exch get PATsc } if - % Set the appropriate string for the source - 0 1 7 index 1 sub { 2 index exch 2 index put } for pop - % Loop over the number of vertical cells - 3 index % nw nh px py str nh - { % nw nh px py str - currentpoint % nw nh px py str cx cy - 2 index show % nw nh px py str cx cy - YStep add moveto % nw nh px py str - } repeat % nw nh px py str - } for - 5 { pop } repeat - end -} bind def - -% PATkshow - kshow with the current pattezn -/PATkshow { % proc string - exch bind % string proc - 1 index 0 get % string proc char - % Loop over all but the last character in the string - 0 1 4 index length 2 sub { - % string proc char idx - % Find the n+1th character in the string - 3 index exch 1 add get % string proe char char+1 - exch 2 copy % strinq proc char+1 char char+1 char - % Now show the nth character - PATsstr dup 0 4 -1 roll put % string proc chr+1 chr chr+1 (chr) - false charpath % string proc char+1 char char+1 - /clip load PATdraw - % Move past the character (charpath modified the current point) - currentpoint newpath moveto - % Execute the user proc (should consume char and char+1) - mark 3 1 roll % string proc char+1 mark char char+1 - 4 index exec % string proc char+1 mark... - cleartomark % string proc char+1 - } for - % Now display the last character - PATsstr dup 0 4 -1 roll put % string proc (char+1) - false charpath % string proc - /clip load PATdraw - neewath - pop pop % - -} bind def -% PATmp - the makepattern equivalent -/PATmp { % patdict patmtx PATmp patinstance - exch dup length 7 add % We will add 6 new entries plus 1 FID - dict copy % Create a new dictionary - begin - % Matrix to install when painting the pattern - TilingType PATtcalc - /PatternGState PATcg def - PatternGState /cm 3 -1 roll put - % Check for multi pattern sources (Level 1 fast color patterns) - currentdict /Multi known not { /Multi 1 def } if - % Font dictionary definitions - /FontType 3 def - % Create a dummy encoding vector - /Encoding 256 array def - 3 string 0 1 255 { - Encoding exch dup 3 index cvs cvn put } for pop - /FontMatrix matrix def - /FontBBox BBox def - /BuildChar { - mark 3 1 roll % mark dict char - exch begin - Multi 1 ne {PaintData exch get}{pop} ifelse % mark [paintdata] - PaintType 2 eq Multi 1 ne or - { XStep 0 FontBBox aload pop setcachedevice } - { XStep 0 setcharwidth } ifelse - currentdict % mark [paintdata] dict - /PaintProc load % mark [paintdata] dict paintproc - end - gsave - false PATredef exec true PATredef - grestore - cleartomark % - - } bind def - currentdict - end % newdict - /foo exch % /foo newlict - definefont % newfont -} bind def -% PATpcalc - calculates the starting point and width/height -% of the tile fill for the shape -/PATpcalc { % - PATpcalc nw nh px py - PATDict /CurrentPattern get begin - gsave - % Set up the coordinate system to Pattern Space - % and lock down pattern - PatternGState /cm get setmatrix - BBox aload pop pop pop translate - % Determine the bounding box of the shape - pathbbox % llx lly urx ury - grestore - % Determine (nw, nh) the # of cells to paint width and height - PatHeight div ceiling % llx lly urx qh - 4 1 roll % qh llx lly urx - PatWidth div ceiling % qh llx lly qw - 4 1 roll % qw qh llx lly - PatHeight div floor % qw qh llx ph - 4 1 roll % ph qw qh llx - PatWidth div floor % ph qw qh pw - 4 1 roll % pw ph qw qh - 2 index sub cvi abs % pw ph qs qh-ph - exch 3 index sub cvi abs exch % pw ph nw=qw-pw nh=qh-ph - % Determine the starting point of the pattern fill - %(px, py) - 4 2 roll % nw nh pw ph - PatHeight mul % nw nh pw py - exch % nw nh py pw - PatWidth mul exch % nw nh px py - end -} bind def - -% Save the original routines so that we can use them later on -/oldfill /fill load def -/oldeofill /eofill load def -/oldstroke /stroke load def -/oldshow /show load def -/oldashow /ashow load def -/oldwidthshow /widthshow load def -/oldawidthshow /awidthshow load def -/oldkshow /kshow load def - -% These defs are necessary so that subsequent procs don't bind in -% the originals -/fill { oldfill } bind def -/eofill { oldeofill } bind def -/stroke { oldstroke } bind def -/show { oldshow } bind def -/ashow { oldashow } bind def -/widthshow { oldwidthshow } bind def -/awidthshow { oldawidthshow } bind def -/kshow { oldkshow } bind def -/PATredef { - MyAppDict begin - { - /fill { /clip load PATdraw newpath } bind def - /eofill { /eoclip load PATdraw newpath } bind def - /stroke { PATstroke } bind def - /show { 0 0 null 0 0 6 -1 roll PATawidthshow } bind def - /ashow { 0 0 null 6 3 roll PATawidthshow } - bind def - /widthshow { 0 0 3 -1 roll PATawidthshow } - bind def - /awidthshow { PATawidthshow } bind def - /kshow { PATkshow } bind def - } { - /fill { oldfill } bind def - /eofill { oldeofill } bind def - /stroke { oldstroke } bind def - /show { oldshow } bind def - /ashow { oldashow } bind def - /widthshow { oldwidthshow } bind def - /awidthshow { oldawidthshow } bind def - /kshow { oldkshow } bind def - } ifelse - end -} bind def -false PATredef -% Conditionally define setcmykcolor if not available -/setcmykcolor where { pop } { - /setcmykcolor { - 1 sub 4 1 roll - 3 { - 3 index add neg dup 0 lt { pop 0 } if 3 1 roll - } repeat - setrgbcolor - pop - } bind def -} ifelse -/PATsc { % colorarray - aload length % c1 ... cn length - dup 1 eq { pop setgray } { 3 eq { setrgbcolor } { setcmykcolor - } ifelse } ifelse -} bind def -/PATsg { % dict - begin - lw setlinewidth - lc setlinecap - lj setlinejoin - ml setmiterlimit - ds aload pop setdash - cc aload pop setrgbcolor - cm setmatrix - end -} bind def - -/PATDict 3 dict def -/PATsp { - true PATredef - PATDict begin - /CurrentPattern exch def - % If it's an uncolored pattern, save the color - CurrentPattern /PaintType get 2 eq { - /PColor exch def - } if - /CColor [ currentrgbcolor ] def - end -} bind def -% PATstroke - stroke with the current pattern -/PATstroke { - countdictstack - save - mark - { - currentpoint strokepath moveto - PATpcalc % proc nw nh px py - clip newpath PATfill - } stopped { - (*** PATstroke Warning: Path is too complex, stroking - with gray) = - cleartomark - restore - countdictstack exch sub dup 0 gt - { { end } repeat } { pop } ifelse - gsave 0.5 setgray oldstroke grestore - } { pop restore pop } ifelse - newpath -} bind def -/PATtcalc { % modmtx tilingtype PATtcalc tilematrix - % Note: tiling types 2 and 3 are not supported - gsave - exch concat % tilingtype - matrix currentmatrix exch % cmtx tilingtype - % Tiling type 1 and 3: constant spacing - 2 ne { - % Distort the pattern so that it occupies - % an integral number of device pixels - dup 4 get exch dup 5 get exch % tx ty cmtx - XStep 0 dtransform - round exch round exch % tx ty cmtx dx.x dx.y - XStep div exch XStep div exch % tx ty cmtx a b - 0 YStep dtransform - round exch round exch % tx ty cmtx a b dy.x dy.y - YStep div exch YStep div exch % tx ty cmtx a b c d - 7 -3 roll astore % { a b c d tx ty } - } if - grestore -} bind def -/PATusp { - false PATredef - PATDict begin - CColor PATsc - end -} bind def - -% left45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<808080804040404020202020101010100808080804040404 - 020202020101010180808080404040402020202010101010 - 080808080404040402020202010101018080808040404040 - 202020201010101008080808040404040202020201010101 - 808080804040404020202020101010100808080804040404 - 0202020201010101>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P4 exch def - -% right45 -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 32 32 true [ 32 0 0 -32 0 32 ] - {<010101010202020204040404080808081010101020202020 - 404040408080808001010101020202020404040408080808 - 101010102020202040404040808080800101010102020202 - 040404040808080810101010202020204040404080808080 - 010101010202020204040404080808081010101020202020 - 4040404080808080>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P5 exch def - -% small fishscales -11 dict begin -/PaintType 1 def -/PatternType 1 def -/TilingType 1 def -/BBox [0 0 1 1] def -/XStep 1 def -/YStep 1 def -/PatWidth 1 def -/PatHeight 1 def -/Multi 2 def -/PaintData [ - { clippath } bind - { 16 16 true [ 16 0 0 -16 0 16 ] - {<008000800080014001400220 - 0c187007c001800080004001 - 40012002180c0770>} - imagemask } bind -] def -/PaintProc { - pop - exec fill -} def -currentdict -end -/P17 exch def -1.1111 1.1111 scale %restore scale - -/cp {closepath} bind def -/ef {eofill} bind def -/gr {grestore} bind def -/gs {gsave} bind def -/sa {save} bind def -/rs {restore} bind def -/l {lineto} bind def -/m {moveto} bind def -/rm {rmoveto} bind def -/n {newpath} bind def -/s {stroke} bind def -/sh {show} bind def -/slc {setlinecap} bind def -/slj {setlinejoin} bind def -/slw {setlinewidth} bind def -/srgb {setrgbcolor} bind def -/rot {rotate} bind def -/sc {scale} bind def -/sd {setdash} bind def -/ff {findfont} bind def -/sf {setfont} bind def -/scf {scalefont} bind def -/sw {stringwidth} bind def -/tr {translate} bind def -/tnt {dup dup currentrgbcolor - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add - 4 -2 roll dup 1 exch sub 3 -1 roll mul add srgb} - bind def -/shd {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul - 4 -2 roll mul srgb} bind def -/reencdict 12 dict def /ReEncode { reencdict begin -/newcodesandnames exch def /newfontname exch def /basefontname exch def -/basefontdict basefontname findfont def /newfont basefontdict maxlength dict def -basefontdict { exch dup /FID ne { dup /Encoding eq -{ exch dup length array copy newfont 3 1 roll put } -{ exch newfont 3 1 roll put } ifelse } { pop pop } ifelse } forall -newfont /FontName newfontname put newcodesandnames aload pop -128 1 255 { newfont /Encoding get exch /.notdef put } for -newcodesandnames length 2 idiv { newfont /Encoding get 3 1 roll put } repeat -newfontname newfont definefont pop end } def -/isovec [ -8#200 /grave 8#201 /acute 8#202 /circumflex 8#203 /tilde -8#204 /macron 8#205 /breve 8#206 /dotaccent 8#207 /dieresis -8#210 /ring 8#211 /cedilla 8#212 /hungarumlaut 8#213 /ogonek 8#214 /caron -8#220 /dotlessi 8#230 /oe 8#231 /OE -8#240 /space 8#241 /exclamdown 8#242 /cent 8#243 /sterling -8#244 /currency 8#245 /yen 8#246 /brokenbar 8#247 /section 8#250 /dieresis -8#251 /copyright 8#252 /ordfeminine 8#253 /guillemotleft 8#254 /logicalnot -8#255 /endash 8#256 /registered 8#257 /macron 8#260 /degree 8#261 /plusminus -8#262 /twosuperior 8#263 /threesuperior 8#264 /acute 8#265 /mu 8#266 /paragraph -8#267 /periodcentered 8#270 /cedilla 8#271 /onesuperior 8#272 /ordmasculine -8#273 /guillemotright 8#274 /onequarter 8#275 /onehalf -8#276 /threequarters 8#277 /questiondown 8#300 /Agrave 8#301 /Aacute -8#302 /Acircumflex 8#303 /Atilde 8#304 /Adieresis 8#305 /Aring -8#306 /AE 8#307 /Ccedilla 8#310 /Egrave 8#311 /Eacute -8#312 /Ecircumflex 8#313 /Edieresis 8#314 /Igrave 8#315 /Iacute -8#316 /Icircumflex 8#317 /Idieresis 8#320 /Eth 8#321 /Ntilde 8#322 /Ograve -8#323 /Oacute 8#324 /Ocircumflex 8#325 /Otilde 8#326 /Odieresis 8#327 /multiply -8#330 /Oslash 8#331 /Ugrave 8#332 /Uacute 8#333 /Ucircumflex -8#334 /Udieresis 8#335 /Yacute 8#336 /Thorn 8#337 /germandbls 8#340 /agrave -8#341 /aacute 8#342 /acircumflex 8#343 /atilde 8#344 /adieresis 8#345 /aring -8#346 /ae 8#347 /ccedilla 8#350 /egrave 8#351 /eacute -8#352 /ecircumflex 8#353 /edieresis 8#354 /igrave 8#355 /iacute -8#356 /icircumflex 8#357 /idieresis 8#360 /eth 8#361 /ntilde 8#362 /ograve -8#363 /oacute 8#364 /ocircumflex 8#365 /otilde 8#366 /odieresis 8#367 /divide -8#370 /oslash 8#371 /ugrave 8#372 /uacute 8#373 /ucircumflex -8#374 /udieresis 8#375 /yacute 8#376 /thorn 8#377 /ydieresis] def -/Times-Roman /Times-Roman-iso isovec ReEncode -/$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def -/$F2psEnd {$F2psEnteredState restore end} def -%%EndProlog - -$F2psBegin -10 setmiterlimit -n -1000 19065 m -1000 -1000 l 30444 -1000 l 30444 19065 l cp clip - 0.02646 0.02646 sc -%%Page: 1 1 -% Polyline -7.500 slw -n 25205 18000 m 25205 540 l gs col0 s gr -% Polyline -n 25655 18000 m 25655 540 l gs col0 s gr -% Polyline -n 26106 18000 m 26106 540 l gs col0 s gr -% Polyline -n 26556 18000 m 26556 540 l gs col0 s gr -% Polyline -n 27006 18000 m 27006 540 l gs col0 s gr -% Polyline -n 27456 18000 m 27456 540 l gs col0 s gr -% Polyline -n 27907 18000 m 27907 540 l gs col0 s gr -% Polyline -n 22505 18000 m 22505 540 l gs col0 s gr -% Polyline -n 22955 18000 m 22955 540 l gs col0 s gr -% Polyline -n 23404 18000 m 23404 540 l gs col0 s gr -% Polyline -n 23855 18000 m 23855 540 l gs col0 s gr -% Polyline -n 24305 18000 m 24305 540 l gs col0 s gr -% Polyline -n 24756 18000 m 24756 540 l gs col0 s gr -% Polyline -n 19803 18000 m 19803 540 l gs col0 s gr -% Polyline -n 20254 18000 m 20254 540 l gs col0 s gr -% Polyline -n 20704 18000 m 20704 540 l gs col0 s gr -% Polyline -n 21155 18000 m 21155 540 l gs col0 s gr -% Polyline -n 21604 18000 m 21604 540 l gs col0 s gr -% Polyline -n 22055 18000 m 22055 540 l gs col0 s gr -% Polyline -n 17103 18000 m 17103 540 l gs col0 s gr -% Polyline -n 17554 18000 m 17554 540 l gs col0 s gr -% Polyline -n 18003 18000 m 18003 540 l gs col0 s gr -% Polyline -n 18454 18000 m 18454 540 l gs col0 s gr -% Polyline -n 18904 18000 m 18904 540 l gs col0 s gr -% Polyline -n 19355 18000 m 19355 540 l gs col0 s gr -% Polyline -n 14403 18000 m 14403 540 l gs col0 s gr -% Polyline -n 14852 18000 m 14852 540 l gs col0 s gr -% Polyline -n 15303 18000 m 15303 540 l gs col0 s gr -% Polyline -n 15754 18000 m 15754 540 l gs col0 s gr -% Polyline -n 16203 18000 m 16203 540 l gs col0 s gr -% Polyline -n 16654 18000 m 16654 540 l gs col0 s gr -% Polyline -n 11702 18000 m 11702 540 l gs col0 s gr -% Polyline -n 12152 18000 m 12152 540 l gs col0 s gr -% Polyline -n 12603 18000 m 12603 540 l gs col0 s gr -% Polyline -n 13952 18000 m 13952 540 l gs col0 s gr -% Polyline -n 9002 18000 m 9002 540 l gs col0 s gr -% Polyline -n 9451 18000 m 9451 540 l gs col0 s gr -% Polyline -n 9902 18000 m 9902 540 l gs col0 s gr -% Polyline -n 10352 18000 m 10352 540 l gs col0 s gr -% Polyline -n 10803 18000 m 10803 540 l gs col0 s gr -% Polyline -n 11251 18000 m 11251 540 l gs col0 s gr -% Polyline -n 6301 18000 m 6301 540 l gs col0 s gr -% Polyline -n 6751 18000 m 6751 540 l gs col0 s gr -% Polyline -n 7202 18000 m 7202 540 l gs col0 s gr -% Polyline -n 7651 18000 m 7651 540 l gs col0 s gr -% Polyline -n 8102 18000 m 8102 540 l gs col0 s gr -% Polyline -n 8551 18000 m 8551 540 l gs col0 s gr -% Polyline -n 3600 18000 m 3600 540 l gs col0 s gr -% Polyline -n 4050 18000 m 4050 540 l gs col0 s gr -% Polyline -n 4500 18000 m 4500 540 l gs col0 s gr -% Polyline -n 4951 18000 m 4951 540 l gs col0 s gr -% Polyline -n 5401 18000 m 5401 540 l gs col0 s gr -% Polyline -n 5850 18000 m 5850 540 l gs col0 s gr -% Polyline -n 1800 18000 m 1800 540 l gs col0 s gr -% Polyline -n 2250 18000 m 2250 540 l gs col0 s gr -% Polyline -n 3150 18000 m 3150 540 l gs col0 s gr -% Polyline -n 899 16209 m 27907 16209 l gs col0 s gr -% Polyline -n 899 16657 m 27907 16657 l gs col0 s gr -% Polyline -n 899 17104 m 27907 17104 l gs col0 s gr -% Polyline -n 899 17552 m 27907 17552 l gs col0 s gr -% Polyline -n 899 13970 m 27907 13970 l gs col0 s gr -% Polyline -n 899 14418 m 27907 14418 l gs col0 s gr -% Polyline -n 899 14866 m 27907 14866 l gs col0 s gr -% Polyline -n 899 15314 m 27907 15314 l gs col0 s gr -% Polyline -n 899 15761 m 27907 15761 l gs col0 s gr -% Polyline -n 899 11732 m 27907 11732 l gs col0 s gr -% Polyline -n 899 12180 m 27907 12180 l gs col0 s gr -% Polyline -n 899 12627 m 27907 12627 l gs col0 s gr -% Polyline -n 899 13075 m 27907 13075 l gs col0 s gr -% Polyline -n 899 13523 m 27907 13523 l gs col0 s gr -% Polyline -n 899 9941 m 27907 9941 l gs col0 s gr -% Polyline -n 899 10389 m 27907 10389 l gs col0 s gr -% Polyline -n 899 10836 m 27907 10836 l gs col0 s gr -% Polyline -n 899 11284 m 27907 11284 l gs col0 s gr -% Polyline -n 899 7256 m 27907 7256 l gs col0 s gr -% Polyline -n 899 7704 m 27907 7704 l gs col0 s gr -% Polyline -n 899 8151 m 27907 8151 l gs col0 s gr -% Polyline -n 899 8599 m 27907 8599 l gs col0 s gr -% Polyline -n 899 9047 m 27907 9047 l gs col0 s gr -% Polyline -n 899 5017 m 27907 5017 l gs col0 s gr -% Polyline -n 899 5465 m 27907 5465 l gs col0 s gr -% Polyline -n 899 5913 m 27907 5913 l gs col0 s gr -% Polyline -n 899 6360 m 27907 6360 l gs col0 s gr -% Polyline -n 899 6808 m 27907 6808 l gs col0 s gr -% Polyline -n 899 18000 m 27907 18000 l gs col0 s gr -% Polyline -n 899 540 m 27907 540 l gs col0 s gr -% Polyline -n 899 18000 m 899 540 l gs col0 s gr -% Polyline -n 899 2779 m 27907 2779 l gs col0 s gr -% Polyline -n 899 3226 m 27907 3226 l gs col0 s gr -% Polyline -n 899 3674 m 27907 3674 l gs col0 s gr -% Polyline -n 899 4122 m 27907 4122 l gs col0 s gr -% Polyline -n 899 4570 m 27907 4570 l gs col0 s gr -% Polyline -n 899 1436 m 27907 1436 l gs col0 s gr -% Polyline -n 899 1883 m 27907 1883 l gs col0 s gr -% Polyline -n 899 2331 m 27907 2331 l gs col0 s gr -% Polyline -n 2699 18000 m 2699 540 l gs col0 s gr -% Polyline -n 899 988 m 27907 988 l gs col0 s gr -% Polyline -n 13491 18000 m 13491 540 l gs col0 s gr -% Polyline -n 1343 18000 m 1343 540 l gs col0 s gr -% Polyline -n 899 9491 m 27907 9491 l gs col0 s gr -% Polyline -n 13047 18000 m 13047 540 l gs col0 s gr -% Polyline -75.000 slw -n 14850 9540 m 14850 540 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 1350 988 m 13952 988 l 13952 7256 l 1350 7256 l cp gs col33 0.95 shd ef gr gs col0 s gr -% Polyline -n 13952 4122 m 1350 4122 l 1439 4122 l gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 90.00 274.80] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 17999 m 18450 9318 l gs col7 0.95 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 5850 10620 m 9675 10620 l 9675 12375 l 5850 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 390.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4950 10620 m 5940 10620 l 5940 12375 l 4950 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6075 14625 m 8505 14625 l 8505 15480 l 6075 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8325 14625 m 11117 14625 l 11117 15480 l 8325 15480 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 555.00 975.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 10620 m 11970 10620 l 11970 12375 l 9675 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11701 10620 m 12600 10620 l 12600 12375 l 11701 12375 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 780.07 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2476 3015 m 4725 3015 l 4725 7043 l 2476 7043 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 165.07 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 10531 4346 m 12783 4346 l 12783 7031 l 10531 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 702.07 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7831 3003 m 10082 3003 l 10082 7031 l 7831 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 522.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 4951 3226 m 4951 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 330.07 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 4275 3031 m 5625 3031 l 5625 6165 l 4275 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 202.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 16246 931 m 16246 3618 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1083.07 62.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 15300 540 m 17145 540 l 17145 4140 l 15300 4140 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1020.00 36.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -75.000 slw -n 18450 9910 m 18450 540 l gs col0 s gr -% Polyline -30.000 slw -n 20025 6615 m 21380 6615 l 21380 7920 l 20025 7920 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 4343 m 21379 4343 l 21379 5715 l 20025 5715 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -7.500 slw -n 7650 3195 m 7651 5419 l 7651 6853 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 510.00 213.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12962 4615 m 12962 6853 l 12962 6763 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 864.13 307.67] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 19174 9047 m 22325 9047 l 22325 9941 l 19174 9941 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1278.27 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 767 m 22276 767 l 22276 1215 l 19125 1215 l cp gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 9047 m 22321 9047 l 22321 9945 l 19125 9945 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 603.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 11295 m 22325 11295 l 22325 12180 l 19125 12180 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 753.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 988 m 27276 988 l 27276 1890 l 24075 1890 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 65.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 3226 m 27276 3226 l 27276 4095 l 24075 4095 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 215.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 3015 m 2699 3015 l 2699 5701 l 1800 5701 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 120.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12600 4346 m 13500 4346 l 13500 7031 l 12600 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 840.00 289.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 2522 m 22276 2522 l 22276 2970 l 19125 2970 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 168.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 765 m 22276 765 l 22276 1213 l 19125 1213 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 51.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 7202 3003 m 8102 3003 l 8102 7031 l 7202 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 480.13 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 4770 m 22276 4770 l 22276 5220 l 19125 5220 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19534 17104 m 22144 17104 l 22235 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1302.27 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 19350 9495 m 22050 9495 l gs col0 s gr -% Polyline -30.000 slw -n 24075 5490 m 27276 5490 l 27276 6390 l 24075 6390 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 366.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24075 7695 m 27276 7695 l 27276 8595 l 24075 8595 l cp gs /PC [[0.00 0.69 0.69] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1605.00 513.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 7020 m 22280 7020 l 22280 7470 l 19125 7470 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1275.00 468.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19080 13980 m 22325 13980 l 22325 14850 l 19080 14850 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1272.00 932.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19125 16648 m 22325 16648 l 22325 17550 l 19125 17550 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1275.00 1109.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24395 8151 m 27006 8151 l 27096 8151 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 543.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24300 5895 m 27006 5913 l 27096 5913 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.00 393.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 9900 3003 m 10799 3003 l 10799 7031 l 9900 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 660.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -7.500 slw -n 19444 7254 m 22055 7254 l 22144 7254 l gs col0 s gr -% Polyline -30.000 slw -n 3375 8145 m 3825 8145 l 3825 10164 l 3375 10164 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 9720 m 4275 9720 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3825 15975 m 4275 15975 l 4275 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -75.000 slw -n 13050 9495 m 15750 9495 l 16200 9495 l 18405 9495 l gs col0 s gr -% Polyline -30.000 slw -n 6075 13746 m 7426 13746 l 7426 15089 l 6075 15089 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 405.00 916.40] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6975 5670 m 8325 5670 l 8325 7020 l 6975 7020 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 465.00 378.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 6931 3003 m 8325 3003 l 8325 4365 l 6931 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 462.07 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 3003 m 11070 3003 l 11070 4365 l 9675 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 200.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 9675 5689 m 11025 5689 l 11025 7031 l 9675 7031 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 645.00 379.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12375 4770 m 13725 4770 l 13725 6113 l 12375 6113 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 318.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25200 7695 m 26100 7695 l 26100 8595 l 25200 8595 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 10125 14618 m 11431 14618 l 11431 15930 l 10125 15930 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 675.00 974.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 25245 5490 m 26100 5490 l 26100 6390 l 25245 6390 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 7200 5895 m 8100 5895 l 8100 6795 l 7200 6795 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 5895 m 10800 5895 l 10800 6808 l 9900 6808 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 393.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12600 4995 m 13500 4995 l 13500 5895 l 12600 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 840.00 333.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 6300 13995 m 7198 13995 l 7198 14850 l 6300 14850 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 420.00 933.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 14940 m 11250 14940 l 11250 15750 l 10350 15750 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 996.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -n 4725 10620 m 6075 10620 l 6075 11962 l 4725 11962 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 315.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 11475 10628 m 12825 10628 l 12825 11970 l 11475 11970 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 765.00 708.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2025 10620 m 3375 10620 l 3375 11970 l 2025 11970 l cp gs /PC [[1.00 0.84 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 135.00 708.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 2250 10845 m 3150 10845 l 3150 11745 l 2250 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 150.00 723.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 12375 1665 m 13726 1665 l 13726 3015 l 12375 3015 l cp gs /PC [[0.00 0.69 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 825.00 111.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 12645 1890 m 13500 1890 l 13500 2745 l 12645 2745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 843.00 126.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4275 3015 m 5625 3015 l 5625 4365 l 4275 4365 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.00 201.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 4276 4808 m 5626 4808 l 5626 6150 l 4276 6150 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 285.07 320.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 2513 m 16920 2513 l 16920 3855 l 15570 3855 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 167.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15570 728 m 16920 728 l 16920 2070 l 15570 2070 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1038.00 48.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 15795 990 m 16695 990 l 16695 1845 l 15795 1845 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 66.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 15795 2790 m 16695 2790 l 16695 3645 l 15795 3645 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1053.00 186.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4500 5040 m 5400 5040 l 5400 5895 l 4500 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 300.00 336.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 1575 4823 m 2925 4823 l 2925 6165 l 1575 6165 l cp gs /PC [[1.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 105.00 321.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 1800 4999 m 2700 4999 l 2700 5895 l 1800 5895 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 120.00 333.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19395 7245 m 22095 7245 l gs col0 s gr -% Polyline -30.000 slw -n 4950 10849 m 5850 10849 l 5850 11745 l 4950 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 330.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 11700 10849 m 12600 10849 l 12600 11745 l 11700 11745 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 780.00 723.27] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw - [90 45 15 45] 0 sd -n 18454 8599 m 23404 8599 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1230.27 573.27] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23175 541 m 23220 18000 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1545.00 36.07] PATmp PATsp ef gr PATusp gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 18522 8595 m 23091 8595 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline - [90 45 15 45] 0 sd -n 23247 9045 m 27900 9045 l gs col7 0.05 shd ef gr gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 24975 12420 m 26370 12420 l 26370 13725 l 24975 13725 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24120 12825 m 27270 12825 l 27270 13275 l 24120 13275 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 9722 m 27271 9722 l 27271 10170 l 24075 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24075 11072 m 27271 11072 l 27271 11520 l 24075 11520 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 23540 17327 m 24980 17327 l 24980 17775 l 23540 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25020 16431 m 25471 16431 l 25471 17775 l 25020 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25920 17327 m 27269 17327 l 27269 17775 l 25920 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10578 9941 m 11026 9941 l 11026 13523 l 10578 13523 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 26196 17552 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 26820 16470 m 27270 16470 l 27270 17775 l 26820 17775 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11475 3674 m 11925 3674 l 11925 8151 l 11475 8151 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 25020 14670 m 26370 14670 l 26370 15976 l 25020 15976 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 24030 15030 m 27276 15030 l 27276 15525 l 24030 15525 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7200 3240 m 8100 3240 l 8100 4140 l 7200 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 480.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 9900 3240 m 10800 3240 l 10800 4140 l 9900 4140 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 660.00 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 4493 3240 m 5400 3240 l 5400 4133 l 4493 4133 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 299.53 216.00] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -45.000 slw -n 19350 2745 m 22050 2745 l gs col0 s gr -% Polyline -n 19350 990 m 22050 990 l gs col0 s gr -% Polyline -n 19350 4995 m 22050 4995 l gs col0 s gr -% Polyline -30.000 slw -n 6526 14194 m 6976 14194 l 6976 14642 l 6526 14642 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24305 1436 m 26916 1436 l 27006 1436 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 95.73] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24345 11295 m 27000 11295 l 27045 11295 l gs col0 s gr -% Polyline -n 24345 9945 m 27090 9945 l gs col0 s gr -% Polyline -60.000 slw - [90 45 15 45] 0 sd -n 23220 16245 m 27900 16245 l gs col0 s gr [] 0 sd -% Polyline -30.000 slw -n 2026 5211 m 2475 5211 l 2475 5659 l 2026 5659 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 3427 m 7875 3427 l 7875 3870 l 7425 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 7425 6120 m 7875 6120 l 7875 6615 l 7425 6615 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10126 3423 m 10575 3423 l 10575 3870 l 10126 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10127 6122 m 10576 6122 l 10576 6570 l 10127 6570 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 5176 11061 m 5625 11061 l 5625 11509 l 5176 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11926 11061 m 12375 11061 l 12375 11509 l 11926 11509 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 12825 5223 m 13275 5223 l 13275 5670 l 12825 5670 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 11025 7476 m 12377 7476 l 12377 8820 l 11025 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 9941 m 15303 9941 l 15303 11284 l 13952 11284 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 10389 m 18003 10389 l 18003 11732 l 16654 11732 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 10125 12831 m 11477 12831 l 11477 14175 l 10125 14175 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 13952 13075 m 15303 13075 l 15303 14418 l 13952 14418 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16654 16209 m 18003 16209 l 18003 17552 l 16654 17552 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 25470 5718 m 25920 5718 l 25920 6165 l 25470 6165 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 7920 m 25875 7920 l 25875 8368 l 25425 8368 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 12825 2115 m 13275 2115 l 13275 2565 l 12825 2565 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3374 2325 m 3825 2325 l 3825 8145 l 3374 8145 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8775 2322 m 9226 2322 l 9226 7695 l 8775 7695 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8325 9941 m 8776 9941 l 8776 13075 l 8325 13075 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 6525 9916 m 6976 9916 l 6976 13050 l 6525 13050 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -n 8777 13970 m 9226 13970 l 9226 16209 l 8777 16209 l cp gs col4 0.95 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 4726 5256 m 5175 5256 l 5175 5704 l 4726 5704 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4725 3427 m 5175 3427 l 5175 3870 l 4725 3870 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16021 2961 m 16470 2961 l 16470 3409 l 16021 3409 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 16020 1177 m 16470 1177 l 16470 1620 l 16020 1620 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 6750 9931 m 6750 12170 l 6750 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 450.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 8550 9931 m 8550 12170 l 8550 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 570.00 662.07] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 14418 m 21964 14418 l 22055 14418 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 961.20] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 17104 m 21964 17104 l 22055 17104 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1290.33 1140.27] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 3375 7920 m 3825 7920 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20025 13725 m 21375 13725 l 21375 15030 l 20025 15030 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 915.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20025 16388 m 21375 16388 l 21375 17730 l 20025 17730 l cp gs /PC [[0.00 1.00 0.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1335.00 1092.53] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20250 13970 m 21150 13970 l 21150 14850 l 20250 14850 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 2880 7476 m 4232 7476 l 4232 8820 l 2880 8820 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 3150 7698 m 4050 7698 l 4050 8595 l 3150 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 210.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -7.500 slw -n 3375 9720 m 4275 9720 l 4275 10170 l 3375 10170 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -30.000 slw -n 3825 15975 m 9225 15975 l 9225 16425 l 3825 16425 l cp gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 24435 15390 m 24250 15175 l gs col0 s gr -% Polyline -n 24440 15175 m 24255 15390 l gs col0 s gr -% Polyline -n 24435 13140 m 24250 12925 l gs col0 s gr -% Polyline -n 24440 12925 m 24255 13140 l gs col0 s gr -% Polyline -30.000 slw -n 20250 16657 m 21155 16657 l 21155 17550 l 20250 17550 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 27135 15390 m 26950 15175 l gs col0 s gr -% Polyline -n 27140 15175 m 26955 15390 l gs col0 s gr -% Polyline -n 27135 13140 m 26950 12925 l gs col0 s gr -% Polyline -n 27140 12925 m 26955 13140 l gs col0 s gr -% Polyline -7.500 slw -n 19355 9493 m 21964 9493 l 22055 9493 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 632.87] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 24305 3674 m 26916 3674 l 27006 3674 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1620.33 244.93] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 19355 11732 m 21964 11732 l 22055 11732 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P4 [16 0 0 -16 1290.33 782.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 15300 m 27006 15300 l 27096 15300 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 1020.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 24395 13050 m 27006 13050 l 27096 13050 l gs /PC [[1.00 1.00 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P17 [8 0 0 -8 1626.33 870.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -30.000 slw -n 11250 7698 m 12150 7698 l 12150 8595 l 11250 8595 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 1.00]] def -15.00 15.00 sc P5 [16 0 0 -16 750.00 513.20] PATmp PATsp ef gr PATusp gs col1 s gr -% Polyline -n 10350 13095 m 11250 13095 l 11250 13992 l 10350 13992 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.69 0.69]] def -15.00 15.00 sc P5 [16 0 0 -16 690.00 873.00] PATmp PATsp ef gr PATusp gs col16 s gr -% Polyline -45.000 slw -n 9000 2340 m 9000 7695 l gs col0 s gr -% Polyline -n 3600 2385 m 3600 8145 l gs col0 s gr -% Polyline -30.000 slw -n 25200 14850 m 26145 14850 l 26145 15750 l 25200 15750 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 25200 12600 m 26100 12600 l 26100 13500 l 25200 13500 l cp gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 20475 16877 m 20925 16877 l 20925 17325 l 20475 17325 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25470 15120 m 25877 15120 l 25877 15525 l 25470 15525 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 25425 12825 m 25875 12825 l 25875 13275 l 25425 13275 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17325 m 27270 17325 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 26820 17550 m 27000 17550 l gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -n 3375 7922 m 11927 7922 l 11927 8370 l 3375 8370 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 225.00 528.13] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 27090 11385 m 26905 11170 l gs col0 s gr -% Polyline -n 27095 11170 m 26910 11385 l gs col0 s gr -% Polyline -n 24390 10035 m 24205 9820 l gs col0 s gr -% Polyline -n 24395 9820 m 24210 10035 l gs col0 s gr -% Polyline -n 27090 10035 m 26905 9820 l gs col0 s gr -% Polyline -n 27095 9820 m 26910 10035 l gs col0 s gr -% Polyline -n 24390 11385 m 24205 11170 l gs col0 s gr -% Polyline -n 24395 11170 m 24210 11385 l gs col0 s gr -% Polyline -n 24435 8235 m 24250 8020 l gs col0 s gr -% Polyline -n 24440 8020 m 24255 8235 l gs col0 s gr -% Polyline -n 27090 8235 m 26905 8020 l gs col0 s gr -% Polyline -n 27095 8020 m 26910 8235 l gs col0 s gr -% Polyline -n 27135 6030 m 26950 5815 l gs col0 s gr -% Polyline -n 27140 5815 m 26955 6030 l gs col0 s gr -% Polyline -n 24390 6030 m 24205 5815 l gs col0 s gr -% Polyline -n 24395 5815 m 24210 6030 l gs col0 s gr -% Polyline -n 24435 3780 m 24250 3565 l gs col0 s gr -% Polyline -n 24440 3565 m 24255 3780 l gs col0 s gr -% Polyline -n 27090 3780 m 26905 3565 l gs col0 s gr -% Polyline -n 27095 3565 m 26910 3780 l gs col0 s gr -% Polyline -n 24390 1530 m 24205 1315 l gs col0 s gr -% Polyline -n 24395 1315 m 24210 1530 l gs col0 s gr -% Polyline -n 27045 1530 m 26860 1315 l gs col0 s gr -% Polyline -n 27050 1315 m 26865 1530 l gs col0 s gr -% Polyline -n 19440 1080 m 19255 865 l gs col0 s gr -% Polyline -n 19445 865 m 19260 1080 l gs col0 s gr -% Polyline -n 22095 1080 m 21910 865 l gs col0 s gr -% Polyline -n 22100 865 m 21915 1080 l gs col0 s gr -% Polyline -n 22095 2835 m 21910 2620 l gs col0 s gr -% Polyline -n 22100 2620 m 21915 2835 l gs col0 s gr -% Polyline -n 19440 2835 m 19255 2620 l gs col0 s gr -% Polyline -n 19445 2620 m 19260 2835 l gs col0 s gr -% Polyline -n 19440 5085 m 19255 4870 l gs col0 s gr -% Polyline -n 19445 4870 m 19260 5085 l gs col0 s gr -% Polyline -n 22095 5085 m 21910 4870 l gs col0 s gr -% Polyline -n 22100 4870 m 21915 5085 l gs col0 s gr -% Polyline -n 22140 9585 m 21955 9370 l gs col0 s gr -% Polyline -n 22145 9370 m 21960 9585 l gs col0 s gr -% Polyline -n 19440 9585 m 19255 9370 l gs col0 s gr -% Polyline -n 19445 9370 m 19260 9585 l gs col0 s gr -% Polyline -n 19440 11835 m 19255 11620 l gs col0 s gr -% Polyline -n 19445 11620 m 19260 11835 l gs col0 s gr -% Polyline -n 22140 11835 m 21955 11620 l gs col0 s gr -% Polyline -n 22145 11620 m 21960 11835 l gs col0 s gr -% Polyline -n 22140 14490 m 21955 14275 l gs col0 s gr -% Polyline -n 22145 14275 m 21960 14490 l gs col0 s gr -% Polyline -n 19440 14535 m 19255 14320 l gs col0 s gr -% Polyline -n 19445 14320 m 19260 14535 l gs col0 s gr -% Polyline -n 19440 17190 m 19255 16975 l gs col0 s gr -% Polyline -n 19445 16975 m 19260 17190 l gs col0 s gr -% Polyline -n 22140 17190 m 21955 16975 l gs col0 s gr -% Polyline -n 22145 16975 m 21960 17190 l gs col0 s gr -% Polyline -n 23895 17640 m 23710 17425 l gs col0 s gr -% Polyline -n 23900 17425 m 23715 17640 l gs col0 s gr -% Polyline -n 24795 17640 m 24610 17425 l gs col0 s gr -% Polyline -n 24800 17425 m 24615 17640 l gs col0 s gr -% Polyline -n 25335 17595 m 25150 17380 l gs col0 s gr -% Polyline -n 25340 17380 m 25155 17595 l gs col0 s gr -% Polyline -n 25335 16740 m 25150 16525 l gs col0 s gr -% Polyline -n 25340 16525 m 25155 16740 l gs col0 s gr -% Polyline -n 26235 17640 m 26050 17425 l gs col0 s gr -% Polyline -n 26240 17425 m 26055 17640 l gs col0 s gr -% Polyline -n 27090 17640 m 26905 17425 l gs col0 s gr -% Polyline -n 27095 17425 m 26910 17640 l gs col0 s gr -% Polyline -n 27090 16785 m 26905 16570 l gs col0 s gr -% Polyline -n 27095 16570 m 26910 16785 l gs col0 s gr -% Polyline -n 12240 12240 m 12055 12025 l gs col0 s gr -% Polyline -n 12245 12025 m 12060 12240 l gs col0 s gr -% Polyline -n 8640 10035 m 8455 9820 l gs col0 s gr -% Polyline -n 8645 9820 m 8460 10035 l gs col0 s gr -% Polyline -n 8640 13185 m 8455 12970 l gs col0 s gr -% Polyline -n 8645 12970 m 8460 13185 l gs col0 s gr -% Polyline -n 6840 10035 m 6655 9820 l gs col0 s gr -% Polyline -n 6845 9820 m 6660 10035 l gs col0 s gr -% Polyline -n 7290 15435 m 7105 15220 l gs col0 s gr -% Polyline -n 7295 15220 m 7110 15435 l gs col0 s gr -% Polyline -n 9090 14085 m 8905 13870 l gs col0 s gr -% Polyline -n 9095 13870 m 8910 14085 l gs col0 s gr -% Polyline -n 9090 16290 m 8905 16075 l gs col0 s gr -% Polyline -n 9095 16075 m 8910 16290 l gs col0 s gr -% Polyline -n 4140 16290 m 3955 16075 l gs col0 s gr -% Polyline -n 4145 16075 m 3960 16290 l gs col0 s gr -% Polyline -n 9090 7785 m 8905 7570 l gs col0 s gr -% Polyline -n 9095 7570 m 8910 7785 l gs col0 s gr -% Polyline -n 9090 2430 m 8905 2215 l gs col0 s gr -% Polyline -n 9095 2215 m 8910 2430 l gs col0 s gr -% Polyline -n 13140 4680 m 12955 4465 l gs col0 s gr -% Polyline -n 13145 4465 m 12960 4680 l gs col0 s gr -% Polyline -n 3690 2430 m 3505 2215 l gs col0 s gr -% Polyline -n 3695 2215 m 3510 2430 l gs col0 s gr -% Polyline -n 1440 4230 m 1255 4015 l gs col0 s gr -% Polyline -n 1445 4015 m 1260 4230 l gs col0 s gr -% Polyline -n 14040 4230 m 13855 4015 l gs col0 s gr -% Polyline -n 14045 4015 m 13860 4230 l gs col0 s gr -% Polyline -n 11790 3780 m 11605 3565 l gs col0 s gr -% Polyline -n 11795 3565 m 11610 3780 l gs col0 s gr -% Polyline -n 13140 6885 m 12955 6670 l gs col0 s gr -% Polyline -n 13145 6670 m 12960 6885 l gs col0 s gr -% Polyline -n 2340 3330 m 2155 3115 l gs col0 s gr -% Polyline -n 2345 3115 m 2160 3330 l gs col0 s gr -% Polyline -n 4185 10035 m 4000 9820 l gs col0 s gr -% Polyline -n 4190 9820 m 4005 10035 l gs col0 s gr -% Polyline -n 5490 12285 m 5305 12070 l gs col0 s gr -% Polyline -n 5495 12070 m 5310 12285 l gs col0 s gr -% Polyline -n 6840 13185 m 6655 12970 l gs col0 s gr -% Polyline -n 6845 12970 m 6660 13185 l gs col0 s gr -% Polyline -n 3690 10035 m 3505 9820 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 3695 9820 m 3510 10035 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 10927 10035 m 10712 9820 l gs col0 s gr -% Polyline -n 10933 9820 m 10717 10035 l gs col0 s gr -% Polyline -45.000 slw -n 12240 11385 m 12055 11170 l gs col0 s gr -% Polyline -n 12245 11170 m 12060 11385 l gs col0 s gr -% Polyline -n 2340 5535 m 2155 5320 l gs col0 s gr -% Polyline -n 2345 5320 m 2160 5535 l gs col0 s gr -% Polyline -n 7740 6480 m 7555 6265 l gs col0 s gr -% Polyline -n 7745 6265 m 7560 6480 l gs col0 s gr -% Polyline -n 7740 3735 m 7555 3520 l gs col0 s gr -% Polyline -n 7745 3520 m 7560 3735 l gs col0 s gr -% Polyline -n 10440 6480 m 10255 6265 l gs col0 s gr -% Polyline -n 10445 6265 m 10260 6480 l gs col0 s gr -% Polyline -n 10440 3735 m 10255 3520 l gs col0 s gr -% Polyline -n 10445 3520 m 10260 3735 l gs col0 s gr -% Polyline -n 5490 11385 m 5305 11170 l gs col0 s gr -% Polyline -n 5495 11170 m 5310 11385 l gs col0 s gr -% Polyline -n 3719 8274 m 3474 8028 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 3726 8028 m 3479 8274 l gs col1 0.75 shd ef gr gs col0 s gr -% Polyline -n 5040 3735 m 4855 3520 l gs col0 s gr -% Polyline -n 5045 3520 m 4860 3735 l gs col0 s gr -% Polyline -n 5040 5580 m 4855 5365 l gs col0 s gr -% Polyline -n 5045 5365 m 4860 5580 l gs col0 s gr -% Polyline -n 19440 7335 m 19255 7120 l gs col0 s gr -% Polyline -n 19445 7120 m 19260 7335 l gs col0 s gr -% Polyline -n 22140 7335 m 21955 7120 l gs col0 s gr -% Polyline -n 22145 7120 m 21960 7335 l gs col0 s gr -% Polyline -n 11790 7830 m 11605 7615 l gs col0 s gr -% Polyline -n 11795 7615 m 11610 7830 l gs col0 s gr -% Polyline -n 16335 1440 m 16150 1225 l gs col0 s gr -% Polyline -n 16340 1225 m 16155 1440 l gs col0 s gr -% Polyline -n 16335 3330 m 16150 3115 l gs col0 s gr -% Polyline -n 16340 3115 m 16155 3330 l gs col0 s gr -% Polyline -n 13050 6795 m 13050 6165 l gs col0 s gr -% Polyline -n 13050 4590 m 13050 4815 l gs col0 s gr -% Polyline -n 3645 9945 m 4095 9945 l gs col0 s gr -% Polyline -n 12150 12195 m 12150 11295 l gs col0 s gr -% Polyline -n 4050 16200 m 9045 16200 l 9090 16200 l gs col0 s gr -% Polyline -n 9000 13995 m 9000 16200 l gs col0 s gr -% Polyline -n 7200 15345 m 7200 14850 l gs col0 s gr -% Polyline -n 5400 12195 m 5400 11295 l gs col0 s gr -% Polyline -30.000 slw -n 11473 7920 m 11925 7920 l 11925 8370 l 11473 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3600 8055 m 3600 9945 l gs col0 s gr -% Polyline -n 10800 9931 m 10800 12170 l 10800 13545 l gs col0 s gr -% Polyline -30.000 slw -n 20250 6840 m 21157 6840 l 21157 7695 l 20250 7695 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 456.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 3375 7913 m 3825 7913 l 3825 8370 l 3375 8370 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -n 2475 11063 m 2925 11063 l 2925 11520 l 2475 11520 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 23855 17552 m 24756 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 27006 16657 m 27006 17552 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -n 25245 16655 m 25245 17550 l gs col7 0.35 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 20475 7020 m 20941 7020 l 20941 7470 l 20475 7470 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -45.000 slw -n 4050 9945 m 4050 15930 l gs col0 s gr -% Polyline -30.000 slw -n 10351 13074 m 11250 13074 l 11250 15760 l 10351 15760 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 690.07 871.60] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -45.000 slw -n 7290 14940 m 7105 14725 l gs col0 s gr -% Polyline -n 7295 14725 m 7110 14940 l gs col0 s gr -% Polyline -30.000 slw -n 20250 4545 m 21150 4545 l 21150 5445 l 20250 5445 l cp gs /PC [[0.00 0.60 1.00] [0.00 0.00 0.00]] def -15.00 15.00 sc P5 [16 0 0 -16 1350.00 303.00] PATmp PATsp ef gr PATusp gs col0 s gr -% Polyline -n 20475 4777 m 20925 4777 l 20925 5220 l 20475 5220 l cp gs col3 0.75 shd ef gr gs col0 s gr -% Polyline -n 10576 15077 m 11025 15077 l 11025 15525 l 10576 15525 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -gs clippath -19830 2164 m 19800 2307 l 19770 2164 l 19770 2625 l 19830 2625 l cp -19770 1616 m 19800 1472 l 19830 1616 l 19830 1155 l 19770 1155 l cp -clip -n 19800 1215 m 19800 2565 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19770 1616 m 19800 1472 l 19830 1616 l 19800 1592 l 19770 1616 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 19830 2164 m 19800 2307 l 19770 2164 l 19800 2188 l 19830 2164 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -25410 2839 m 25380 2982 l 25350 2839 l 25350 3300 l 25410 3300 l cp -25350 2291 m 25380 2147 l 25410 2291 l 25410 1830 l 25350 1830 l cp -clip -n 25380 1890 m 25380 3240 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 25350 2291 m 25380 2147 l 25410 2291 l 25380 2267 l 25350 2291 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 25410 2839 m 25380 2982 l 25350 2839 l 25380 2863 l 25410 2839 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -20010 10894 m 19980 11037 l 19950 10894 l 19950 11355 l 20010 11355 l cp -19950 10346 m 19980 10202 l 20010 10346 l 20010 9885 l 19950 9885 l cp -clip -n 19980 9945 m 19980 11295 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 19950 10346 m 19980 10202 l 20010 10346 l 19980 10322 l 19950 10346 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 20010 10894 m 19980 11037 l 19950 10894 l 19980 10918 l 20010 10894 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 3600 8145 m 11700 8145 l gs col0 s gr -% Polyline -n 11700 3645 m 11700 8100 l gs col0 s gr -% Polyline -n 2250 3226 m 2250 5465 l 2250 5374 l gs col0 s gr -% Polyline -n 7650 3645 m 7650 6345 l gs col0 s gr -% Polyline -n 10350 3645 m 10350 5419 l 10350 6390 l gs col0 s gr -% Polyline -gs clippath -14655 12694 m 14625 12837 l 14595 12694 l 14595 13155 l 14655 13155 l cp -14595 11741 m 14625 11597 l 14655 11741 l 14655 11280 l 14595 11280 l cp -clip -n 14625 11340 m 14625 13095 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 14595 11741 m 14625 11597 l 14655 11741 l 14625 11717 l 14595 11741 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14655 12694 m 14625 12837 l 14595 12694 l 14625 12718 l 14655 12694 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16349 12013 m 16471 11930 l 16393 12054 l 16713 11723 l 16670 11681 l cp -15646 12827 m 15523 12909 l 15602 12786 l 15282 13117 l 15325 13159 l cp -clip -n 15345 13095 m 16650 11745 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 15646 12827 m 15523 12909 l 15602 12786 l 15607 12824 l 15646 12827 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16349 12013 m 16471 11930 l 16393 12054 l 16388 12016 l 16349 12013 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -16320 15754 m 16290 15897 l 16260 15754 l 16260 16215 l 16320 16215 l cp -16260 14846 m 16290 14702 l 16320 14846 l 16320 14385 l 16260 14385 l cp -clip -n 16290 14445 m 16290 16155 l gs col0 s gr gr - -% arrowhead -105.000 slw -n 16260 14846 m 16290 14702 l 16320 14846 l 16290 14822 l 16260 14846 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 16320 15754 m 16290 15897 l 16260 15754 l 16290 15778 l 16320 15754 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -gs clippath -24780 10805 m 24750 10912 l 24720 10805 l 24720 11085 l 24780 11085 l cp -24720 10390 m 24750 10282 l 24780 10390 l 24780 10110 l 24720 10110 l cp -clip -n 24750 10170 m 24750 11025 l gs col0 s gr gr - -% arrowhead -60.000 slw -n 24720 10390 m 24750 10282 l 24780 10390 l 24750 10372 l 24720 10390 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 24780 10805 m 24750 10912 l 24720 10805 l 24750 10823 l 24780 10805 l cp gs 0.00 setgray ef gr col0 s -% Polyline -45.000 slw -n 11795 8020 m 11610 8235 l gs col0 s gr -% Polyline -n 4950 3645 m 4950 5465 l 4950 5374 l gs col0 s gr -% Polyline -n 16245 1350 m 16245 3170 l 16245 3079 l gs col0 s gr -% Polyline -30.000 slw -n 10573 13275 m 11025 13275 l 11025 13725 l 10573 13725 l cp gs col21 0.25 tnt ef gr gs col0 s gr -% Polyline -45.000 slw -n 3690 7785 m 3505 7570 l gs col0 s gr -% Polyline -n 3695 7570 m 3510 7785 l gs col0 s gr -% Polyline -n 3690 8280 m 3505 8065 l gs col0 s gr -% Polyline -n 3695 8065 m 3510 8280 l gs col0 s gr -% Polyline -n 10890 15435 m 10705 15220 l gs col0 s gr -% Polyline -n 10895 15220 m 10710 15435 l gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col0 s gr -% Polyline -n 10890 13185 m 10705 12970 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 12970 m 10710 13185 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10890 13635 m 10705 13420 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 10895 13420 m 10710 13635 l gs col20 0.75 shd ef gr gs col0 s gr -% Polyline -n 11790 8235 m 11605 8020 l gs col0 s gr -% Polyline -n 10800 13545 m 10800 15300 l gs col0 s gr -% Polyline -30.000 slw -n 4275 15975 m 4275 16425 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 4050 15930 m 4050 16200 l gs col4 0.25 tnt ef gr gs col0 s gr -% Polyline -n 20430 14195 m 20925 14195 l 20925 14670 l 20430 14670 l cp gs col23 0.75 shd ef gr gs col0 s gr -% Polyline -gs clippath -27285 4541 m 27315 4397 l 27345 4541 l 27345 4095 l 27285 4095 l cp -27345 2839 m 27315 2982 l 27285 2839 l 27285 3285 l 27345 3285 l cp -clip -n 27315 3240 m 27315 2790 l 27315 4590 l 27315 4140 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 2839 m 27315 2982 l 27285 2839 l 27315 2863 l 27345 2839 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 4541 m 27315 4397 l 27345 4541 l 27315 4517 l 27285 4541 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 3416 m 22320 3272 l 22350 3416 l 22350 2970 l 22290 2970 l cp -22350 2209 m 22320 2352 l 22290 2209 l 22290 2655 l 22350 2655 l cp -clip -n 22320 2610 m 22320 2160 l 22320 3465 l 22320 3015 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 2209 m 22320 2352 l 22290 2209 l 22320 2233 l 22350 2209 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 3416 m 22320 3272 l 22350 3416 l 22320 3392 l 22290 3416 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -27285 10526 m 27315 10382 l 27345 10526 l 27345 10080 l 27285 10080 l cp -27345 9319 m 27315 9462 l 27285 9319 l 27285 9765 l 27345 9765 l cp -clip -n 27315 9720 m 27315 9270 l 27315 10575 l 27315 10125 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 27345 9319 m 27315 9462 l 27285 9319 l 27315 9343 l 27345 9319 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 27285 10526 m 27315 10382 l 27345 10526 l 27315 10502 l 27285 10526 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -9480 10219 m 9450 10362 l 9420 10219 l 9420 10665 l 9480 10665 l cp -9420 7646 m 9450 7502 l 9480 7646 l 9480 7200 l 9420 7200 l cp -clip -n 9450 7245 m 9450 10620 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 9420 7646 m 9450 7502 l 9480 7646 l 9450 7622 l 9420 7646 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 9480 10219 m 9450 10362 l 9420 10219 l 9450 10243 l 9480 10219 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -14396 2820 m 14252 2790 l 14396 2760 l 13950 2760 l 13950 2820 l cp -13369 2760 m 13512 2790 l 13369 2820 l 13815 2820 l 13815 2760 l cp -clip -n 13770 2790 m 13365 2790 l 14400 2790 l 13995 2790 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 13369 2760 m 13512 2790 l 13369 2820 l 13393 2790 l 13369 2760 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 14396 2820 m 14252 2790 l 14396 2760 l 14372 2790 l 14396 2820 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -4946 11955 m 4802 11925 l 4946 11895 l 4500 11895 l 4500 11955 l cp -3919 11895 m 4062 11925 l 3919 11955 l 4365 11955 l 4365 11895 l cp -clip -n 4320 11925 m 3915 11925 l 4995 11925 l 4545 11925 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 3919 11895 m 4062 11925 l 3919 11955 l 3943 11925 l 3919 11895 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 4946 11955 m 4802 11925 l 4946 11895 l 4922 11925 l 4946 11955 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -22290 10346 m 22320 10202 l 22350 10346 l 22350 9900 l 22290 9900 l cp -22350 8689 m 22320 8832 l 22290 8689 l 22290 9135 l 22350 9135 l cp -clip -n 22320 9090 m 22320 8640 l 22320 10305 l 22320 9945 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 22350 8689 m 22320 8832 l 22290 8689 l 22320 8713 l 22350 8689 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 22290 10346 m 22320 10202 l 22350 10346 l 22320 10322 l 22290 10346 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -5925 5044 m 5895 5187 l 5865 5044 l 5865 5490 l 5925 5490 l cp -5865 4091 m 5895 3947 l 5925 4091 l 5925 3645 l 5865 3645 l cp -clip -n 5895 3690 m 5895 5445 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 5865 4091 m 5895 3947 l 5925 4091 l 5895 4067 l 5865 4091 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 5925 5044 m 5895 5187 l 5865 5044 l 5895 5068 l 5925 5044 l cp gs 0.00 setgray ef gr col0 s -% Polyline -30.000 slw -gs clippath -17355 2794 m 17325 2937 l 17295 2794 l 17295 3240 l 17355 3240 l cp -17295 1841 m 17325 1697 l 17355 1841 l 17355 1395 l 17295 1395 l cp -clip -n 17325 1440 m 17325 3195 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 17295 1841 m 17325 1697 l 17355 1841 l 17325 1817 l 17295 1841 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 17355 2794 m 17325 2937 l 17295 2794 l 17325 2818 l 17355 2794 l cp gs 0.00 setgray ef gr col0 s -% Polyline -75.000 slw -n 13050 9495 m 13050 18000 l gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -540 585 m -gs 1 -1 sc 270.0 rot (Drawing by Xavier LELOUP DESS 99-00) col0 sh gr -% Polyline -15.000 slw -n 29422 5377 m 29422 12509 l 28440 12509 l 28440 5377 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 705.00 scf sf -28714 5652 m -gs 1 -1 sc 270.0 rot (SYMBOLIC RULES ) col0 sh gr -% Polyline -7.500 slw -n 7178 10904 m 8076 10904 l 8076 11272 l 7178 11272 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -7339 11203 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -30.000 slw -gs clippath -7969 11445 m 8112 11475 l 7969 11505 l 8415 11505 l 8415 11445 l cp -7376 11505 m 7232 11475 l 7376 11445 l 6930 11445 l 6930 11505 l cp -clip -n 6975 11475 m 8370 11475 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 7376 11505 m 7232 11475 l 7376 11445 l 7352 11475 l 7376 11505 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 7969 11445 m 8112 11475 l 7969 11505 l 7993 11475 l 7969 11445 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw - [60] 0 sd -n 25206 17999 m 25206 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 25655 17999 m 25655 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26104 17999 m 26104 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 26555 17999 m 26555 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27005 17999 m 27005 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27455 17999 m 27455 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 27906 17999 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22502 17999 m 22502 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22953 17999 m 22953 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23403 17999 m 23403 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 23854 17999 m 23854 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24305 17999 m 24305 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 24756 17999 m 24756 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19802 17999 m 19802 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20254 17999 m 20254 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 20703 17999 m 20703 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21154 17999 m 21154 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 21603 17999 m 21603 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 22054 17999 m 22054 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17102 17999 m 17102 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 17554 17999 m 17554 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18003 17999 m 18003 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18453 17999 m 18453 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 18902 17999 m 18902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 19354 17999 m 19354 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14400 17999 m 14400 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 14852 17999 m 14852 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15301 17999 m 15301 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 15753 17999 m 15753 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16202 17999 m 16202 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 16654 17999 m 16654 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11701 17999 m 11701 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12150 17999 m 12150 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 12602 17999 m 12602 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13051 17999 m 13051 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13503 17999 m 13503 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 13952 17999 m 13952 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9001 17999 m 9001 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9450 17999 m 9450 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 9902 17999 m 9902 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10351 17999 m 10351 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 10801 17999 m 10801 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 11249 17999 m 11249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6302 17999 m 6302 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 6750 17999 m 6750 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7201 17999 m 7201 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 7649 17999 m 7649 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8101 17999 m 8101 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 8550 17999 m 8550 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3599 17999 m 3599 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4048 17999 m 4048 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4500 17999 m 4500 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 4950 17999 m 4950 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5401 17999 m 5401 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 5850 17999 m 5850 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 898 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1349 17999 m 1349 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 1800 17999 m 1800 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2249 17999 m 2249 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 2699 17999 m 2699 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 3148 17999 m 3148 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16207 m 27906 16207 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 16655 m 27906 16655 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17103 m 27906 17103 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17551 m 27906 17551 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 17999 m 27906 17999 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13969 m 27906 13969 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14417 m 27906 14417 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 14866 m 27906 14866 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15314 m 27906 15314 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 15761 m 27906 15761 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11729 m 27906 11729 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12177 m 27906 12177 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 12625 m 27906 12625 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13073 m 27906 13073 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 13521 m 27906 13521 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9491 m 27906 9491 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9939 m 27906 9939 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10388 m 27906 10388 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 10835 m 27906 10835 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 11283 m 27906 11283 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7256 m 27906 7256 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 7704 m 27906 7704 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8151 m 27906 8151 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 8600 m 27906 8600 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 9048 m 27906 9048 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5018 m 27906 5018 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5466 m 27906 5466 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 5914 m 27906 5914 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6362 m 27906 6362 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 6810 m 27906 6810 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2778 m 27906 2778 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3225 m 27906 3225 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 3673 m 27906 3673 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4122 m 27906 4122 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 4570 m 27906 4570 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 540 m 27906 540 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 988 m 27906 988 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1436 m 27906 1436 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 1884 m 27906 1884 l gs col0 s gr [] 0 sd -% Polyline - [60] 0 sd -n 898 2332 m 27906 2332 l gs col0 s gr [] 0 sd -% Polyline -n 15525 15067 m 17458 15067 l 17458 15435 l 15525 15435 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -15660 15390 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -% Polyline -n 13095 15255 m 15345 15255 l 15345 17963 l 13095 17963 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -13140 15660 m -gs 1 -1 sc (Any layers) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13230 16200 m -gs 1 -1 sc (Measures) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13410 16785 m -gs 1 -1 sc (are only) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13320 17325 m -gs 1 -1 sc (taken on) col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -13365 17865 m -gs 1 -1 sc (the axes) col0 sh gr -% Polyline -n 19397 1702 m 20295 1702 l 20295 2070 l 19397 2070 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19530 2025 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 24977 2377 m 25875 2377 l 25875 2745 l 24977 2745 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -25110 2700 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 19577 10432 m 20475 10432 l 20475 10800 l 19577 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -19710 10755 m -gs 1 -1 sc (3.00) col0 sh gr -% Polyline -n 27315 3457 m 28080 3457 l 28080 3915 l 27315 3915 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27360 3825 m -gs 1 -1 sc (2.00) col0 sh gr -% Polyline -n 22410 2512 m 23175 2512 l 23175 2970 l 22410 2970 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -22500 2835 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 27405 9622 m 28170 9622 l 28170 10080 l 27405 10080 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -27495 9945 m -gs 1 -1 sc (1.00) col0 sh gr -% Polyline -n 15210 4500 m 18090 4500 l 18090 9270 l 15210 9270 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 510.00 scf sf -16649 9042 m -gs 1 -1 sc (identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 8481 m -gs 1 -1 sc (are not) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7920 m -gs 1 -1 sc (if VIA) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 7359 m -gs 1 -1 sc (But No Rule) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 300.00 scf sf -16650 6438 m -gs 1 -1 sc (Center to center) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 6027 m -gs 1 -1 sc (VIAS : 4) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16649 5466 m -gs 1 -1 sc (Identical) dup sw pop 2 div neg 0 rm col0 sh gr -/Times-Roman-iso ff 510.00 scf sf -16650 4905 m -gs 1 -1 sc (For all) dup sw pop 2 div neg 0 rm col0 sh gr -% Polyline -30.000 slw -gs clippath -11794 9690 m 11937 9720 l 11794 9750 l 12240 9750 l 12240 9690 l cp -11201 9750 m 11057 9720 l 11201 9690 l 10755 9690 l 10755 9750 l cp -clip -n 10800 9720 m 12195 9720 l gs col7 1.00 shd ef gr gs col0 s gr gr - -% arrowhead -105.000 slw -n 11201 9750 m 11057 9720 l 11201 9690 l 11177 9720 l 11201 9750 l cp gs 0.00 setgray ef gr col0 s -% arrowhead -n 11794 9690 m 11937 9720 l 11794 9750 l 11818 9720 l 11794 9690 l cp gs 0.00 setgray ef gr col0 s -% Polyline -7.500 slw -n 13365 3007 m 14263 3007 l 14263 3375 l 13365 3375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 9855 11700 m 11340 11700 l 11340 12195 l 9855 12195 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 1935 12195 m 3420 12195 l 3420 12690 l 1935 12690 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 3983 12218 m 4881 12218 l 4881 12586 l 3983 12586 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 11003 9149 m 11901 9149 l 11901 9517 l 11003 9517 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 13187 12007 m 15120 12007 l 15120 12375 l 13187 12375 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 15480 12232 m 16875 12232 l 16875 12600 l 15480 12600 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 25875 16642 m 26730 16642 l 26730 17010 l 25875 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 23535 16642 m 24300 16642 l 24300 17010 l 23535 17010 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24705 13987 m 26910 13987 l 26910 14400 l 24705 14400 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19710 3412 m 21015 3412 l 21015 3825 l 19710 3825 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24660 4500 m 26460 4500 l 26460 4950 l 24660 4950 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 24347 10432 m 25245 10432 l 25245 10800 l 24347 10800 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 22320 9307 m 23085 9307 l 23085 9765 l 22320 9765 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 4500 1932 m 5985 1932 l 5985 2385 l 4500 2385 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -30.000 slw -n 12330 810 m 13680 810 l 13680 1305 l 12330 1305 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -15.000 slw -n 2880 6346 m 4364 6346 l 4364 6840 l 2880 6840 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -7.500 slw -n 9000 8843 m 9876 8843 l 9876 9225 l 9000 9225 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 19575 12637 m 21915 12637 l 21915 13500 l 19575 13500 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 5582 4402 m 6480 4402 l 6480 4770 l 5582 4770 l cp gs col7 1.00 shd ef gr gs col0 s gr -% Polyline -n 16877 2062 m 17775 2062 l 17775 2430 l 16877 2430 l cp gs col7 1.00 shd ef gr gs col0 s gr -/Times-Roman-iso ff 360.00 scf sf -13500 3330 m -gs 1 -1 sc (0.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9990 12060 m -gs 1 -1 sc (N_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -2070 12555 m -gs 1 -1 sc (Body P) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -4144 12517 m -gs 1 -1 sc (1.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -11164 9448 m -gs 1 -1 sc (3.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -13275 12330 m -gs 1 -1 sc (YES 4.00 ) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -15570 12555 m -gs 1 -1 sc (NO 4.24) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -23625 16965 m -gs 1 -1 sc (NO) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -25965 16965 m -gs 1 -1 sc (YES) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24840 14310 m -gs 1 -1 sc (POLY WIRE) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19890 3735 m -gs 1 -1 sc (ALU 1) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24705 4860 m -gs 1 -1 sc (ALU 2,3,4) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -24480 10755 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -22365 9675 m -gs 1 -1 sc (2.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -12420 1170 m -gs 1 -1 sc (Body N) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -4635 2264 m -gs 1 -1 sc (NWELL) col0 sh gr -/Times-Roman-iso ff 375.00 scf sf -2975 6705 m -gs 1 -1 sc (P_Trans) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -9139 9142 m -gs 1 -1 sc (7.50) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -20250 12960 m -gs 1 -1 sc (DIFF) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -19710 13410 m -gs 1 -1 sc (SAME WELL) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -5760 4725 m -gs 1 -1 sc (4.00) col0 sh gr -/Times-Roman-iso ff 360.00 scf sf -17010 2385 m -gs 1 -1 sc (4.00) col0 sh gr -$F2psEnd -rs -end -showpage diff --git a/alliance/share/doc/symb_rules/symb_rules.sld b/alliance/share/doc/symb_rules/symb_rules.sld deleted file mode 100644 index 5f1865ad..00000000 Binary files a/alliance/share/doc/symb_rules/symb_rules.sld and /dev/null differ diff --git a/alliance/share/etc/Alliance Home Page.url b/alliance/share/etc/Alliance Home Page.url deleted file mode 100644 index 687fafbb..00000000 --- a/alliance/share/etc/Alliance Home Page.url +++ /dev/null @@ -1,5 +0,0 @@ -[DEFAULT] -BASEURL=http://www-asim.lip6.fr/alliance/ -[InternetShortcut] -URL=http://www-asim.lip6.fr/alliance/ -Modified=50A3F1A20C73BF01C5 diff --git a/alliance/share/etc/alc_env.bat.in b/alliance/share/etc/alc_env.bat.in deleted file mode 100755 index 5a56be7d..00000000 --- a/alliance/share/etc/alc_env.bat.in +++ /dev/null @@ -1,80 +0,0 @@ -@ECHO OFF -REM vim: set filetype=dosbatch: -REM ,,, -REM (o o) -REM ###=====oOO--(_)--OOO=========================================#### -REM -REM Alliance CAD system environnement -REM Usage (in C-shell) : source alc_env.csh -REM (C) 1997 Czo -- (Olivier.Sirol@lip6.fr) -REM $Id: alc_env.bat.in,v 1.3 2001/10/25 09:28:34 czo Exp $ -REM Generated from alc_env.bat.in on @DATE@ -REM -REM $ALLIANCE_OS and %ALLIANCE_TOP% are the only variables you will -REM have to modify if something goes wrong - -REM Which platform for Alliance CAD -REM -REM WARNING : if changing this remember to do it on the 3 config files : -REM configure.in alc_env.sh.in and alc_env.csh.in - -set ALLIANCE_OS=Cygwin - -REM Where t:he Alliance CAD is installed - -set ALLIANCE_TOP=@ALLIANCE_TOP@/%ALLIANCE_OS% - -REM User def -set MBK_IN_LO=vst -set MBK_OUT_LO=vst -set MBK_IN_PH=ap -set MBK_OUT_PH=ap - -set MBK_WORK_LIB=. -set MBK_CATAL_NAME=CATAL - -set MBK_SCALE_X=100 - -set VH_MAXERR=10 -set VH_BEHSFX=vbe -set VH_PATSFX=pat -set VH_DLYSFX=dly - -set MBK_CATA_LIB=.:%ALLIANCE_TOP%/cells/sxlib:%ALLIANCE_TOP%/cells/dp_sxlib:%ALLIANCE_TOP%/cells/padlib -set MBK_TARGET_LIB=%ALLIANCE_TOP%/cells/sxlib -set MBK_C4_LIB=./cellsC4 - -set MBK_VDD=vdd -set MBK_VSS=vss - -set XPAT_PARAM_NAME=%ALLIANCE_TOP%/etc/xpat.par -set XFSM_PARAM_NAME=%ALLIANCE_TOP%/etc/xfsm.par -set XSCH_PARAM_NAME=%ALLIANCE_TOP%/etc/xsch.par - -set DREAL_TECHNO_NAME=%ALLIANCE_TOP%/etc/cmos_7.dreal -set GRAAL_TECHNO_NAME=%ALLIANCE_TOP%/etc/cmos_12.graal -set RDS_TECHNO_NAME=%ALLIANCE_TOP%/etc/cmos_12.rds - -set RDS_IN=cif -set RDS_OUT=cif - -set ELP_TECHNO_NAME=%ALLIANCE_TOP%/etc/prol035.elp - -REM Cygwin - -set MAKE_MODE=UNIX -set DISPLAY=:0 - -REM Update PATH and MANPATH - -set MANPATH=%ALLIANCE_TOP%/man;%MANPATH% - -REM The path var should be written in dos style here, not unix -REM You might need to modify this by hand -REM set PATH=%ALLIANCE_TOP%/bin;%PATH% - -set PATH=c:\usr\local\alliance\archi\%ALLIANCE_OS%\bin;%PATH% - - -REM EOF - diff --git a/alliance/share/etc/alc_env.csh.in b/alliance/share/etc/alc_env.csh.in deleted file mode 100755 index d011044d..00000000 --- a/alliance/share/etc/alc_env.csh.in +++ /dev/null @@ -1,123 +0,0 @@ -# -*- Mode: Shell-script -*- -# -*- vim: set filetype=csh: -*- -# ,,, -# (o o) -####=====oOO--(_)--OOO=========================================#### -# -# Alliance CAD system environnement -# Usage (in C-shell) : > source alc_env.csh -# (C) 1997 Czo -- -# $Id: alc_env.csh.in,v 1.14 2001/10/25 09:28:34 czo Exp $ -# Generated from alc_env.csh.in on @DATE@ - -# $ALLIANCE_OS and $ALLIANCE_TOP are the only variables you will -# have to modify if something goes wrong - -# Which platform for Alliance CAD - -# WARNING : if changing this remember to do it on the 3 config files : -# configure.in alc_env.sh.in and alc_env.csh.in - -switch (`uname`) - case Linux*: - if ( `uname -r` =~ 1.* ) then - setenv ALLIANCE_OS Linux_aout - else - if ( `uname -r` =~ 2.0* ) then - setenv ALLIANCE_OS Linux_elf - else - setenv ALLIANCE_OS Linux - endif - endif - breaksw - - case SunOS*: - if ( `uname -r` =~ 5* ) then - setenv ALLIANCE_OS Solaris - else - setenv ALLIANCE_OS SunOS - endif - breaksw - - case FreeBSD*: - setenv ALLIANCE_OS FreeBSD - breaksw - - case NetBSD*: - setenv ALLIANCE_OS NetBSD - breaksw - - case HP-UX*: - setenv ALLIANCE_OS HPUX - breaksw - - case OSF1*: - setenv ALLIANCE_OS OSF - breaksw - - case CYGWIN*: - setenv ALLIANCE_OS Cygwin - breaksw - -default: - setenv ALLIANCE_OS Unknown - breaksw -endsw - -# Where the Alliance CAD is installed - -setenv ALLIANCE_TOP @ALLIANCE_TOP@/$ALLIANCE_OS - -# User def - -setenv MBK_IN_LO vst -setenv MBK_OUT_LO vst -setenv MBK_IN_PH ap -setenv MBK_OUT_PH ap - -setenv MBK_WORK_LIB . -setenv MBK_CATAL_NAME CATAL - -setenv MBK_SCALE_X 100 - -setenv VH_MAXERR 10 -setenv VH_BEHSFX vbe -setenv VH_PATSFX pat -setenv VH_DLYSFX dly - -setenv MBK_CATA_LIB .:$ALLIANCE_TOP/cells/sxlib:$ALLIANCE_TOP/cells/dp_sxlib:$ALLIANCE_TOP/cells/padlib -setenv MBK_TARGET_LIB $ALLIANCE_TOP/cells/sxlib -setenv MBK_C4_LIB ./cellsC4 - -setenv MBK_VDD vdd -setenv MBK_VSS vss - -setenv XPAT_PARAM_NAME $ALLIANCE_TOP/etc/xpat.par -setenv XFSM_PARAM_NAME $ALLIANCE_TOP/etc/xfsm.par -setenv XSCH_PARAM_NAME $ALLIANCE_TOP/etc/xsch.par - -setenv RDS_IN cif -setenv RDS_OUT cif - -setenv DREAL_TECHNO_NAME $ALLIANCE_TOP/etc/cmos_7.dreal -setenv GRAAL_TECHNO_NAME $ALLIANCE_TOP/etc/cmos_12.graal -setenv GENVIEW_TECHNO_NAME $ALLIANCE_TOP/etc/cmos_11.genview - -setenv RDS_TECHNO_NAME $ALLIANCE_TOP/etc/cmos_12.rds -setenv ELP_TECHNO_NAME $ALLIANCE_TOP/etc/prol035.elp - -# Update PATH and MANPATH -if $?PATH then - setenv PATH $ALLIANCE_TOP/bin:$PATH -else - setenv PATH $ALLIANCE_TOP/bin -endif - -if $?MANPATH then - setenv MANPATH $ALLIANCE_TOP/man:$MANPATH -else - setenv MANPATH $ALLIANCE_TOP/man:/usr/share/man:/usr/man:/usr/local/man:/usr/X11R6/man:/usr/lib/perl5/man -endif - -# EOF - diff --git a/alliance/share/etc/alc_env.sh.in b/alliance/share/etc/alc_env.sh.in deleted file mode 100755 index 179d9570..00000000 --- a/alliance/share/etc/alc_env.sh.in +++ /dev/null @@ -1,119 +0,0 @@ -# -*- Mode: Shell-script -*- -# -*- vim: set filetype=sh: -*- -# ,,, -# (o o) -####=====oOO--(_)--OOO=========================================#### -# -# Alliance CAD system environnement -# Usage (in Bourne-shell) : > . alc_env.sh -# (C) 1997 Czo -- -# $Id: alc_env.sh.in,v 1.14 2001/10/25 09:28:34 czo Exp $ -# Generated from alc_env.sh.in on @DATE@ - -# $ALLIANCE_OS and $ALLIANCE_TOP are the only variables you will -# have to modify if something goes wrong - -# Which platform for Alliance CAD - -# WARNING : if changing this remember to do it on the 3 config files : -# configure.in alc_env.sh.in and alc_env.csh.in - -ALLIANCE_OS=Unknown - -case `uname` in - - Linux*) case `uname -r` in - 1.*) ALLIANCE_OS=Linux_aout ;; - 2.0*) ALLIANCE_OS=Linux_elf ;; - *) ALLIANCE_OS=Linux ;; - esac ;; - - SunOS*) case `uname -r` in - 5*) ALLIANCE_OS=Solaris ;; - *) ALLIANCE_OS=SunOS ;; - esac ;; - - FreeBSD*) ALLIANCE_OS=FreeBSD ;; - - NetBSD*) ALLIANCE_OS=NetBSD ;; - - HP-UX*) ALLIANCE_OS=HPUX ;; - - OSF1*) ALLIANCE_OS=OSF ;; - - CYGWIN*) ALLIANCE_OS=Cygwin ;; - - *) ALLIANCE_OS=Unknown ;; - -esac - -export ALLIANCE_OS - -# Where the Alliance CAD is installed - - ALLIANCE_TOP=@ALLIANCE_TOP@/$ALLIANCE_OS ; export ALLIANCE_TOP - -# User def - - MBK_IN_LO=vst; export MBK_IN_LO - MBK_OUT_LO=vst; export MBK_OUT_LO - MBK_IN_PH=ap; export MBK_IN_PH - MBK_OUT_PH=ap; export MBK_OUT_PH - - MBK_WORK_LIB=.; export MBK_WORK_LIB - MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME - - MBK_SCALE_X=100; export MBK_SCALE_X - - VH_MAXERR=10; export VH_MAXERR - VH_BEHSFX=vbe; export VH_BEHSFX - VH_PATSFX=pat; export VH_PATSFX - VH_DLYSFX=dly; export VH_DLYSFX - - MBK_CATA_LIB=.:$ALLIANCE_TOP/cells/sxlib:$ALLIANCE_TOP/cells/dp_sxlib:$ALLIANCE_TOP/cells/padlib; export MBK_CATA_LIB - MBK_TARGET_LIB=$ALLIANCE_TOP/cells/sxlib; export MBK_TARGET_LIB - MBK_C4_LIB=./cellsC4; export MBK_C4_LIB - - MBK_VDD=vdd; export MBK_VDD - MBK_VSS=vss; export MBK_VSS - -XPAT_PARAM_NAME=$ALLIANCE_TOP/etc/xpat.par -export XPAT_PARAM_NAME -XFSM_PARAM_NAME=$ALLIANCE_TOP/etc/xfsm.par -export XFSM_PARAM_NAME -XSCH_PARAM_NAME=$ALLIANCE_TOP/etc/xsch.par -export XSCH_PARAM_NAME - -RDS_IN=cif -export RDS_IN -RDS_OUT=cif -export RDS_OUT - -DREAL_TECHNO_NAME=$ALLIANCE_TOP/etc/cmos_7.dreal -export DREAL_TECHNO_NAME -GRAAL_TECHNO_NAME=$ALLIANCE_TOP/etc/cmos_12.graal -export GRAAL_TECHNO_NAME -GENVIEW_TECHNO_NAME=$ALLIANCE_TOP/etc/cmos_11.genview -export GENVIEW_TECHNO_NAME - -RDS_TECHNO_NAME=$ALLIANCE_TOP/etc/cmos_12.rds -export RDS_TECHNO_NAME -ELP_TECHNO_NAME=$ALLIANCE_TOP/etc/prol035.elp -export ELP_TECHNO_NAME - - -## Update PATH and MANPATH -#PATH=$HOME/labo/$ALLIANCE_OS/bin:$ALLIANCE_TOP/bin:$PATH -PATH=$ALLIANCE_TOP/bin:$PATH -export PATH - -if [ "X${MANPATH}Y" != "XY" ] -then - MANPATH=$ALLIANCE_TOP/man:$MANPATH -else - MANPATH=$ALLIANCE_TOP/man:/usr/share/man:/usr/man:/usr/local/man:/usr/X11R6/man:/usr/lib/perl5/man -fi -export MANPATH - -# EOF - diff --git a/alliance/share/etc/algue/Dialogue.tcl b/alliance/share/etc/algue/Dialogue.tcl deleted file mode 100644 index f393bccc..00000000 --- a/alliance/share/etc/algue/Dialogue.tcl +++ /dev/null @@ -1,82 +0,0 @@ -proc Dialogue.tcl {w titre texte bitmap defaut args} { - - # pompe dans J.K OUSTERHOUT pp 269 - # La boite de dialogue peut contenir un "texte" avec eventuellement - # un "bitmap" si celui ci est {} pas de bitmap. - # Un des bouton peut etre specifie en en "defaut" (sinon -1). - # Dans ce cas il insere dans une frame sunken. La boite attend - # une reponse. Dans ce cas la boite est detruite et retourne l'indice - # du bouton invoque. Sur un retour chariot est avec un "defaut" - # specifie, l'indice du defautest retourne - - global bouton_diag - global fontes - - if {[winfo exists $w]} {destroy $w} - #set w $w.dialogue - - # cree la boite et la divise en deux - - toplevel $w -class Dialog - wm title $w $titre - wm geometry $w +300+400 - - raise $w - - - - frame $w.haut -relief raised -bd 1 - pack $w.haut -side top -fill both - frame $w.bas -relief raised -bd 1 - pack $w.bas -side bottom -fill both - - # on remplie le haut - - message $w.haut.msg -width 3i -text $texte \ - -font $fontes(1) - pack $w.haut.msg -side right -expand 1 -fill both \ - -padx 3m -pady 3m - if {$bitmap != ""} { - label $w.haut.bitmap -bitmap $bitmap - pack $w.haut.bitmap -side left -padx 3m -pady 3m - } - - # cree une ligne de boutons - set i 0 - foreach but $args { - button $w.bas.button$i -text $but -font $fontes(1) -command \ - "set bouton_diag $i" - if {$i == $defaut} { - frame $w.bas.defaut -relief sunken -bd 1 - raise $w.bas.button$i - pack $w.bas.defaut -side left -expand 1 \ - -padx 3m -pady 2m - pack $w.bas.button$i -in $w.bas.defaut \ - -side left -padx 2m -pady 2m -ipadx 2m -ipady 1m - } else { - pack $w.bas.button$i -side left -expand 1 \ - -padx 3m -pady 3m -ipadx 2m -ipady 1m - } - incr i - } - - # execute une sortie sur RC et garde le controle - - if {$defaut >= 0} { - bind $w "$w.bas.button$defaut flash; \ - set bouton_diag $defaut" - } - bell - set oldFocus [focus] - #grab set $w - focus $w - - # attend une reponse et retourne l'indice du bouton selectionne - - tkwait variable bouton_diag - destroy $w - focus $oldFocus - return $bouton_diag - - -} diff --git a/alliance/share/etc/algue/Supervision_cmdunix.tcl b/alliance/share/etc/algue/Supervision_cmdunix.tcl deleted file mode 100644 index 0ff1c0fc..00000000 --- a/alliance/share/etc/algue/Supervision_cmdunix.tcl +++ /dev/null @@ -1,131 +0,0 @@ -proc Supervision_cmdunix.tcl { commande code_cmd } { - - # genere une commande unix en tache de fond - # et gere le flot de sortie - # adapte du B.B. Welch p 104 - # si code_cmd est a 1 , on court-circuite la commande - # execution . - - # ---------- procedures internes ------------ - - proc Mk_cmdunix { } { - # lance la commande et lit le flot de sortie - global cmdunix entree blabla bouton - - if [catch {open "|$cmdunix |& cat"} entree] { - $blabla insert end $entree\n - } else { - fileevent $entree readable Supervision - $blabla insert end $cmdunix\n - $bouton config -state disabled - } - } - proc Supervision { } { - # supervise le flot de sortie - global bouton num_process - global entree blabla code_erreur_comdiac - if [eof $entree] { - # bell ; # bell - Stop_cmdunix 0 - } else { - gets $entree line - if [string match *COMDIAC_PID* $line] { - set num_process [lrange $line 1 1] - set num_process [expr $num_process-2] - } - if [string match *COMDIAC_OK* $line] { - # bell - Stop_cmdunix 1 - } - $blabla insert end $line\n - $blabla see end - - } - } - proc Stop_cmdunix { code } { - # arrete et revalide l'execution - global entree bouton code_erreur_comdiac num_process - if { $code == 0 } { - bell ; bell - set code_erreur_comdiac 0 - } - if { $code == 1 } { - set code_erreur_comdiac 1 - } - if { $code == -1 } { - exec kill -9 $num_process - bell ; bell - set code_erreur_comdiac 0 - } - catch {close $entree} - $bouton config -state normal - } - - #-------------------------------------- - - global blabla cmdunix entree bouton - global code_erreur_comdiac num_process - global fontes - - set num_process 0 - set cmdunix $commande - set w .cmd_unix - set poub [winfo exists $w] - if {$poub == 1} { - raise $w - if { $code_cmd == 1 } { Mk_cmdunix } - } - if {$poub == 0} { - toplevel $w -class Cmd_unix - wm title $w "ALGUE : console output" - wm iconname $w Supervision - wm geometry $w +30+30 - raise $w - - # creation de la frame haute - - frame $w.haut -borderwidth 10 - pack $w.haut -side top -fill x - - # creation des boutons de commande - - frame $w.haut.1 - pack $w.haut.1 -side right -fill x - - button $w.haut.1.stop -text STOP -font $fontes(1) \ - -command "Stop_cmdunix -1" - - $w.haut.1.stop config -cursor {hand2} - set bouton [button $w.haut.1.exec -text EXECUTION -font $fontes(1) -command Mk_cmdunix] - $w.haut.1.exec config -cursor {hand2} - button $w.haut.1.sortie -text SORTIE -font $fontes(1) -command "destroy .cmd_unix" - $w.haut.1.sortie config -cursor {hand2} - pack $w.haut.1.sortie $w.haut.1.stop $w.haut.1.exec -side right - - - # creation du label - - label $w.haut.label -font $fontes(1) -text "Commande UNIX: " -padx 0 - entry $w.haut.entree -width 80 -relief sunken -textvariable cmdunix - pack $w.haut.label -side left - pack $w.haut.entree -side left -fill x -expand true - - focus $w.haut.entree - - # creation de la frame basse pour scruter l'execution - - frame $w.bas -# set blabla [text $w.bas.text -width 80 -height 5 -font $fontes(1) - - set blabla [text $w.bas.text -width 80 -height 16 \ - -borderwidth 5 -relief ridge -setgrid true \ - -yscrollcommand {.cmd_unix.bas.scroll set}] - scrollbar $w.bas.scroll -command {.cmd_unix.bas.text yview} - pack $w.bas.text -side left -fill both -expand true - pack $w.bas.scroll -side right -fill y - pack $w.bas -side top -fill both -expand true - - if { $code_cmd == 1 } { Mk_cmdunix } - } - -} diff --git a/alliance/share/etc/algue/alliance.gif b/alliance/share/etc/algue/alliance.gif deleted file mode 100644 index 664b8835..00000000 Binary files a/alliance/share/etc/algue/alliance.gif and /dev/null differ diff --git a/alliance/share/etc/algue/alliance.tk b/alliance/share/etc/algue/alliance.tk deleted file mode 100644 index 554cea69..00000000 --- a/alliance/share/etc/algue/alliance.tk +++ /dev/null @@ -1,955 +0,0 @@ -#! /usr/local/bin/wish -# -# ALliance Graphic User Environment -# -# Auteur : G. POMMIER -# Date : 29/03/99 -# -# Utilise TCL/Tk http://www.scriptics.com/ -# -# $Id: alliance.tk,v 1.3 1999/09/28 13:52:43 czo Exp $ -# - - proc Library_UpdateIndex { libdir } { - if ![file exists $libdir/tclIndex] { - set doit 1 - } else { - set age [file mtime $libdir/tclIndex] - set doit 0 - if {[file mtime $libdir] > $age} { - set doit 1 - } else { - foreach file [glob $libdir/*.tcl] { - if {[file mtime $file] > $age} { - set doit 1 - break - } - } - } - } - if { $doit } { - auto_mkindex $libdir *.tcl - } - } - - set alcgraph $env(ALLIANCE_TOP)/etc/algue - - lappend auto_path $alcgraph - - Library_UpdateIndex $alcgraph - - global fontes - set fontes(1) -adobe-helvetica-bold-r-normal-*-12-*-*-*-*-*-*-* - set fontes(2) -adobe-helvetica-bold-r-normal-*-10-*-*-*-*-*-*-* - set fontes(3) -adobe-helvetica-bold-r-normal-*-34-*-*-*-*-*-*-* - set fontes(4) -adobe-helvetica-bold-r-normal-*-8-*-75-*-*-*-*-* - set fontes(5) -adobe-helvetica-bold-r-normal-*-24-*-*-*-*-*-*-* - set fontes(6) -adobe-helvetica-bold-r-normal-*-20-*-*-*-*-*-*-* - set fontes(7) -adobe-helvetica-bold-r-normal-*-16-*-*-*-*-*-*-* - - - option add *foreground black - option add *Button.background #eef - option add *Menubutton.background #eef - - option add *Checkbutton.background #fff - option add *Radiobutton.background #fff - option add *Frame.background #fff - option add *Canvas.background #fff - option add *Canvas.background #fff - option add *Label.background #fff - option add *Toplevel.background #fff - option add *Entry.background #fff - option add *Scrollbar.background #eef - option add *Listbox.background bisque - option add *Text.background white - - set w .alliance - - toplevel $w -class Cairo_otacsrndmos - wm title $w "A L L I A N C E" - raise $w - wm geometry $w +20+20 - wm iconify . -global currentlang -set currentlang "francais" - -global paramlaunch -set paramlaunch(changelang) "Switch to English" -set paramlaunch(exit) "SORTIE" - - - -################## -# Procedures.... -# -# -######################## -# - - -######################## -# -proc dlg_reset {exec file_conf } { -global fontes -global button_press - - - set win .dgl - set texte "Voulez-vous vraiment remettre les parametres a leurs valeurs \ - initiales ?" - - toplevel $win -class Dialog - - wm title $win "Confirmation" - wm geometry $win +300+400 - raise $win - - frame $win.haut -relief raised -bd 1 - pack $win.haut -side top -fill both - frame $win.bas -relief raised -bd 1 - pack $win.bas -side bottom -fill both - - message $win.haut.msg -width 3i -text $texte - - pack $win.haut.msg -side right -expand 1 -fill both -padx 3 -pady 3 - - button $win.bas.1 -text "Oui" -command "set button_press 0" - pack $win.bas.1 -expand 1 -side left -padx 5 -pady 5 -ipadx 3 -ipady 3 - - button $win.bas.2 -text "Non" -command "set button_press 1" - pack $win.bas.2 -expand 1 -side left -padx 5 -pady 5 -ipadx 3 -ipady 3 - - tkwait variable button_press - destroy $win - -return $button_press -} - - -###### -# -proc askforshell { } { -global fontes -global button_press -global currentlang - - set win .dgl -switch $currentlang { - "francais" { - set texte "A quel shell voulez vous que le script se conforme ?" - set titlefile "Choix du shell" - } - - "anglais" { - set texte "Witch Shell do you want to use ?" - set titlefile "Shell Choose" - } - } - - toplevel $win -class Dialog - - wm title $win "$titlefile" - - wm geometry $win +300+400 - raise $win - - frame $win.haut -relief raised -bd 1 - pack $win.haut -side top -fill both - frame $win.bas -relief raised -bd 1 - pack $win.bas -side bottom -fill both - - message $win.haut.msg -width 3i -text $texte - - pack $win.haut.msg -side right -expand 1 -fill both -padx 3 -pady 3 - - button $win.bas.1 -text "TCSH" -command "set button_press TCSH" - pack $win.bas.1 -expand 1 -side left -padx 5 -pady 5 -ipadx 3 -ipady 3 - - button $win.bas.2 -text "BASH" -command "set button_press BASH" - pack $win.bas.2 -expand 1 -side left -padx 5 -pady 5 -ipadx 3 -ipady 3 - -set oldfocus [focus] - -focus $win - - tkwait variable button_press - destroy $win - focus $oldfocus - -return $button_press -} - -######################## -proc dump_env_file { file } { - global env - global dir_env_file - - - if ![file exists $env(PWD)/$file] { - eval "exec cp ${dir_env_file}/${file} ." - } -return 0 -} - - -######################## -proc reset_env_file { file execut } { - global env - global dir_env_file - global result_dialog - global liste_variables - -set result_dialog [ dlg_reset $execut $file] - -if { $result_dialog == 0 } { - if [file exists $env(PWD)/$file] { - eval "exec cp ${dir_env_file}/${file} ." - } - } - -######## -# on devrait lire les nouvelles valeurs.. -#ABCD - -return $result_dialog -} - - -####### -# -proc config_binaire { executable file_config } { - global fontes - global largeur - global entry_val - global exec_dupfile - global do_pack - set exec_dupfile $executable - global env - - global liste_variables - global dir_env_file - -set dir_env_file $env(ALLIANCE_TOP)/etc/algue - - global liste_topack - - global currentlang - - switch $currentlang { - - "francais" { - set paramlaunch(title) "Configuration de l' environnement de " - set paramlaunch(var) "Variable" - set paramlaunch(val) "Valeur" - set paramlaunch(cmd) "Commande" - set paramlaunch(launch) "Execution" - set paramlaunch(defaut) "Valeurs par defaut" - set paramlaunch(save) "Sauvegarde" - set paramlaunch(script) "Genere script" - set paramlaunch(exit) "SORTIE" - - } - "anglais" { - set paramlaunch(title) "Environnement of " - set paramlaunch(var) "Variable" - set paramlaunch(val) "Value" - set paramlaunch(cmd) "Command" - set paramlaunch(launch) "Launch" - set paramlaunch(defaut) "Default Values" - set paramlaunch(save) "Save" - set paramlaunch(script) "Drive script" - set paramlaunch(exit) "EXIT" - - } -} - - - - - - - - toplevel .config - wm title .config "Alliance Configurator" - wm iconname .config Config - wm geometry .config +10+10 - - set h_scrol 100 - -############ -# si executable.env n existe pas dans le repertoire courant on le copie -# -set exe_env [dump_env_file ${executable}.env] - - - frame .config.top -relief flat - pack .config.top -side top -fill both - frame .config.cmd -relief flat - pack .config.cmd -fill both - frame .config.bot -relief raised -bd 1 - pack .config.bot -side bottom -fill both - - label .config.top.titre -font $fontes(6) \ - -text "$paramlaunch(title) $executable" -foreground #0000CC - - pack .config.top.titre -side top -padx 3 -pady 10 - - canvas .config.top.canvas -relief flat -borderwidth 0 -background #fff -width 40 -height 10 \ - -scrollregion "0 0 0 $h_scrol" -yscrollcommand ".config.top.scrol set" - - - scrollbar .config.top.scrol -width 8 -orient vertical -command ".config.top.canvas yview" \ - -width 8 - - pack .config.top.scrol -side right -fill y - .config.top.scrol config -cursor {hand2} - pack .config.top.canvas -expand yes -side left -fill both - - - if [catch {open $file_config r} fichier] { - set pouba "L'erreur est humaine" - set poubb "Probleme a l'ouverture du fichier $file_config !!" - Dialogue.tcl .d $pouba $poubb error -1 SORTIE - } else { - set gocalcul 1 - global do_pack - global liste_topack - #bell - set largeur 0 - set largeur_maxi 2 - set ligne_act 1 - set liste_topack "" - set liste_variables "" - set wdtent 35 - set wdtlbl 20 - set topady 5 - set topadx 5 - - frame .config.top.canvas.titre -relief raised -bd 1 - pack .config.top.canvas.titre -side top -fill both - - label .config.top.canvas.titre.col1 -width $wdtlbl -font $fontes(1) \ - -text "$paramlaunch(var)" -fg #CC0000 - label .config.top.canvas.titre.col2 -width $wdtent -font $fontes(1) \ - -text "$paramlaunch(val)" -fg #CC0000 - label .config.top.canvas.titre.col3 -width $wdtlbl -font $fontes(1) \ - -text "$paramlaunch(var)" -fg #CC0000 - label .config.top.canvas.titre.col4 -width $wdtent -font $fontes(1) \ - -text "$paramlaunch(val)" -fg #CC0000 - - - pack .config.top.canvas.titre.col1 .config.top.canvas.titre.col2 \ - .config.top.canvas.titre.col3 .config.top.canvas.titre.col4 -side left -padx $topadx -pady $topady - - frame .config.top.canvas.${ligne_act} -relief raised -bd 1 - pack .config.top.canvas.${ligne_act} -side top -fill both - - while {[gets $fichier ligne] >= 0} { - - global do_pack - - set parametre [lrange $ligne 0 0] - set val_parametre [lrange $ligne 1 1] - set allval_param [lrange $ligne 1 end] - set do_pack 1 - set lengthval [string length $val_parametre ] - set lengthval [expr $lengthval - 2] - set firstval [string index $val_parametre 0] - set lastval [string index $val_parametre $lengthval] - - if { $firstval == "\{" } { - set goodval [ string range $val_parametre 1 $lengthval ] - set val_parametre $goodval - } - -switch $parametre { - - - "commande" { - - switch $currentlang { - "francais" { - label .config.cmd.lbl -width $wdtlbl -font $fontes(7) \ - -text "commande" -fg #CC0000 - } - "anglais" { - label .config.cmd.lbl -width $wdtlbl -font $fontes(7) \ - -text "command" -fg #CC0000 - } - } - - - set entry_val(commande) $allval_param - - lappend liste_variables "commande" - - entry .config.cmd.ent -width $wdtent \ - -textvariable entry_val(commande) -#XXX - -button .config.cmd.lance -font $fontes(7) -fg #0000CC -text "$paramlaunch(launch)" -underline 0 -width 14 -command\ - { - - global exec_dupfile - global liste_variables - global entry_val - global filewrite - global shellused - - - -set filewrite ${exec_dupfile}.tmpsh - -if [catch {open $filewrite w+ } fichier] { - set pouba "L'erreur est humaine" - set poubb "Probleme a l'ouverture du fichier $filewrite !!" - Dialogue.tcl .d $pouba $poubb error -1 SORTIE - } else { -set ii 0 - - -foreach vartowrite $liste_variables { - incr ii - if {$vartowrite == "commande" } { - puts $fichier "$entry_val($vartowrite)" - - } else { - puts $fichier "$vartowrite=$entry_val($vartowrite)" - puts $fichier "export $vartowrite" - - } - -} - close $fichier - - } - -eval "exec chmod 755 $filewrite" - -set comd "${filewrite}" - -Supervision_cmdunix.tcl $env(PWD)/$comd 1 ; - -# puts "$filewrite" -# set comd2 "rm $filewrite" -# Supervision_cmdunix.tcl $comd2 1 ; - -# eval "exec rm -rf $filewrite" - - } - - pack .config.cmd.lbl .config.cmd.ent .config.cmd.lance -side left -padx $topadx -pady 15 - - - } - - - - default { -global liste_topack - - if {$largeur < $largeur_maxi} { - set largeur [expr $largeur + 1] - - set liste_topack "$liste_topack .config.top.canvas.$ligne_act.$ligne_act${largeur}lbl" - set liste_topack "$liste_topack .config.top.canvas.$ligne_act.$ligne_act${largeur}ent" - - label .config.top.canvas.$ligne_act.$ligne_act${largeur}lbl -width $wdtlbl -font $fontes(1) \ - -text $parametre -bg #DDDDDD -fg #0000CC -# set entry_val($ligne_act$largeur) $val_parametre - set entry_val($parametre) $val_parametre - -entry .config.top.canvas.$ligne_act.$ligne_act${largeur}ent -width $wdtent \ - -textvariable entry_val($parametre) - lappend liste_variables $parametre - set do_pack 1 - - } else { - set topack " pack $liste_topack -side left -padx $topadx -pady $topady" - eval $topack - set largeur 1 - set liste_topack "" - incr ligne_act - frame .config.top.canvas.${ligne_act} -relief raised -bd 1 - pack .config.top.canvas.${ligne_act} -side top -fill both - - - set liste_topack "$liste_topack .config.top.canvas.$ligne_act.$ligne_act${largeur}lbl" - set liste_topack "$liste_topack .config.top.canvas.$ligne_act.$ligne_act${largeur}ent" - - label .config.top.canvas.$ligne_act.$ligne_act${largeur}lbl -width $wdtlbl -font $fontes(1) \ - -text $parametre -bg #DDDDDD -fg #0000CC -# set entry_val($ligne_act$largeur) $val_parametre - set entry_val($parametre) $val_parametre - entry .config.top.canvas.$ligne_act.$ligne_act${largeur}ent -width $wdtent \ - -textvariable entry_val($parametre) - lappend liste_variables $parametre - - - set do_pack 0 - } - - - if { $parametre != "*" } { - if { $parametre == "AD0" } { - set dim_otacsrndmos(ad0) $val_parametre - } elseif { $parametre == "VC3" } { - set dim_otacsrndmos(vc3) [format "%6.3f" $val_parametre] - } elseif { $parametre == "AIRE" } { - set dim_otacsrndmos(aire) $val_parametre - } - } - } - - } -} - - - set topack " pack $liste_topack -side left -padx $topadx -pady $topady" - -# if { $do_pack == 1 } { - eval $topack -# } - - close $fichier - - } - -#################### -# Bouttons du bas - - button .config.bot.reset -font $fontes(1) -text "$paramlaunch(defaut)" -underline 0 -width 14 -command\ - { } - - button .config.bot.save -font $fontes(1) -text "$paramlaunch(save)" -underline 0 -width 14 -command\ - {} - - button .config.bot.lance -font $fontes(1) -text "$paramlaunch(script)" -underline 0 -width 14 -command\ - {} - - button .config.bot.exit -font $fontes(1) -text "$paramlaunch(exit)" -underline 0 -width 14 -command\ - "destroy .config" - - - pack .config.bot.reset .config.bot.save .config.bot.lance .config.bot.exit -side left -expand 1\ - -padx 9 -pady 6 -ipadx 6 -ipady 3 - - - -bind .config.bot.reset <1> { - global exec_dupfile - global allval_param - global entry_val - - set okresult [ reset_env_file ${exec_dupfile}.env ${exec_dupfile} ] - - if { $okresult == 0} { - #on doit reconfigurer .... - -# pack forget .config.bot.reset .config.bot.save .config.bot.lance -# .config.bot.exit configure -text "Restart !" -# .config.bot.exit configure -command "destroy .config ; return 11" - - } -set fich ${exec_dupfile}.env - - if [catch {open $fich r} fichier] { - set pouba "L'erreur est humaine" - set poubb "Probleme a l'ouverture du fichier $file_config !!" - Dialogue.tcl .d $pouba $poubb error -1 SORTIE - } else { - set gocalcul 1 - global do_pack - global liste_topack - set liste_topack "" - set liste_variables "" - - while {[gets $fichier ligne] >= 0} { - - - set parametre [lrange $ligne 0 0] - set val_parametre [lrange $ligne 1 1] - set allval_param [lrange $ligne 1 end] - - set entry_val($parametre) $allval_param - - - } - } - } - -bind .config.bot.save <1> { - global exec_dupfile - global liste_variables - global entry_val - global filewrite - set types_circuit_files { - {{ENV Files} {.env} } - {{ALL Files} {*.*} } - } - - - set filewrite [ tk_getSaveFile -title "ALLIANCE Loader" -filetypes $types_circuit_files -initialdir $env(PWD) -initialfile ${exec_dupfile}.env ] - -if {$filewrite != ""} { - -if [catch {open $filewrite w} fichier] { - set pouba "L'erreur est humaine" - set poubb "Probleme a l'ouverture du fichier $filewrite !!" - Dialogue.tcl .d $pouba $poubb error -1 SORTIE - } else { -set ii 0 - - -foreach vartowrite $liste_variables { - incr ii - if {$vartowrite == "commande" } { - puts $fichier "$vartowrite $entry_val($vartowrite)" - } else { - puts $fichier "$vartowrite $entry_val($vartowrite)" - } - -} - close $fichier - - } - } - -} - -bind .config.bot.lance <1> { - global exec_dupfile - global liste_variables - global entry_val - global filewrite - global shellused - - set types_circuit_files { - {{Script Files} {.sh} } - {{ALL Files} {*.*} } - } - -set shellused [askforshell] - - - set filewrite [ tk_getSaveFile -title "ALLIANCE Loader" -filetypes $types_circuit_files -initialdir $env(PWD) -initialfile ${exec_dupfile}.sh ] -if {$filewrite != ""} { - #ABC - -if [catch {open $filewrite w} fichier] { - set pouba "L'erreur est humaine" - set poubb "Probleme a l'ouverture du fichier $filewrite !!" - Dialogue.tcl .d $pouba $poubb error -1 SORTIE - } else { -set ii 0 - - if { $shellused == "TCSH" } { - puts $fichier "#!/bin/csh" - } - if { $shellused == "BASH" } { - puts $fichier "#!/bin/sh" - } - -foreach vartowrite $liste_variables { - incr ii - if {$vartowrite == "commande" } { - puts $fichier "$entry_val($vartowrite)" - - } else { - if { $shellused == "TCSH" } { - puts $fichier "setenv $vartowrite $entry_val($vartowrite)" - } - if { $shellused == "BASH" } { - puts $fichier "$vartowrite=$entry_val($vartowrite)" - puts $fichier "export $vartowrite" - } - - } - -} - -eval "exec chmod 755 $filewrite" - - close $fichier - - } - - } - -} - - - -} - - - - - - - - - - - - - - - - - - - - -################### -# FRAME DU HAUT -################### - set widthcanvastitre 700 - set heigthcanvastitre 80 - - frame $w.haut -relief raised -bd 1 - pack $w.haut -side top -fill both - - frame $w.haut.1 -relief ridge -bd 3 - pack $w.haut.1 -side top -anchor w -fill both - - canvas $w.haut.1.c -relief flat -borderwidth 0 -background #fff \ - -width $widthcanvastitre -height $heigthcanvastitre \ - - pack $w.haut.1.c -expand true -side left -fill both - - set chemin $env(ALLIANCE_TOP)/etc/algue/asim.gif - set imh [image create photo -file $chemin] - - $w.haut.1.c create image 70 40 -image $imh - - set chemin $env(ALLIANCE_TOP)/etc/algue/alliance.gif - set imh [image create photo -file $chemin] - - $w.haut.1.c create image 370 40 -image $imh - - set chemin $env(ALLIANCE_TOP)/etc/algue/lip6.gif - set imh [image create photo -file $chemin] - - $w.haut.1.c create image 660 40 -image $imh - - -################### -# FRAME -################### - - frame $w.princ -relief raised -bd 1 - pack $w.princ -fill both - frame $w.princ.1 -relief ridge -bd 3 - pack $w.princ.1 -fill both - - set widthcanvas 720 - set heigthcanvas 410 - - set widthboutton 100 - set heigthboutton 40 - - set widthlabel 580 - set heigthlabel 40 - - set h_scrol 200 - - set color_boutton #AA0000 - set color_label #0000CC - - set y1 50; - set defautx1 55; - set x1 $defautx1 - - set file_config "$env(ALLIANCE_TOP)/etc/algue/main.cfg" - - - canvas $w.princ.1.c -relief flat -borderwidth 0 -background #fff \ - -width $widthcanvas -height $heigthcanvas \ - -scrollregion "0 0 0 $h_scrol" -yscrollcommand "$w.princ.1.scl set" - - scrollbar $w.princ.1.scl -width 8 -orient vertical -command "$w.princ.1.c yview " - - pack $w.princ.1.scl -side right -fill y - $w.princ.1.scl config -cursor {hand2} - - pack $w.princ.1.c -expand true -side left -fill both - -########################### -# Debut du parssage -# du fichier de config - - if [catch {open $file_config r} fichier] { - set mesg1 "L'erreur est humaine" - set mesg2 "Probleme a l'ouverture du fichier $file_config !" - Dialogue.tcl .d $mesg1 $mesg2 error -1 SORTIE - } else { - - set num 0 - - - while {[gets $fichier ligne] >= 0} { - - incr num - - set parametre [lrange $ligne 0 0] - set val_parametre [lrange $ligne 1 1] - set allval_param [lrange $ligne 1 end] - - set lengthval [string length $val_parametre ] - - - -## On force la taille du texte .... - set allval_param [ string range $allval_param 0 70 ] - - label $w.princ.1.lbl$num -font $fontes(1) \ - -text $allval_param -anchor w -foreground $color_label -font $fontes(7) -width 60 - - - set paramsend [string tolower $parametre] - - button $w.princ.1.bout$num -font $fontes(7) \ - -text $parametre -command "config_binaire $paramsend ${paramsend}.env" \ - -foreground $color_boutton - - pack $w.princ.1.lbl$num $w.princ.1.bout$num -side left -expand 1 -padx 5 -pady 5 -ipadx 3 -ipady 3 - $w.princ.1.c create window $x1 $y1 -window $w.princ.1.bout$num \ - -width $widthboutton -height $heigthboutton - - set x1 [expr $x1 + 360 ] ; - $w.princ.1.c create window $x1 $y1 -window $w.princ.1.lbl$num \ - -width $widthlabel -height $heigthlabel - - set y1 [expr $y1 + 55] - set x1 $defautx1 - } - - - } - - set h_scrol $y1 - $w.princ.1.c configure -scrollregion "0 0 0 $h_scrol" - -################### -# FRAME BAS -################### - -### -# Debut reconfiguration language -proc switchlang { } { -global fontes color_label -global currentlang -global paramlaunch -global w env - -global widthboutton heigthboutton -global widthlabel heigthlabel - - switch $currentlang { - "francais" { - set currentlang "anglais" - set paramlaunch(changelang) "Passer en Francais" - set paramlaunch(exit) "EXIT" - $w.bot.switch configure -text $paramlaunch(changelang) - $w.bot.quit configure -text $paramlaunch(exit) - set file_to_read $env(ALLIANCE_TOP)/etc/algue/maine.cfg - } - "anglais" { - set currentlang "francais" - set paramlaunch(changelang) "Switch to English" - set paramlaunch(exit) "SORTIE" - $w.bot.switch configure -text $paramlaunch(changelang) - $w.bot.quit configure -text $paramlaunch(exit) - set file_to_read $env(ALLIANCE_TOP)/etc/algue/main.cfg - } - } - -#XXX -#on efface tout le canvas - - $w.princ.1.c delete all -########################### - -# Debut du parssage -# du fichier de config - - set y1 50; - set defautx1 55; - set x1 $defautx1 - - set file_config "$env(ALLIANCE_TOP)/etc/algue/main.cfg" - - if [catch {open $file_to_read r} fichier] { - set mesg1 "L'erreur est humaine" - set mesg2 "Probleme a l'ouverture du fichier $file_config !" - Dialogue.tcl .d $mesg1 $mesg2 error -1 SORTIE - } else { - - set num 0 - - while {[gets $fichier ligne] >= 0} { - - incr num - - set parametre [lrange $ligne 0 0] - set val_parametre [lrange $ligne 1 1] - set allval_param [lrange $ligne 1 end] - - set lengthval [string length $val_parametre ] - -## On force la taille du texte .... - set allval_param [ string range $allval_param 0 70 ] - - # label $w.princ.1.lbl$num -font $fontes(1) \ - # -text $allval_param -anchor w -foreground $color_label -font $fontes(7) -width 60 - $w.princ.1.lbl$num configure -text $allval_param - - - -# set paramsend [string tolower $parametre] - -# button $w.princ.1.bout$num -font $fontes(7) \ -# -text $parametre -command "config_binaire $paramsend ${paramsend}.env" \ -# -foreground $color_boutton - -# pack $w.princ.1.lbl$num $w.princ.1.bout$num -side left -expand 1 -padx 5 -pady 5 -ipadx 3 -ipady 3 - - $w.princ.1.c create window $x1 $y1 -window $w.princ.1.bout$num \ - -width $widthboutton -height $heigthboutton - - set x1 [expr $x1 + 360 ] ; - - $w.princ.1.c create window $x1 $y1 -window $w.princ.1.lbl$num \ - -width $widthlabel -height $heigthlabel - - set y1 [expr $y1 + 55] - set x1 $defautx1 - } -} - - -} - -#fin procedure switchlang -# reconfiguration du language -####################################3 - - - - frame $w.bot -relief raised -bd 1 - pack $w.bot -side bottom -fill both - - button $w.bot.quit -font $fontes(1) -text "$paramlaunch(exit)" \ - -command "destroy $w ; exit" -width 15 - - button $w.bot.switch -font $fontes(1) -text "$paramlaunch(changelang)" \ - -command { switchlang } -width 15 - - - pack $w.bot.quit $w.bot.switch -side left -expand 1 -padx 9 -pady 6 -ipadx 6 -ipady 3 - - $w.bot.quit config -cursor {hand2} - - raise $w diff --git a/alliance/share/etc/algue/asim.gif b/alliance/share/etc/algue/asim.gif deleted file mode 100644 index feecbfc2..00000000 Binary files a/alliance/share/etc/algue/asim.gif and /dev/null differ diff --git a/alliance/share/etc/algue/asimut.env b/alliance/share/etc/algue/asimut.env deleted file mode 100644 index b3355772..00000000 --- a/alliance/share/etc/algue/asimut.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_IN_LO vst -MBK_WORK_LIB . -VH_PATSFX pat -VH_MAXERR 10 -VH_BEHSFX vbe -VH_DLYSFX dly -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande asimut diff --git a/alliance/share/etc/algue/bbr.env b/alliance/share/etc/algue/bbr.env deleted file mode 100644 index dddcc76b..00000000 --- a/alliance/share/etc/algue/bbr.env +++ /dev/null @@ -1,14 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande bbr diff --git a/alliance/share/etc/algue/bop.env b/alliance/share/etc/algue/bop.env deleted file mode 100644 index ff4acf94..00000000 --- a/alliance/share/etc/algue/bop.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande bop - diff --git a/alliance/share/etc/algue/bsg.env b/alliance/share/etc/algue/bsg.env deleted file mode 100644 index 760f7e29..00000000 --- a/alliance/share/etc/algue/bsg.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -GROGLIB ${ALLIANCE_TOP}/cells/grog -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -ICON_OUT -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB}:${GROGLIB} -commande bsg diff --git a/alliance/share/etc/algue/dpr.env b/alliance/share/etc/algue/dpr.env deleted file mode 100644 index a11fc5b6..00000000 --- a/alliance/share/etc/algue/dpr.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande dpr diff --git a/alliance/share/etc/algue/dreal.env b/alliance/share/etc/algue/dreal.env deleted file mode 100644 index 83f2f9a7..00000000 --- a/alliance/share/etc/algue/dreal.env +++ /dev/null @@ -1,18 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -RDS_IN file format for cells -RDS_TECHNO_NAME -DREAL_TECHNO_NAME -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande dreal diff --git a/alliance/share/etc/algue/druc.env b/alliance/share/etc/algue/druc.env deleted file mode 100644 index 3d6d22b0..00000000 --- a/alliance/share/etc/algue/druc.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -RDS_OUT_PH -RDS_TECHNO_NAME -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande druc diff --git a/alliance/share/etc/algue/fpgen.env b/alliance/share/etc/algue/fpgen.env deleted file mode 100644 index f734c28b..00000000 --- a/alliance/share/etc/algue/fpgen.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -FPGEN_LIB -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande fpgen diff --git a/alliance/share/etc/algue/fpmap.env b/alliance/share/etc/algue/fpmap.env deleted file mode 100644 index 1e3da9f2..00000000 --- a/alliance/share/etc/algue/fpmap.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande fpmap diff --git a/alliance/share/etc/algue/genlib.env b/alliance/share/etc/algue/genlib.env deleted file mode 100644 index ecb60535..00000000 --- a/alliance/share/etc/algue/genlib.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande genlib diff --git a/alliance/share/etc/algue/genpat.env b/alliance/share/etc/algue/genpat.env deleted file mode 100644 index 55e92f14..00000000 --- a/alliance/share/etc/algue/genpat.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -VH_PATSFX pat -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande genpat diff --git a/alliance/share/etc/algue/genview.env b/alliance/share/etc/algue/genview.env deleted file mode 100644 index 122f003c..00000000 --- a/alliance/share/etc/algue/genview.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande genview diff --git a/alliance/share/etc/algue/glop.env b/alliance/share/etc/algue/glop.env deleted file mode 100644 index 400b77fd..00000000 --- a/alliance/share/etc/algue/glop.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande glop diff --git a/alliance/share/etc/algue/graal.env b/alliance/share/etc/algue/graal.env deleted file mode 100644 index d7ad9622..00000000 --- a/alliance/share/etc/algue/graal.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande graal -l diff --git a/alliance/share/etc/algue/grog.env b/alliance/share/etc/algue/grog.env deleted file mode 100644 index 3f0080b9..00000000 --- a/alliance/share/etc/algue/grog.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -GROGLIB ${ALLIANCE_TOP}/cells/grog -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -ICON_OUT -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB}:${GROGLIB} -commande grog diff --git a/alliance/share/etc/algue/lip6.gif b/alliance/share/etc/algue/lip6.gif deleted file mode 100644 index 9d4bcbfa..00000000 Binary files a/alliance/share/etc/algue/lip6.gif and /dev/null differ diff --git a/alliance/share/etc/algue/lvx.env b/alliance/share/etc/algue/lvx.env deleted file mode 100644 index 1ffedc8c..00000000 --- a/alliance/share/etc/algue/lvx.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande lvx diff --git a/alliance/share/etc/algue/lynx.env b/alliance/share/etc/algue/lynx.env deleted file mode 100644 index f7183350..00000000 --- a/alliance/share/etc/algue/lynx.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -RDS_TECHNO_NAME ${ALLIANCE_TOP}/etc/prol05.rds -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande lynx diff --git a/alliance/share/etc/algue/main.cfg b/alliance/share/etc/algue/main.cfg deleted file mode 100644 index adf13fdd..00000000 --- a/alliance/share/etc/algue/main.cfg +++ /dev/null @@ -1,28 +0,0 @@ -ASIMUT Compilateur/Simulateur VHDL -BBR Routeur Canal -BOP Optimisation de reseaux Booleen -BSG Generateur de decaleur -DPR Routeur de chemin de donnees -DREAL Visualisation de circuit -DRUC Verification des regles de dessins -FPGEN Compilateur de chemin de donnees -FPMAP Synthese logique pour circuit FPGA -GENLIB Langage de description de circuits -GENPAT Langage de description de stimuli -GENVIEW Environnement graphique procedural pour genlib -GLOP Optimisation de netlist -GRAAL Editeur graphique -GROG Generateur de PROM parametrable -LVX Comparaison de netlists -LYNX Extracteur de vue structurelle a partir d'une vue physique symbolique -PROOF Logiciel de preuve formelle -RAGE Generateur de Ram -RFG Generateur de banc de registres -RING Routeur de plots -RSA Generateur d'additionneur -S2R Expansion de dessin symbolique -SCMAP Logiciel de synthese sur bibliotheque de cellules -SCR Placement/Routage de cellules precaracterisees -SYF Synthese d' automates d'etats finis -TAS Analyse temporelle -YAGLE Abstraction fonctionelle diff --git a/alliance/share/etc/algue/maine.cfg b/alliance/share/etc/algue/maine.cfg deleted file mode 100644 index 2c348631..00000000 --- a/alliance/share/etc/algue/maine.cfg +++ /dev/null @@ -1,28 +0,0 @@ -ASIMUT A simulation tool for VHDL descriptions -BBR Channel router -BOP Boolean optimization of a data flow VHDL description -BSG Barrel shifter generator -DPR Data path router -DREAL Graphic real layout viewer -DRUC Design rules cheker -FPGEN Data path compiler -FPMAP Mapper of a logic description onto FPGA -GENLIB Procedurall design language -GENPAT Procedural pattern file generator -GENVIEW Genlib graphical source level debugger -GLOP Global optimizer and timing analyser of a gate netlist -GRAAL Graphic editor -GROG A generic ROM generator -LVX Netlists comparator -LYNX Hierarchical netlist extractor -PROOF Formal proof between two behavioural descriptions -RAGE Random access memory generator -RFG register file generator -RING Pads ring router -RSA Recurrence solver adder generator -S2R Process mapping from symbolic layout to physical layout -SCMAP Mapper of a logic description onto a standard cell library -SCR A standard cell router -SYF Finite state machine synthesizer -TAS A switch level static timing analyser -YAGLE Disassembly and functionnal abstraction of circuits diff --git a/alliance/share/etc/algue/proof.env b/alliance/share/etc/algue/proof.env deleted file mode 100644 index 807a9adc..00000000 --- a/alliance/share/etc/algue/proof.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande proof diff --git a/alliance/share/etc/algue/rage.env b/alliance/share/etc/algue/rage.env deleted file mode 100644 index 52707dac..00000000 --- a/alliance/share/etc/algue/rage.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -GROGLIB ${ALLIANCE_TOP}/cells/grog -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -ICON_OUT -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB}:${GROGLIB} -commande rage diff --git a/alliance/share/etc/algue/rfg.env b/alliance/share/etc/algue/rfg.env deleted file mode 100644 index 4e4323bc..00000000 --- a/alliance/share/etc/algue/rfg.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -GROGLIB ${ALLIANCE_TOP}/cells/grog -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -ICON_OUT -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB}:${GROGLIB} -commande rfg diff --git a/alliance/share/etc/algue/ring.env b/alliance/share/etc/algue/ring.env deleted file mode 100644 index baeb6629..00000000 --- a/alliance/share/etc/algue/ring.env +++ /dev/null @@ -1,16 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_CATA_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande ring diff --git a/alliance/share/etc/algue/rsa.env b/alliance/share/etc/algue/rsa.env deleted file mode 100644 index fdf32345..00000000 --- a/alliance/share/etc/algue/rsa.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -GROGLIB ${ALLIANCE_TOP}/cells/grog -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -ICON_OUT -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB}:${GROGLIB} -commande rsa diff --git a/alliance/share/etc/algue/s2r.env b/alliance/share/etc/algue/s2r.env deleted file mode 100644 index ef149515..00000000 --- a/alliance/share/etc/algue/s2r.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -MBK_IN_PH ap -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -FPLIB ${ALLIANCE_TOP}/cells/fplib -DPLIB ${ALLIANCE_TOP}/cells/dplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -RFGLIB ${ALLIANCE_TOP}/cells/rfg -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RDS_IN cif -RDS_OUT cif -RDS_TECHNO_NAME ${ALLIANCE_TOP}/etc/cmos_7.rds -MBK_WORK_LIB . -MBK_CATA_LIB ${SCLIB}:${PADLIB}:${FPLIB}:${DPLIB}:${RSALIB}:${RFGLIB}:${BSG} -commande s2r diff --git a/alliance/share/etc/algue/scmap.env b/alliance/share/etc/algue/scmap.env deleted file mode 100644 index 9e5ef6d9..00000000 --- a/alliance/share/etc/algue/scmap.env +++ /dev/null @@ -1,17 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_TARGET_LIB -MBK_C4_LIB -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande scmap diff --git a/alliance/share/etc/algue/scr.env b/alliance/share/etc/algue/scr.env deleted file mode 100644 index 5799e4ae..00000000 --- a/alliance/share/etc/algue/scr.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande scr diff --git a/alliance/share/etc/algue/syf.env b/alliance/share/etc/algue/syf.env deleted file mode 100644 index 881eeb10..00000000 --- a/alliance/share/etc/algue/syf.env +++ /dev/null @@ -1,15 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande syf diff --git a/alliance/share/etc/algue/tas.env b/alliance/share/etc/algue/tas.env deleted file mode 100644 index 01b713a6..00000000 --- a/alliance/share/etc/algue/tas.env +++ /dev/null @@ -1,19 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -MBK_SPI_TN tn -MBK_SPI_TP tp -ELP_TECHNO_NAME ${ALLIANCE_TOP}/etc/prol05.elp -FCL_LIB_NAME FBLIBRARY -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande tas diff --git a/alliance/share/etc/algue/tclIndex b/alliance/share/etc/algue/tclIndex deleted file mode 100644 index 3cf903f5..00000000 --- a/alliance/share/etc/algue/tclIndex +++ /dev/null @@ -1,10 +0,0 @@ -# Tcl autoload index file, version 2.0 -# This file is generated by the "auto_mkindex" command -# and sourced to set up indexing information for one or -# more commands. Typically each line is a command that -# sets an element in the auto_index array, where the -# element name is the name of a command and the value is -# a script that loads the command. - -set auto_index(Dialogue.tcl) [list source [file join $dir Dialogue.tcl]] -set auto_index(Supervision_cmdunix.tcl) [list source [file join $dir Supervision_cmdunix.tcl]] diff --git a/alliance/share/etc/algue/yagle.env b/alliance/share/etc/algue/yagle.env deleted file mode 100644 index f7ba7ead..00000000 --- a/alliance/share/etc/algue/yagle.env +++ /dev/null @@ -1,26 +0,0 @@ -ALLIANCE_TOP /asim/alliance -FPLIB ${ALLIANCE_TOP}/cells/fplib -RSALIB ${ALLIANCE_TOP}/cells/rsa -SCLIB ${ALLIANCE_TOP}/cells/sclib -PADLIB ${ALLIANCE_TOP}/cells/padlib -DPLIB ${ALLIANCE_TOP}/cells/dplib -BSGLIB ${ALLIANCE_TOP}/cells/bsg -RFGLIB ${ALLIANCE_TOP}/cells/rfg -MBK_WORK_LIB . -CNS_VDDNAME vdd -CNS_VSSNAME vss -CNS_GRIDNAME grid -CNS_SOURCENAME source -CNS_DRAINNAME drain -ELP_TECHNO_NAME ${ALLIANCE_TOP}/etc/prol05.elp -VH_BEHSFX beh -YAGLE_LANGUAGE F -YAGLE_STAT_MODE Y -FCL_LIB_PATH -FCL_LIB_NAME -MBK_IN_LO vst -MBK_OUT_LO al -MBK_IN_PH ap -MBK_OUT_PH ap -MBK_CATA_LIB ${FPLIB}:${RSALIB}:${SCLIB}:${PADLIB}:${DPLIB}:${BSGLIB}:${RFGLIB} -commande yagle diff --git a/alliance/share/etc/alliance.ico b/alliance/share/etc/alliance.ico deleted file mode 100644 index 3e01a788..00000000 Binary files a/alliance/share/etc/alliance.ico and /dev/null differ diff --git a/alliance/share/etc/alliance_os.mk.in b/alliance/share/etc/alliance_os.mk.in deleted file mode 100644 index 693496e5..00000000 --- a/alliance/share/etc/alliance_os.mk.in +++ /dev/null @@ -1,58 +0,0 @@ -# -*- Mode: Makefile -*- -# -####---------------------------------------------------------### -# description : Alliance include file for Makefiles -# architecture : @HOST@ -# date : @DATE@ -# file : @ALLIANCE_OS@.mk -# - -# The variables $ALLIANCE_* are set by -# alc_env.[c]sh script or libraries.mk - -PROGRAM_SUFFIX=@PROGRAM_SUFFIX@ - -GNU_LIB = @GNU_LIB_LOC@ -GNU_INCLUDE = @GNU_INC_LOC@ - -X11_LIB = . @X_LIBS@ @X_EXTRA_LIBS@ @X_PRE_LIBS@ -X11_INCLUDE = . @X_CFLAGS@ - -MOTIF_LIB = @MOTIF_LIB_LOC@ -MOTIF_INCLUDE = @MOTIF_INC_LOC@ - -XPM_LIB = @XPM_LIBS_LOC@ -XPM_INCLUDE = @XPM_CFLAGS_LOC@ - -SHELL = @SHELL@ -CSH = @CSH@ -CP = @CP@ -CAT = @CAT@ -MV = @MV@ -RM = @RM@ -MKDIR = @MKDIR@ -FIND = @FIND@ -SED = @SED@ -AWK = @AWK@ -TR = @TR@ -TOUCH = @TOUCH@ -STRIP = @STRIP@ -RANLIB = @RANLIB@ - -MAKE = @MAKE@ -MAKEFLAGS = @MAKEFLAGS@ - -CC = @FULL_CC@ -CFLAGS = @CFLAGS@ @AUTO_HAS@ -CPPFLAGS = @CPPFLAGS@ - -YACC = @FULL_YACC@ -YACCFLAGS = @YACCFLAGS@ - -LEX = @FULL_LEX@ -LEXFLAGS = @LEXFLAGS@ - -AR = @AR@ -ARFLAGS = @ARFLAGS@ - -# EOF diff --git a/alliance/share/etc/asga_7.dreal b/alliance/share/etc/asga_7.dreal deleted file mode 100644 index c902044c..00000000 --- a/alliance/share/etc/asga_7.dreal +++ /dev/null @@ -1,101 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Dreal | -# | | -# | Technology : Asga V7 | -# | | -# | Date : 02/08/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_FIGURE_STEP 0.1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_INSTANCE_STEP 0.1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_CONNECTOR_STEP 0.5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_SEGMENT_STEP 0.7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_REFERENCE_STEP 1.0 - -# /*------------------------------------------------------------\ -# | | -# | Dreal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_CURSOR_COLOR_NAME Black - -# /*------------------------------------------------------------\ -# | | -# | Dreal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE DREAL_RDS_LAYER_NAME - - RDS_NDIF Ohm lawn_green Black - RDS_ACTIV Active brown Black - RDS_NIMP Nimp forest_green Black - RDS_POLY Gate red Black - RDS_TPOLY Tgate light_pink Black - RDS_CONT Cont dark_violet Black - RDS_ALU1 Alu1 royal_blue Black - RDS_TALU1 Talu1 light_steel_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_ALU2 Alu2 Cyan Black - RDS_TALU2 Talu2 light_cyan Black - RDS_VIA2 Via2 chocolate Black - RDS_ALU3 Alu3 peach_puff Black - RDS_TALU3 Talu3 bisque Black - RDS_VIA3 Via3 snow4 Black - RDS_ALU4 Alu4 aquamarine Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/asga_7.genview b/alliance/share/etc/asga_7.genview deleted file mode 100644 index 56ab24da..00000000 --- a/alliance/share/etc/asga_7.genview +++ /dev/null @@ -1,152 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Genview | -# | | -# | Technology : Asga | -# | | -# | Date : 17.08.95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Genview Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GENVIEW_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SEGMENT_NAME - - NDIF Ohm - POLY Gate - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - TPOLY Tgate - TALU1 Talu1 - TALU2 Talu2 - TALU3 Talu3 - NTRANS Etrans - PTRANS Dtrans - NWELL Dtrans - - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_CONNECTOR_NAME - - NDIF Ohm - POLY Gate - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_REFERENCE_NAME - - REF_CON Ref_Con - REF_REF Ref_Ref - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_VIA_NAME - - CONT_DIF_N Cont_Ohm - CONT_POLY Cont_Gate - CONT_VIA Cont_Via - CONT_VIA2 Cont_Via2 - CONT_VIA3 Cont_Via3 - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_ORIENT_NAME - - NORTH North - SOUTH South - EAST East - WEST West - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SYMMETRY_NAME - - NOSYM No_Sym - SYM_X Sym_X - SYM_Y Sym_Y - SYMXY Sym_XY - ROT_P Rot_P - ROT_M Rot_M - SY_RP Sym_RP - SY_RM Sym_RM - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_RDS_LAYER_NAME - - RDS_NDIF Ohm lawn_green - RDS_ACTIV Active brown - RDS_NIMP Nimp forest_green - RDS_POLY Gate red - RDS_TPOLY Tgate light_pink - RDS_CONT Cont dark_violet - RDS_ALU1 Alu1 royal_blue - RDS_TALU1 Talu1 light_steel_blue - RDS_VIA1 Via1 deep_sky_blue - RDS_ALU2 Alu2 Cyan - RDS_TALU2 Talu2 light_cyan - RDS_VIA2 Via2 chocolate - RDS_ALU3 Alu3 peach_puff - RDS_TALU3 Talu3 bisque - RDS_VIA3 Via3 snow4 - RDS_ALU4 Alu4 aquamarine - RDS_CPAS Cpas gray - RDS_REF Ref coral - RDS_USER0 User0 White - RDS_USER1 User1 Gray - RDS_USER2 User2 Gray - RDS_ABOX Abox pink - -END diff --git a/alliance/share/etc/asga_7.graal b/alliance/share/etc/asga_7.graal deleted file mode 100644 index 07db2f1a..00000000 --- a/alliance/share/etc/asga_7.graal +++ /dev/null @@ -1,239 +0,0 @@ -# /*---------------------------------------------------------------------------\ -# | | -# | Title : Parameter File for Graal : asga_7.graal | -# | | -# | Technology : Asga (symbolic grid) | -# | | -# | Date : July 02 1995 | -# | | -# \---------------------------------------------------------------------------*/ -# /*---------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \---------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*-----------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \-----------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*--------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \--------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*---------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \---------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*-------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \-------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*---------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \---------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Black - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*----------------------------------------------------------------\ -# | | -# | Segment, Panel Button Label, Foreground Color, Background Color | -# | | -# \----------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NDIF Ohm lawn_green Black - POLY Gate red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 peach_puff Black - TPOLY Tgate light_pink Black - TALU1 Talu1 light_steel_blue Black - TALU2 Talu2 light_cyan Black - TALU3 Talu3 bisque Black - -END - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Etrans lawn_green Black - PTRANS Trans0 yellow Black - NWELL Dtrans pink Black - -END - -# /*------------------------------------------------------------------\ -# | | -# | Connector, Panel Button Label, Foreground Color, Background Color | -# | | -# \------------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - NDIF Ohm lawn_green Black - POLY Gate red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 peach_puff Black - -END - -# /*---------------------------------------------\ -# | | -# | Minimun Length and Width of symbolic Segment | -# | | -# \---------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NDIF 2 1 - NTRANS 1 6 - PTRANS 1 6 - NWELL 1 6 - POLY 1 1 - ALU1 1 1 - ALU2 2 1 - ALU3 5 1 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 1 - TALU3 5 1 - -END - -# /*------------------------------------------------------------------\ -# | | -# | Reference, Panel Button Label, Foreground Color, Background Color | -# | | -# \------------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_CON Ref_Con Cyan Black - REF_REF Ref_Ref red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via, Panel Button Label, Foreground Color, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_Ohm lawn_green Black - CONT_POLY Cont_Gate red Black - CONT_VIA Cont_Via deep_sky_blue Black - CONT_VIA2 Cont_Via2 chocolate Black - CONT_VIA3 Cont_Via3 snow4 Black - -END - -# /*--------------------------------------------------------------------\ -# | | -# | Orientation, Panel Button Label, Foreground Color, Background Color | -# | | -# \--------------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*-----------------------------------------------------------------\ -# | | -# | Symmetry, Panel Button Label, Foreground Color, Background Color | -# | | -# \-----------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*-------------------------------------------------------------------\ -# | | -# | View Layer, Panel Button Label, Foreground Color, Background Color | -# | | -# \-------------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NDIF Ohm lawn_green Black - RDS_ACTIV Active brown Black - RDS_NIMP Nimp forest_green Black - RDS_POLY Gate red Black - RDS_TPOLY Tgate light_pink Black - RDS_CONT Cont dark_violet Black - RDS_ALU1 Alu1 royal_blue Black - RDS_TALU1 Talu1 light_steel_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_ALU2 Alu2 Cyan Black - RDS_TALU2 Talu2 light_cyan Black - RDS_VIA2 Via2 chocolate Black - RDS_ALU3 Alu3 peach_puff Black - RDS_TALU3 Talu3 bisque Black - RDS_VIA3 Via3 snow4 Black - RDS_ALU4 Alu4 aquamarine Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/asga_7.rds b/alliance/share/etc/asga_7.rds deleted file mode 100644 index cfb54b70..00000000 --- a/alliance/share/etc/asga_7.rds +++ /dev/null @@ -1,996 +0,0 @@ -#=============================================================================== -# -# ALLIANCE VLSI CAD SYSTEM -# (R)ectangle (D)ata (S)tructure parameter file for GaAs -# (c) copyright 1995 Laboratoire UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : asga_6.rds -# version : 6 -# last modif : July 02, 1995 -# -#=============================================================================== - -#------------------------------------------------------------------------------- -# Title of the file : Symbolic to Symbolic on a 'one lambda equals lambda -# microns' basis for Vitesse 0.8 micron GaAs technology -# -#------------------------------------------------------------------------------- -# -# Description of the file : -# This file contains all the needed parameters to translate a symbolic layout to -# a real layout. -# -#------------------------------------------------------------------------------- -# -# Note : all numeric values are in microns unless otherwise indicated. -# -#------------------------------------------------------------------------------- -# -# General information : -# A few words on symbolic layout versus real layout : -# -# Symbolic layout is used to ease the designers work by using objects that -# have a well specified semantic. -# The C data structure used for the internal representation of these objects -# is called ``MBK'', and comprehends, on a strictly layout point of view : -# -# - Connectors, they are the terminals for routers, simulation tools, etc... -# these MBK primitives may be: -# NWELL N type bulk connector -# PWELL P type bulk connector -# NTIE N type implant in P bulk connector -# PTIE P type implant in N bulk connector -# NDIF N type diffusion connector -# PDIF P type diffusion connector -# NTRANS N type transistor connector -# PTRANS P type transistor connector -# POLY polysilicon connector -# ALU1 first metal connector -# ALU2 second metal connector -# ALU3 third metal connector -# TPOLY polysilicon through route connector -# TALU1 first metal through route connector -# TALU2 second metal through route connector -# TALU3 third metal through route connector -# -# - Segments, they are runs of a layer for leaf cells construction and -# for routing; these may be: -# NWELL N type bulk segment -# PWELL P type bulk segment -# NTIE N type implant in P bulk segment -# PTIE P type implant in N bulk segment -# NDIF N type diffusion segment -# PDIF P type diffusion segment -# NTRANS N type transistor segment -# PTRANS P type transistor segment -# POLY polysilicon segment -# ALU1 first metal segment -# ALU2 second metal segment -# ALU3 third metal segment -# TPOLY polysilicon through route segment -# TALU1 first metal through route segment -# TALU2 second metal through route segment -# TALU3 third metal through route segment -# note that transistors also are considered as segments. -# -# - References, for assigning a name to a symbolic object; these may be: -# REF_CON used for multi-access connectors -# REF_REF used for any other purpose -# -# - Vias, for connecting two segments of distinct layers together; these -# MBK primitives may be: -# CONT_BODY_P connects PWELL and ALU1 -# CONT_BODY_N connects NWELL and ALU1 -# CONT_DIF_N connects NDIF and ALU1 -# CONT_DIF_P connects PDIF and ALU1 -# CONT_POLY connects POLY and ALU1 -# CONT_VIA connects ALU1 and ALU2 -# CONT_VIA2 connects ALU2 and ALU3 -# CONT_VIA3 connects ALU3 and ALU4 -# C_X_N L shaped N transistor corner filling -# C_X_P L shaped P transistor corner filling -# -# Factories usually only understand real layout which is given in terms of -# rectangles or polygons. And some tools work only with rectangles. The data -# structure based on such rectangles is called ``RDS'', for Rectangle Data -# Structure. Extractors and DRCs also need rectangles to work on. Here is the -# complete set of RDS layers: -# RDS_NWELL N type bulk -# RDS_PWELL P type bulk -# RDS_NTIE N type implant in P type bulk -# RDS_PTIE P type implant in N type bulk -# RDS_NDIF N type diffusion -# RDS_PDIF P type diffusion -# RDS_ACTIV active area layer -# RDS_NIMP N type implant -# RDS_PIMP P type implant -# RDS_POLY polysilicon -# RDS_TPOLY polysilicon through route -# RDS_CONT contact hole in isolation between a low -# level layer and first metal -# RDS_GATE transistor gate layer -# RDS_ALU1 first metal -# RDS_TALU1 first metal through route -# RDS_VIA1 via hole in isolation between first metal -# and second metal -# RDS_ALU2 second metal -# RDS_TALU2 second metal through route -# RDS_VIA2 via hole in isolation between second metal -# and third metal -# RDS_ALU3 third metal -# RDS_TALU3 third metal through route -# RDS_VIA3 via hole in isolation between third metal -# and fourth metal -# RDS_ALU4 fourth metal -# RDS_CPAS passivation contact layer -# RDS_REF virtual layer for the representation of -# symbolic references -# RDS_USER0 user oriented layer -# RDS_USER1 user oriented layer -# RDS_USER2 user oriented layer -# RDS_ABOX virtual layer containing information on the -# abutment box of a model -# -# (Refer to documentation for more information) -#------------------------------------------------------------------------------- - -#------------------------------------------------------------------------------- -# physical_grid : -# -# Warning : physical_grid must be the first value to be declared. -# -# Most technolgies require that a layout be aligned on a physical grid. This -# implies that all the coordinates and values given here after have to be -# multiples of the value physical_grid. Misaligned objects in an input figure -# is a problem that some tools like s2r solve by allowing themselves to expand -# the width of these objects to have them snap to the grid. -#------------------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID 0.5 - -#------------------------------------------------------------------------------- -# lambda : -# -# Defines the value of lambda in the real or pseudo real (1 lambda = 1 micron) -# technology. It is chosen, after a carefull observation of real design -# rules. -# -# (Refer to documentation for more information) -#------------------------------------------------------------------------------- - -DEFINE LAMBDA 1.0 - -#------------------------------------------------------------------------------- -# mbk_to_rds_segment table : -# -# This table describes how to translate one symbolic segment (MBK data -# structure) to 1, 2, 3 or more physical rectangles (RDS data structure). -# -# o A transistor segment (MBK NTRANS or PTRANS layer) will generate in -# general 3 to 6 rectangles (RDS_ACTIV, RDS_NIMP, RDS_POLY, [RDS_NDIF]*2). -# -# o An ohmic metal segment (MBK NDIF layer) will generate 2 rectangles -# (RDS_ACTIV, RDS_NDIF). -# -# o All other MBK layers will generate one rectangle. -# -# For each physical rectangle (RDS layer) generated from an MBK segment, five -# parameters are given : -# - the RDS layer -# - the type of offset of the rectangle : (L)eft, (R)igth, (U)p, (D)own, or -# ()no offset -# - the type of width of the rectangle : variable width (VW) or constant -# width (CW) -# - the physical length extension : DLR -# and -# - the physical width oversize : DWR for variable width rectangles -# or -# - the physical width : WR for constant width rectangles -# and -# - the value of the offset which is defined as the distance between the -# edge of the RDS rectangle being processed that is closest to the center -# of the given segment and the (R)ight or (L)eft edge of that segment -# - the tool(s) concerned by the given translation. This parameter is needed -# for Alliance editor graal (DRC) and extractor lynx (EXT) that require a -# special transistor representation in order to properly detect -# equipotential signals (i.e. no possible equipotential signal propagation -# under transistors) -# -# The physical length of a rectangle is then given by : -# - Physical LENGTH = Symbolic LENGTH * lambda + (2 * DLR) -# -# The physical width of a variable width rectangle is then given by : -# - Physical WIDTH = Symbolic WIDTH * lambda + DWR -# -# The physical width of a constant width rectangle is then given by : -# - Physical WIDTH = WR -# -# Note that most cases concern variable width rectangles where as constant -# width rectangles are rarely encountered. -# -# This table is defined as follows : -# The first column gives the MBK layer name that needs to be translated, the -# following columns each represent an RDS layer with its associated parameters -# described above. It is important that the first RDS layer of each composed -# segment be the most representative, that it stands as the back bone of the -# segment. -# -# MBK RDS layer i -# name name type DLR (D)WR OFFSET TOOL\ -# name type DLR (D)WR OFFSET TOOL\ -# ... -# name type DLR (D)WR OFFSET TOOL -#------------------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - NDIF RDS_NDIF VW 1.0 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -2.0 2.0 1.5 ALL \ - RDS_NDIF RCW -2.0 2.0 1.5 ALL \ - RDS_ACTIV VW -2.0 7.0 0.0 ALL -# this layer is present only for educational and aesthetical purposes - NWELL RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -2.0 2.0 1.5 ALL \ - RDS_NDIF RCW -2.0 2.0 1.5 ALL \ - RDS_ACTIV LCW -2.0 3.0 0.5 ALL \ - RDS_ACTIV RCW -2.0 3.0 0.5 ALL \ - RDS_NIMP VW -1.5 1.0 0.0 ALL - # these 3 layers are present only for educational and aesthetical purposes - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_POLY RCW 0.0 1.5 0.0 ALL \ - RDS_NDIF LCW -2.0 2.0 1.5 ALL \ - RDS_NDIF RCW -2.0 3.5 0.0 ALL \ - RDS_ACTIV LCW -2.0 3.0 0.5 ALL \ - RDS_ACTIV RCW -2.0 1.5 2.0 ALL \ - RDS_NIMP VW -1.5 1.0 0.0 ALL \ - RDS_NIMP RCW -1.5 2.0 0.0 ALL -# these 4 last layers are present only for educational and aesthetical purposes - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 2.5 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 2.5 0.0 0.0 ALL - -END - -#------------------------------------------------------------------------------- -# mbk_to_rds_connector table : -# -# This table explains how to translate symbolic connectors. -# -# one symbolic connector (MBK data structure) is translated into one physical -# rectangle (RDS data structure) using 3 parameters : -# - RDS layer -# - physical width oversize : DWR -# - physical extension on each side of the ABUTMENT BOX : DER -# -# Physical WIDTH = Symbolic WIDTH * lambda + DWR -# Physical EXTENSION = 2 * DER -# -# This table is defined below : -# The first column is the MBK layer name to be translated, after which there is -# an RDS layer name, it's DWR value and it's DER value. -# -# MBK RDS layer -# name name DER DWR -#------------------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - NDIF RDS_NDIF 1.0 0 - POLY RDS_POLY 0.5 0 - ALU1 RDS_ALU1 0.5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 2.5 0 - -END - -#------------------------------------------------------------------------------- -# mbk_to_rds_reference table : -# -# This table explains how to translate symbolic references. These references, -# both translated into an RDS_REF RDS layer offer the possibility to associate -# a name to a point (a couple of coordinates). The REF_CON primitive is -# exclusively used for the naming of vias while the other primitive is -# reserved for any other naming purpose. -# -# (Refer to documentation for more information) -# -# MBK reference RDS layer -# name name width -#------------------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_CON RDS_REF 1 - REF_REF RDS_REF 1 - -END - -#------------------------------------------------------------------------------- -# mbk_to_rds_via table : -# -# This table describes how to translate one symbolic via or primitive, (MBK -# data structure) into 2, 3 or 4 physical rectangles (RDS data structure). -# -# This table is defined as follows : -# The first column is the MBK via name to translate, after which comes a certain -# number of groups of 2 columns. In a group the first column is the RDS layer -# name, the second one is the RDS layer width. -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -#------------------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_DIF_N RDS_NDIF 2.0 ALL RDS_CONT 1.0 ALL RDS_ALU1 1.0 ALL - CONT_POLY RDS_POLY 2.0 ALL RDS_CONT 1.0 ALL RDS_ALU1 1.0 ALL - CONT_VIA RDS_ALU1 2.0 ALL RDS_VIA1 2.0 ALL RDS_ALU2 3.0 ALL - CONT_VIA2 RDS_ALU2 5.0 ALL RDS_VIA2 3.0 ALL RDS_ALU3 5.0 ALL - CONT_VIA3 RDS_ALU3 6.0 ALL RDS_VIA3 4.0 ALL RDS_ALU4 10.0 ALL - -END - -#------------------------------------------------------------------------------- -# lynx_graph table : -# -# This table gives all the possible interconnections between RDS layers for -# the propagation of equipotential signals. Each line in this table is to be -# read independently as follows : RDS layer of first column is connected to -# an RDS layer of another column if they overlap or touch. This table is useful -# to any tool requirering equipotential analysis like lynx or graal. -#------------------------------------------------------------------------------- - -TABLE LYNX_GRAPH - - RDS_NDIF RDS_POLY RDS_CONT RDS_NDIF - RDS_POLY RDS_NDIF RDS_CONT RDS_POLY - RDS_CONT RDS_NDIF RDS_POLY RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_REF RDS_ALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_ALU4 RDS_VIA3 RDS_ALU4 - RDS_REF RDS_ALU1 RDS_REF - -END - -#------------------------------------------------------------------------------- -# lynx_capa table : -# -# RDS layer Capacitance -# name pF / Lambda^2 -#------------------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 0.791e-04 - RDS_ALU1 0.574e-04 - RDS_ALU2 0.347e-04 - RDS_ALU3 0.227e-04 - RDS_ALU4 0.083e-04 - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -#--------------------------------------------------------------------- - -TABLE LYNX_RESISTOR -END - -#------------------------------------------------------------------------------- -# lynx_transistor table : -# -# MBK layer RDS layer Corner junction -# name name name -#------------------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_ACTIV - PTRANS PTRANS C_X_P RDS_POLY RDS_NDIF RDS_ACTIV - NWELL PTRANS C_X_N RDS_POLY RDS_NDIF NULL - -END - -#------------------------------------------------------------------------------- -# lynx_diffusion table : -# -# RDS layer RDS layer -# name name -#------------------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -#------------------------------------------------------------------------------- -# cif_layer table : -# -# Equivalency table between RDS layer names and cif layer names. -# RDS/cif parser and driver typically need this table. -#------------------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NDIF LNDIF - RDS_NIMP LNIMP - RDS_ACTIV LACTIV - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_REF LREF - -END - -#------------------------------------------------------------------------------- -# gds_layer table : -# -# Equivalency table between RDS layer names and gds layer number. -# RDS/gds parser and driver typically need this table. -#------------------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NDIF 1 - RDS_NIMP 2 - RDS_ACTIV 3 - RDS_POLY 4 - RDS_TPOLY 5 - RDS_CONT 6 - RDS_ALU1 7 - RDS_TALU1 8 - RDS_VIA1 9 - RDS_ALU2 10 - RDS_TALU2 11 - RDS_VIA2 12 - RDS_ALU3 13 - RDS_TALU3 14 - RDS_VIA3 15 - RDS_ALU4 16 - RDS_REF 17 - -END - -#------------------------------------------------------------------------------- -# oversize_denotch table : -# -# This table contains the oversize value needed to erase notches. All the -# rectangles in the same RDS layer are oversized by this value and then merged -# all together and finally undersized by the same value. -# -# For some RDS layers, like RDS_NWELL, RDS_NIMP and RDS_PIMP, if two rectangles -# are separated from a distance that is smaller or equal to the minimun spacing -# design rule, then they must be merged as a single one. In this case, the -# oversize value is equal to the minimum spacing rule between two edges of the -# same layer divided by 2. -# -# Some other RDS layers, like RDS_ALU1, ..., must not be merged. In this case, -# the oversize value is equal to the minimum spacing rule between two edges of -# the same layer divided by 2, minus the physical grid. -# -# Some layers never create notches, such as RDS_VIA1 or RDS_CONT, so the -# oversize value is null. -# -# This table is useful for tools like s2r that work on a real level. -#------------------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH - -# RDS_NDIF 0 -# RDS_ACTIV 0 -# RDS_NIMP 0 -# RDS_POLY 0 -# RDS_TPOLY 0 -# RDS_CONT 0 -# RDS_ALU1 0 -# RDS_TALU1 0 -# RDS_VIA1 0 -# RDS_ALU2 0 -# RDS_TALU2 0 -# RDS_VIA2 0 -# RDS_ALU3 0 -# RDS_TALU3 0 -# RDS_VIA3 0 -# RDS_ALU4 0 -# RDS_CPAS 0 -# RDS_REF 0 -# RDS_USER0 0 -# RDS_USER1 0 -# RDS_USER2 0 -# RDS_ABOX 0 - -END - -#------------------------------------------------------------------------------- -# bloc_ring_width table : -# -# The normal ring width is the minimum spacing design rule between 2 segments of -# the same RDS layer. -# -# A zero means that no ring is wanted for that RDS layer. -# -# s2r for example must merge segments to erase notches even if those segments -# are in two different hierarchical level blocs, for example, two blocs abuted -# side by side. So, it must be able to fetch segments inside blocs. It is not -# needed to flatten the entire bloc, only a ring is necessary. The ring is -# computed from the abutment box edges or from the envelope edges of the -# overlapping blocs. -# -# This table is useful for tools like s2r and druc that work on a real level. -#------------------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH - - RDS_NDIF 2.0 - RDS_ACTIV 0 - RDS_NIMP 0 - RDS_POLY 2.0 - RDS_TPOLY 0 -# RDS_CONT 2.0 - RDS_ALU1 2.5 - RDS_TALU1 0 -# RDS_VIA1 3.0 - RDS_ALU2 2.0 - RDS_TALU2 0 -# RDS_VIA2 3.0 - RDS_ALU3 6.0 - RDS_TALU3 0 -# RDS_VIA3 4.0 - RDS_ALU4 0 - RDS_CPAS 0 - RDS_REF 0 - RDS_USER0 0 - RDS_USER1 0 - RDS_USER2 0 - RDS_ABOX 0 - -END - -#------------------------------------------------------------------------------- -# minimum_layer_width table : -# -# This table contains the minimum width of each RDS layer. It is used by s2r for -# example to avoid creating rectangles having widths that are below the required -# minimum, during the merging operation. -# -# A zero can be specified, when it is certain that the given layer will not be -# merged. -# -# This table is useful for tools like s2r and druc that work on a real level. -#------------------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NDIF 2.0 - RDS_ACTIV 0 - RDS_NIMP 0 - RDS_POLY 1.0 - RDS_TPOLY 0 - RDS_CONT 1.0 - RDS_ALU1 1.0 - RDS_TALU1 0 - RDS_VIA1 1.0 - RDS_ALU2 2.0 - RDS_TALU2 0 - RDS_VIA2 3.0 - RDS_ALU3 5.0 - RDS_TALU3 0 - RDS_VIA3 4.0 - RDS_ALU4 0 - RDS_CPAS 0 - RDS_REF 0 - RDS_USER0 0 - RDS_USER1 0 - RDS_USER2 0 - RDS_ABOX 0 - -END - -#------------------------------------------------------------------------------- -# s2r_post_treat table : -# -# This table tells s2r which RDS layers must be post-treated. And more -# specificaly if a layer is only to be be translated, or if it has to be -# translated and then post-treated. -# To translate means to translate and fit from symbolic to real. -# To post-treat means that it should also be merged with its neighbours. -# For example, it is not necessary to merge cut layers such as RDS_CONT. -# -# If set to NOTREAT, the first parameter indicates a translation. -# If set to TREAT, then the layer is translated and then post-treated. -# -# To post-treat creates problems with implantation layers. It is possible to -# have a good symbolic layout (no symbolic design rule errors), and have a -# resulting layout with drc violations; this case is usually the result of a -# poor post-treatement. This is due to the fact that these layers do not exist -# in symbolic, so it is not possible to apply to them any symbolic drc -# verifications. If two rectangles of these layers are too close (less than a -# given value), they must be merged. Generally, there is no problem, but when -# corners are too near it is impossible to merge with the classical algorithms : -# expand, -# merge, -# shrink. -# Rectangles, known as scotches, are in such a case created for merging. -# Here is an example : -# -# +--------+ +--------+ +-----+--+ -# |////////| |////////| |/////|//| -# |//+--+//| |//+--+//| |//+--|//| -# |//| |//| gives -> |//| |//| or -> |//| |//| -# |//+--+//| +-----------+ |//+--|//| -# |////////| |///////////| |/////|//| -# +--------+ +--------+//| +-----|//| -# ^ +--------+ |//|-----+ |//+--------+ -# | |////////| |//|/////| |///////////| -# o--->|//+--+//| |//|--+//| +-----------+ -# | |//| |//| |//| |//| |//| |//| -# implant |//+--+//| |//|--+//| |//|--+//| -# areas |////////| |//|/////| |//|/////| -# +--------+ +--+-----+ +--+-----+ -# -# An N implantation layer should not overlap a P implantation layer. We say -# that P implantations and N implantations are complementary. A scotch will -# not be created if it intersects with any of the rectangles of the -# complementary layers. -# -# If a record contains in the second field an RDS layer that is different -# from NULL, it indicates the complementary layer. This implies that if it -# is a layer that might need scotches the algorithm will try not to intersect -# with it when creating scotches. -#------------------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - - RDS_NDIF TREAT NULL - RDS_ACTIV NOTREAT NULL - RDS_NIMP NOTREAT NULL - RDS_POLY TREAT NULL - RDS_TPOLY NOTREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_TALU1 NOTREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_TALU2 NOTREAT NULL - RDS_VIA2 NOTREAT NULL - RDS_ALU3 TREAT NULL - RDS_TALU3 NOTREAT NULL - RDS_VIA3 NOTREAT NULL - RDS_ALU4 NOTREAT NULL - RDS_CPAS NOTREAT NULL - RDS_REF NOTREAT NULL - RDS_USER0 NOTREAT NULL - RDS_USER1 NOTREAT NULL - RDS_USER2 NOTREAT NULL - RDS_ABOX NOTREAT NULL - -END -DRC_RULES -layer RDS_ACTIV 2.0; -layer RDS_POLY 1.0; -layer RDS_NDIF 2.0; -layer RDS_ALU1 1.0; -layer RDS_CONT 1.0; -layer RDS_ALU2 2.0; -layer RDS_VIA1 2.0; -layer RDS_ALU3 5.0; -layer RDS_VIA2 3.0; -layer RDS_VIA3 4.0; - -regles - -caracterise RDS_POLY ( - regle 100 : longueur_inter min 1.0; - regle 101 : notch >= 2.0; -); - -relation RDS_POLY, RDS_POLY ( - regle 102 : distance axiale min 2.0; -); - -relation RDS_POLY, RDS_NDIF ( - regle 103 : distance axiale min 1.5; - regle 104 : enveloppe inferieure min 1.0; - regle 105 : marge penetre_inter min 1.5; - regle 106 : marge inferieure min 1.0; - regle 107 : croix perpendiculaire_inter min 1.5; - regle 108 : croix longueur_min min 1.0; -); - -relation RDS_POLY, RDS_NDIF ( - regle 109 : intersection longueur_inter min 2.0; - regle 110 : intersection largeur_inter min 1.5; - regle 111 : intersection inferieure min 1.0; - regle 112 : extension largeur_inter min 1.5; - regle 113 : extension longueur_min min 1.0; -); - -caracterise RDS_NDIF ( - regle 120 : longueur_inter min 2.0; - regle 121 : notch >= 2.0; -); - -relation RDS_NDIF, RDS_NDIF ( - regle 122 : distance axiale min 2.0; -); - -relation RDS_NDIF, RDS_POLY ( - regle 123 : enveloppe superieure min 2.0; - regle 124 : enveloppe inferieure min 1.0; - regle 125 : enveloppe largeur_inter min 1.5; - regle 126 : marge longueur_max min 2.0; - regle 127 : marge inferieure min 1.0; -); - -relation RDS_NDIF, RDS_POLY ( - regle 128 : croix longueur_max min 2.0; - regle 129 : croix longueur_min min 1.0; - regle 130 : intersection longueur_max min 2.0; - regle 131 : intersection largeur_min min 1.0; - regle 132 : extension longueur_min min 2.0; -); - -caracterise RDS_ALU1 ( - regle 140 : longueur_inter min 1.0; - regle 141 : notch >= 3.0; -); - -relation RDS_ALU1, RDS_ALU1 ( - regle 142 : distance axiale min 3.0; -); - -caracterise RDS_CONT ( - regle 160 : longueur_inter min 1.0; - regle 161 : notch >= 2.0; -); - -relation RDS_CONT, RDS_CONT ( - regle 162 : distance axiale min 2.0; -); - -define RDS_CONT, RDS_POLY inclusion -> CONTinPOLY; - -relation CONTinPOLY, CONTinPOLY ( - regle 163 : distance axiale min 4.0; -); - -define RDS_CONT, RDS_NDIF inclusion -> CONTinNDIF; - -relation RDS_NDIF, CONTinNDIF ( - regle 170 : distance axiale min 3.0; -); - -#relation RDS_ACTIV, CONTinNDIF ( -# regle 171 : distance axiale <> 2.5; -#); - -relation CONTinNDIF, CONTinPOLY ( - regle 172 : distance axiale min 4.0; -); - -relation CONTinNDIF, CONTinNDIF ( - regle 173 : distance axiale min 4.0; -); - -define RDS_CONT, CONTinNDIF exclusion -> CONT_NDIF; - -relation CONT_NDIF, RDS_NDIF ( - regle 174 : distance axiale min 1.0; - regle 175 : enveloppe surface_inter < 0.0; - regle 176 : marge surface_inter < 0.0; - regle 177 : croix surface_inter < 0.0; - regle 178 : intersection surface_inter < 0.0; - regle 179 : extension surface_inter < 0.0; -); - -undefine CONT_NDIF; -undefine CONTinNDIF; -undefine CONTinPOLY; - -caracterise RDS_VIA1 ( - regle 180 : longueur < 6.0; - regle 181 : longueur_inter min 2.0; - regle 182 : notch >= 2.0; -); - -relation RDS_VIA1, RDS_VIA1 ( - regle 183 : distance axiale min 2.0; -); - -relation RDS_VIA1, RDS_CONT ( - regle 184 : distance axiale min 1.5; - regle 185 : enveloppe longueur_inter < 0.0; - regle 186 : marge longueur_inter < 0.0; - regle 187 : croix longueur_inter < 0.0; - regle 188 : intersection longueur_inter < 0.0; - regle 189 : extension longueur_inter < 0.0; - regle 190 : inclusion longueur_inter < 0.0; -); - -caracterise RDS_ALU2 ( - regle 200 : longueur_inter min 2.0; - regle 201 : notch >= 2.0; -); - -relation RDS_ALU2, RDS_ALU2 ( - regle 202 : distance axiale min 2.0; -); - -caracterise RDS_VIA2 ( - regle 220 : longueur_inter min 3.0; - regle 221 : notch >= 3.0; -); - -relation RDS_VIA2, RDS_VIA2 ( - regle 222 : distance axiale min 3.0; -); - -relation RDS_VIA2, RDS_VIA1 ( - regle 223 : distance axiale min 1.0; - regle 224 : enveloppe longueur_inter < 0.0; - regle 225 : marge longueur_inter < 0.0; - regle 226 : croix longueur_inter < 0.0; - regle 227 : intersection longueur_inter < 0.0; - regle 228 : extension longueur_inter < 0.0; - regle 229 : inclusion longueur_inter < 0.0; -); - -caracterise RDS_ALU3 ( - regle 240 : longueur_inter min 5.0; - regle 241 : notch >= 6.0; -); - -relation RDS_ALU3, RDS_ALU3 ( - regle 242 : distance axiale min 6.0; -); - -relation RDS_VIA1, RDS_ALU3 ( - regle 250 : enveloppe superieure max 3.0; - regle 251 : marge superieure max 3.0; - regle 252 : croix longueur_max max 3.0; - regle 253 : intersection superieure max 3.0; - regle 254 : extension longueur_max max 3.0; -); - -caracterise RDS_VIA3 ( - regle 260 : longueur_inter min 4.0; - regle 261 : notch >= 4.0; -); - -relation RDS_VIA3, RDS_VIA3 ( - regle 262 : distance axiale min 4.0; -); - -define RDS_NDIF, RDS_POLY intersection -> CONT_O; - -relation CONT_O, RDS_CONT ( - regle 300 : marge frontale min 2.0; - regle 301 : enveloppe inferieure min 2.0; -); - -define RDS_CONT, RDS_NDIF inclusion -> CONTinNDIF; - -relation CONT_O, CONTinNDIF ( - regle 302 : distance axiale min 1.0; - regle 303 : croix surface_inter < 0.0; - regle 304 : intersection surface_inter < 0.0; - regle 305 : extension surface_inter < 0.0; - regle 306 : inclusion longueur_inter < 0.0; -); - -undefine CONTinNDIF; -undefine CONT_O; - -fin regles -END_DRC_RULES -DRC_COMMENT -END_DRC_COMMENT -100 error : minimum Gate intersection width is 1.0 -101 error : minimum Gate notch is 2.0 -102 error : minimum Gate/Gate edge to edge distance is 2.0 -103 error : minimum Gate/Ohm edge to edge distance is 1.5 -104 error : minimum Gate/Ohm extension is 1.0 for a contact0 structure -105 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -106 error : minimum Gate/Ohm extension is 1.0 for a contact0 structure -107 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -108 error : minimum Gate/Ohm extension is 1.0 for a contact0 structure -109 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -110 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -111 error : minimum Gate/Ohm extension is 1.0 for a contact0 structure -112 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -113 error : minimum Gate/Ohm extension is 1.0 for a contact0 structure -120 error : minimum Ohm intersection width is 2.0 -121 error : minimum Ohm notch is 2.0 -122 error : minimum Ohm/Ohm edge to edge distance is 2.0 -123 error : Ohm/Gate extension must be at least 2.0 on one of the largest side of a contact0 structure -124 error : minimum Ohm/Gate extension is 1.0 for a contact0 structure -125 warning : minimum Gate/Ohm intersection geometry is 1.5 x 2.0 for a contact0 structure -126 error : Ohm/Gate extension must be at least 2.0 on one of the largest side of a contact0 structure -127 error : minimum Ohm/Gate extension is 1.0 for a contact0 structure -128 error : Ohm/Gate extension must be at least 2.0 on one of the largest side of a contact0 structure -129 error : minimum Ohm/Gate extension is 1.0 for a contact0 structure -130 error : Ohm/Gate extension must be at least 2.0 on one of the largest side of a contact0 structure -131 error : minimum Ohm/Gate extension is 1.0 for a contact0 structure -132 error : Ohm/Gate extension must be at least 2.0 on one of the largest side of a contact0 structure -140 error : minimum Alu1 intersection width is 1.0 -141 error : minimum Alu1 notch is 3.0 -142 error : minimum Alu1/Alu1 edge to edge distance is 3.0 -160 error : minimum via1 intersection width is 1.0 -161 error : minimum via1 notch is 2.0 -162 error : minimum via1/via1 edge to edge distance is 2.0 -163 error : minimum Cont_Gate/Cont_Gate edge to edge distance is 3.0 -170 error : minimum Cont_Ohm/Ohm edge to edge distance is 2.5 -#171 error : minimum Cont_Ohm/Active edge to edge distance is 2.5 -172 error : minimum Cont_Ohm/Cont_Gate edge to edge distance is 3.0 -173 error : minimum Cont_Ohm/Cont_Ohm edge to edge distance is 3.0 -174 error : minimum via1/Ohm edge to edge distance is 1.0 -175 error : via1 must be either completely internal to or external to Ohm -176 error : via1 must be either completely internal to or external to Ohm -177 error : via1 must be either completely internal to or external to Ohm -178 error : via1 must be either completely internal to or external to Ohm -179 error : via1 must be either completely internal to or external to Ohm -180 warning : maximum geometry of intersecting via2s is 5 x 5 -181 error : minimum via2 intersection width is 2.0 -182 error : minimum via2 notch is 2.0 -183 error : minimum via2/via2 edge to edge distance is 2.0 -184 error : minimum via2/via1 edge to edge distance is 1.5 -185 error : via1 may not be nested in via2 -186 error : via2 and via1 may not intersect -187 error : via2 and via1 may not intersect -188 error : via2 and via1 may not intersect -189 error : via2 and via1 may not intersect -190 error : via2 may not be nested in via1 -200 error : minimum Alu2 intersection width is 2.0 -201 error : minimum Alu2 notch is 2.0 -202 error : minimum Alu2/Alu2 edge to edge distance is 2.0 -220 error : minimum via3 intersection width is 3.0 -221 error : minimum via3 notch is 3.0 -222 error : minimum via3/via3 edge to edge distance is 3.0 -223 error : minimum via3/via2 edge to edge distance is 1.0 -224 error : via2 may not be nested in via3 -225 error : via3 and via2 may not intersect -226 error : via3 and via2 may not intersect -227 error : via3 and via2 may not intersect -228 error : via3 and via2 may not intersect -229 error : via3 may not be nested in via2 -240 error : minimum Alu3 intersection width is 5.0 -241 error : minimum Alu3 notch is 6.0 -242 error : minimum Alu3/Alu3 edge to edge distance is 6.0 -250 error : minimum via2/Alu3 extension may not exceed 3 -251 error : minimum via2/Alu3 extension may not exceed 3 -252 error : minimum via2/Alu3 extension may not exceed 3 -253 error : minimum via2/Alu3 extension may not exceed 3 -254 error : minimum via2/Alu3 extension may not exceed 3 -260 error : minimum via4 intersection width is 4.0 -261 error : minimum via4 notch is 4.0 -262 error : minimum via4/via4 edge to edge distance is 4.0 -300 error : minimum cont0/via1 frontal extension is 2.0 -301 error : minimum cont0/via1 extension is 2.0 -302 error : minimum cont0/via1 edge to edge distance is 1.0 -303 error : contact0 and via1 may not intersect in this way -304 error : contact0 and via1 may not intersect in this way -305 error : contact0 and via1 may not intersect in this way -306 error : contact0 and via1 may not intersect in this way diff --git a/alliance/share/etc/cmos_10.rds b/alliance/share/etc/cmos_10.rds deleted file mode 100644 index 178e6b1f..00000000 --- a/alliance/share/etc/cmos_10.rds +++ /dev/null @@ -1,840 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_9.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - PWELL RDS_PWELL VW 0.0 0.0 0.0 EXT - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC \ - RDS_PWELL VW -1.5 0.0 0.0 EXT - - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU4 1.0 0 - ALU6 RDS_ALU4 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 2 ALL - CONT_VIA2 RDS_ALU2 2 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_HOLE : -# -# MBK via RDS Hole -# name name side step mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_HOLE - -# CONT_VIA RDS_VIA1 1 2 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_METAL : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_METAL - -# CONT_VIA RDS_ALU1 3 4 ALL RDS_ALU2 4 5 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_TURNVIA : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_TURNVIA - -# CONT_TURN1 - -END - - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# RDS_NWELL RDS_NTIE RDS_NWELL -# RDS_PWELL RDS_PTIE RDS_PWELL -# RDS_NDIF RDS_CONT RDS_NDIF -# RDS_PDIF RDS_CONT RDS_PDIF -# RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL -# RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF RDS_NWELL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# NWELL EXPLICIT -# PWELL IMPLICIT - -END - - - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 2 - RDS_TALU5 2 - RDS_VIA5 1 - RDS_ALU6 2 - RDS_TALU6 2 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 2. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 2. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 2. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 2. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -# Check RDS_POLY is distant from ANY_DIF -#--------------------------------------- -relation RDS_POLY , ANY_P_DIF ( - regle 42 : distance axiale >= 1. ; -); -relation RDS_POLY , ANY_N_DIF ( - regle 43 : distance axiale >= 1. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 3. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 3.; -); - -# Check the RDS_POLY distance -#---------------------------- -relation RDS_POLY , RDS_POLY ( - regle 50 : distance axiale min 2.; -); - -undefine CHANNEL; - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -relation RDS_POLY , CONT_DIFF ( - regle 79 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 3. ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 3. ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 3. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 3. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 8. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 8. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 12. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 12. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 4. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 4. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 4. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 5. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 5. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 2. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 2. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 2. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 2. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,ANY_P_DIF) Manhatan distance min 1. -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 3. -49 (CHANNEL,CHANNEL) Manhatan distance min 3. -50 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 3. -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 3. -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 3. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 3. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 4. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 4. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 4. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 8. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 8. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 12. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 12. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 5. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 5. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/cmos_11.genview b/alliance/share/etc/cmos_11.genview deleted file mode 100644 index 2c20f648..00000000 --- a/alliance/share/etc/cmos_11.genview +++ /dev/null @@ -1,190 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Genview | -# | | -# | Technology : Cmos | -# | | -# | Date : 17.08.95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Genview Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GENVIEW_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Segment name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SEGMENT_NAME - - NWELL Nwell - PWELL Pwell - NDIF Ndif - PDIF Pdif - NTIE Ntie - PTIE Ptie - POLY Poly - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - ALU4 Alu4 - ALU5 Alu5 - ALU6 Alu6 - TPOLY Tpoly - TALU1 Talu1 - TALU2 Talu2 - TALU3 Talu3 - TALU4 Talu4 - TALU5 Talu5 - TALU6 Talu6 - CALU1 CAlu1 - CALU2 CAlu2 - CALU3 CAlu3 - CALU4 CAlu4 - CALU5 CAlu5 - CALU6 CAlu6 - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_CONNECTOR_NAME - - POLY Poly - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - ALU4 Alu4 - ALU5 Alu5 - ALU6 Alu6 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_REFERENCE_NAME - - REF_REF Ref_Ref - REF_CON Ref_Con - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_VIA_NAME - - CONT_DIF_N Cont_NDif - CONT_DIF_P Cont_PDif - CONT_BODY_N Cont_NTie - CONT_BODY_P Cont_PTie - CONT_POLY Cont_Poly - CONT_VIA Via_1-2 - CONT_VIA2 Via_2-3 - CONT_VIA3 Via_3-4 - CONT_VIA4 Via_4-5 - CONT_VIA5 Via_5-6 - C_X_N Cont_CxN - C_X_P Cont_CxP - CONT_TURN1 Turn_Via_1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Orient Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_ORIENT_NAME - - NORTH North - SOUTH South - EAST East - WEST West - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SYMMETRY_NAME - - NOSYM No_Sym - SYM_X Sym_X - SYM_Y Sym_Y - SYMXY Sym_XY - ROT_P Rot_P - ROT_M Rot_M - SY_RP Sym_RP - SY_RM Sym_RM - -END - -# /*------------------------------------------------------------\ -# | | -# | Rds Layer Name and Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_RDS_LAYER_NAME - - RDS_NWELL Nwell tan - RDS_PWELL Pwell light_yellow - RDS_NIMP Nimp forest_green - RDS_PIMP Pimp goldenrod - RDS_ACTIV Activ brown - RDS_NDIF Ndif lawn_green - RDS_PDIF Pdif yellow - RDS_NTIE Ntie spring_green - RDS_PTIE Ptie light_goldenrod - RDS_POLY Poly red - RDS_VPOLY VPoly coral - RDS_GATE Gate orange - RDS_TPOLY Tpoly hot_pink - RDS_CONT Cont dark_violet - RDS_TCONT TCont orchid - RDS_ALU1 Alu1 royal_blue - RDS_VALU1 VAlu1 sky_blue - RDS_TALU1 Talu1 royal_blue - RDS_VIA1 Via1 deep_sky_blue - RDS_TVIA1 TVia1 dodger_blue - RDS_ALU2 Alu2 cyan - RDS_TALU2 Talu2 turquoise - RDS_VIA2 Via2 deep_pink - RDS_ALU3 Alu3 light_pink - RDS_TALU3 Talu3 light_pink - RDS_VIA3 Via3 sea_green - RDS_ALU4 Alu4 green - RDS_TALU4 Talu4 green - RDS_VIA4 Via4 gold - RDS_ALU5 Alu5 yellow - RDS_TALU5 Talu5 yellow - RDS_VIA5 Via5 violet_red - RDS_ALU6 Alu6 violet - RDS_TALU6 Talu6 violet - RDS_CPAS Cpas gray - RDS_REF Ref coral - RDS_ABOX Abox pink - -END diff --git a/alliance/share/etc/cmos_11.graal b/alliance/share/etc/cmos_11.graal deleted file mode 100644 index 58645acf..00000000 --- a/alliance/share/etc/cmos_11.graal +++ /dev/null @@ -1,343 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Graal | -# | | -# | Technology : Cmos V7 | -# | | -# | Date : 27/06/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NWELL Nwell tan Black - PWELL Pwell light_yellow Black - NDIF Ndif lawn_green Black - PDIF Pdif yellow Black - NTIE Ntie spring_green Black - PTIE Ptie light_goldenrod Black - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - TPOLY Tpoly hot_pink Black - TALU1 Talu1 royal_blue Black - TALU2 Talu2 turquoise Black - TALU3 Talu3 light_pink Black - TALU4 Talu4 green Black - TALU5 Talu5 yellow Black - TALU6 Talu6 violet Black - CALU1 CAlu1 royal_blue Black - CALU2 CAlu2 Cyan Black - CALU3 CAlu3 light_pink Black - CALU4 CAlu4 green Black - CALU5 CAlu5 yellow Black - CALU6 CAlu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Transistor Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Ntrans lawn_green Black - PTRANS Ptrans yellow Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Length and Width for a symbolic Segment | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NWELL 4 4 - PWELL 4 4 - NDIF 2 2 - PDIF 2 2 - NTIE 2 2 - PTIE 2 2 - NTRANS 1 4 - PTRANS 1 4 - POLY 1 1 - ALU1 1 1 - ALU2 2 2 - ALU3 2 2 - ALU4 2 2 - ALU5 4 4 - ALU6 4 4 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 2 - TALU3 2 2 - TALU4 2 2 - TALU5 2 2 - TALU6 2 2 - CALU1 1 0 - CALU2 2 0 - CALU3 2 0 - CALU4 2 0 - CALU5 4 0 - CALU6 4 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_REF Ref_Ref red Black - REF_CON Ref_Con Cyan Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_NDif lawn_green Black - CONT_DIF_P Cont_PDif yellow Black - CONT_BODY_N Cont_NTie spring_green Black - CONT_BODY_P Cont_PTie light_goldenrod Black - CONT_POLY Cont_Poly red Black - CONT_VIA Via_1-2 cyan Black - CONT_VIA2 Via_2-3 light_pink Black - CONT_VIA3 Via_3-4 green Black - CONT_VIA4 Via_4-5 yellow Black - CONT_VIA5 Via_5-6 violet Black - C_X_N Cont_CxN orange Black - C_X_P Cont_CxP orange Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Big Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_BIGVIA_NAME - - CONT_VIA Big_Via_1-2 cyan Black - CONT_VIA2 Big_Via_2-3 light_pink Black - CONT_VIA3 Big_Via_3-4 green Black - - CONT_TURN1 Turn_Via_1 royal_blue Black - CONT_TURN2 Turn_Via_2 Cyan Black - CONT_TURN3 Turn_Via_3 light_pink Black - CONT_TURN4 Turn_Via_4 green Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Size for a symbolic Big Via | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_BIGVIA_VALUE - - CONT_VIA 2 - CONT_VIA2 2 - CONT_VIA3 2 - - CONT_TURN1 2 - CONT_TURN2 2 - CONT_TURN3 2 - CONT_TURN4 2 - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_11.rds b/alliance/share/etc/cmos_11.rds deleted file mode 100644 index 2a3b4c9f..00000000 --- a/alliance/share/etc/cmos_11.rds +++ /dev/null @@ -1,854 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_9.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - PWELL RDS_PWELL VW 0.0 0.0 0.0 EXT - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC \ - RDS_PWELL VW -1.5 0.0 0.0 EXT - - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - CALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - CALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - CALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - CALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - CALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - CALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU4 1.0 0 - ALU6 RDS_ALU4 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 2 ALL - CONT_VIA2 RDS_ALU2 2 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_HOLE : -# -# MBK via RDS Hole -# name name side step mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_HOLE - -CONT_VIA RDS_VIA1 1 3 ALL -CONT_VIA2 RDS_VIA2 1 3 ALL -CONT_VIA3 RDS_VIA3 1 3 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_METAL : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_METAL - -CONT_VIA RDS_ALU1 0.0 0.5 ALL RDS_ALU2 0.0 0.5 ALL -CONT_VIA2 RDS_ALU2 0.0 0.5 ALL RDS_ALU3 0.0 0.5 ALL -CONT_VIA3 RDS_ALU3 0.0 0.5 ALL RDS_ALU4 0.0 0.5 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_TURNVIA : -# -# MBK via RDS layer 1 ... -# name name DWR MODE -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_TURNVIA - -CONT_TURN1 RDS_ALU1 0 ALL -CONT_TURN2 RDS_ALU2 0 ALL -CONT_TURN3 RDS_ALU3 0 ALL -CONT_TURN4 RDS_ALU4 0 ALL - -END - - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# RDS_NWELL RDS_NTIE RDS_NWELL -# RDS_PWELL RDS_PTIE RDS_PWELL -# RDS_NDIF RDS_CONT RDS_NDIF -# RDS_PDIF RDS_CONT RDS_PDIF -# RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL -# RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF RDS_NWELL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# NWELL EXPLICIT -# PWELL IMPLICIT - -END - - - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 2 - RDS_TALU5 2 - RDS_VIA5 1 - RDS_ALU6 2 - RDS_TALU6 2 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 2. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 2. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 2. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 2. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -# Check RDS_POLY is distant from ANY_DIF -#--------------------------------------- -relation RDS_POLY , ANY_P_DIF ( - regle 42 : distance axiale >= 1. ; -); -relation RDS_POLY , ANY_N_DIF ( - regle 43 : distance axiale >= 1. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 2. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 2.; -); - - -# Check the RDS_POLY distance -#---------------------------- -relation RDS_POLY , RDS_POLY ( - regle 50 : distance axiale min 2.; -); - -undefine CHANNEL; - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -relation RDS_POLY , CONT_DIFF ( - regle 79 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 2.5 ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 2.5 ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 2. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 2. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 12. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 12. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 12. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 12. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 3. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 3. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 3. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 5. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 5. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 2. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 2. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 2. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 2. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,ANY_P_DIF) Manhatan distance min 1. -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 2. -49 (CHANNEL,CHANNEL) Manhatan distance min 2. -50 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 2.5 -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 2.5 -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 2. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 2. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 3. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 3. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 3. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 12. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 12. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 12. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 12. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 5. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 5. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/cmos_12.graal b/alliance/share/etc/cmos_12.graal deleted file mode 100644 index 29cfc32a..00000000 --- a/alliance/share/etc/cmos_12.graal +++ /dev/null @@ -1,348 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Graal | -# | | -# | Technology : Cmos V7 | -# | | -# | Date : 27/06/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NWELL Nwell tan Black - PWELL Pwell light_yellow Black - NDIF Ndif lawn_green Black - PDIF Pdif yellow Black - NTIE Ntie spring_green Black - PTIE Ptie light_goldenrod Black - POLY Poly red Black - POLY2 Poly2 orange Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - TPOLY Tpoly hot_pink Black - TALU1 Talu1 royal_blue Black - TALU2 Talu2 turquoise Black - TALU3 Talu3 light_pink Black - TALU4 Talu4 green Black - TALU5 Talu5 yellow Black - TALU6 Talu6 violet Black - CALU1 CAlu1 royal_blue Black - CALU2 CAlu2 Cyan Black - CALU3 CAlu3 light_pink Black - CALU4 CAlu4 green Black - CALU5 CAlu5 yellow Black - CALU6 CAlu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Transistor Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Ntrans lawn_green Black - PTRANS Ptrans yellow Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - POLY Poly red Black - POLY2 Poly2 orange Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Length and Width for a symbolic Segment | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NWELL 4 4 - PWELL 4 4 - NDIF 2 2 - PDIF 2 2 - NTIE 2 2 - PTIE 2 2 - NTRANS 1 4 - PTRANS 1 4 - POLY 1 1 - POLY2 1 1 - ALU1 1 1 - ALU2 2 1 - ALU3 2 1 - ALU4 2 1 - ALU5 2 1 - ALU6 2 1 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 2 - TALU3 2 2 - TALU4 2 2 - TALU5 2 2 - TALU6 2 2 - CALU1 2 0 - CALU2 2 0 - CALU3 2 0 - CALU4 2 0 - CALU5 2 0 - CALU6 2 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_REF Ref_Ref red Black - REF_CON Ref_Con Cyan Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_NDif lawn_green Black - CONT_DIF_P Cont_PDif yellow Black - CONT_BODY_N Cont_NTie spring_green Black - CONT_BODY_P Cont_PTie light_goldenrod Black - CONT_POLY Cont_Poly red Black - CONT_POLY2 Cont_Poly2 orange Black - CONT_VIA Via_1-2 cyan Black - CONT_VIA2 Via_2-3 light_pink Black - CONT_VIA3 Via_3-4 green Black - CONT_VIA4 Via_4-5 yellow Black - CONT_VIA5 Via_5-6 violet Black - C_X_N Cont_CxN orange Black - C_X_P Cont_CxP orange Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Big Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_BIGVIA_NAME - - CONT_VIA Big_Via_1-2 cyan Black - CONT_VIA2 Big_Via_2-3 light_pink Black - CONT_VIA3 Big_Via_3-4 green Black - - CONT_TURN1 Turn_Via_1 royal_blue Black - CONT_TURN2 Turn_Via_2 Cyan Black - CONT_TURN3 Turn_Via_3 light_pink Black - CONT_TURN4 Turn_Via_4 green Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Size for a symbolic Big Via | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_BIGVIA_VALUE - - CONT_VIA 2 - CONT_VIA2 2 - CONT_VIA3 2 - - CONT_TURN1 2 - CONT_TURN2 2 - CONT_TURN3 2 - CONT_TURN4 2 - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_POLY2 Poly2 orange Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_12.lef b/alliance/share/etc/cmos_12.lef deleted file mode 100644 index a6dc31bf..00000000 --- a/alliance/share/etc/cmos_12.lef +++ /dev/null @@ -1,432 +0,0 @@ -# -# $Id: cmos_12.lef,v 1.1 2000/09/01 17:07:26 jpc Exp $ -# -# /------------------------------------------------------------------\ -# | | -# | A l l i a n c e C A D S y s t e m | -# | S i l i c o n E n s e m b l e / A l l i a n c e | -# | | -# | Author : Jean-Paul CHAPUT | -# | E-mail : alliance-support@asim.lip6.fr | -# | ================================================================ | -# | LEF : "./cmos_12.lef" | -# | **************************************************************** | -# | U p d a t e s | -# | | -# \------------------------------------------------------------------/ -# - - -NAMESCASESENSITIVE ON ; - -#NOWIREEXTENSIONATPIN ON ; - - -UNITS - DATABASE MICRONS 100 ; -END UNITS - - -LAYER L_POLY - TYPE MASTERSLICE ; -END L_POLY - - -LAYER L_CONT - TYPE CUT ; -END L_CONT - - -LAYER L_ALU1 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION VERTICAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU1 - - -LAYER L_VIA1 - TYPE CUT ; -END L_VIA1 - - -LAYER L_ALU2 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION HORIZONTAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU2 - - -LAYER L_VIA2 - TYPE CUT ; -END L_VIA2 - - -LAYER L_ALU3 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION VERTICAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU3 - - -LAYER L_VIA3 - TYPE CUT ; -END L_VIA3 - - -LAYER L_ALU4 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION HORIZONTAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU4 - - -LAYER L_VIA4 - TYPE CUT ; -END L_VIA4 - - -LAYER L_ALU5 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION VERTICAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU5 - - -LAYER L_VIA5 - TYPE CUT ; -END L_VIA5 - - -LAYER L_ALU6 - TYPE ROUTING ; - WIDTH 2.00 ; - SPACING 3.00 ; - PITCH 5.00 ; - DIRECTION HORIZONTAL ; - CAPACITANCE CPERSQDIST 0.000032 ; - RESISTANCE RPERSQ 0.100000 ; -END L_ALU6 - - -#VIA CONT_POLY DEFAULT -# LAYER L_POLY ; -# RECT -1.50 -1.50 1.50 1.50 ; -# LAYER L_CONT ; -# RECT -0.50 -0.50 0.50 0.50 ; -# LAYER L_ALU1 ; -# RECT -1.00 -1.00 1.00 1.00 ; -#END CONT_POLY - - -VIA CONT_VIA DEFAULT - LAYER L_ALU1 ; - RECT -1.00 -1.00 1.00 1.00 ; - LAYER L_VIA1 ; - RECT -0.50 -0.50 0.50 0.50 ; - LAYER L_ALU2 ; - RECT -1.00 -1.00 1.00 1.00 ; -END CONT_VIA - - -VIA CONT_VIA2 DEFAULT - LAYER L_ALU3 ; - RECT -1.00 -1.00 1.00 1.00 ; - LAYER L_VIA2 ; - RECT -0.50 -0.50 0.50 0.50 ; - LAYER L_ALU2 ; - RECT -1.00 -1.00 1.00 1.00 ; -END CONT_VIA2 - - -VIA CONT_VIA3 DEFAULT - LAYER L_ALU4 ; - RECT -1.00 -1.00 1.00 1.00 ; - LAYER L_VIA3 ; - RECT -0.50 -0.50 0.50 0.50 ; - LAYER L_ALU3 ; - RECT -1.00 -1.00 1.00 1.00 ; -END CONT_VIA3 - - -VIA CONT_VIA4 DEFAULT - LAYER L_ALU5 ; - RECT -1.00 -1.00 1.00 1.00 ; - LAYER L_VIA4 ; - RECT -0.50 -0.50 0.50 0.50 ; - LAYER L_ALU4 ; - RECT -1.00 -1.00 1.00 1.00 ; -END CONT_VIA4 - - -VIA CONT_VIA5 DEFAULT - LAYER L_ALU6 ; - RECT -1.00 -1.00 1.00 1.00 ; - LAYER L_VIA5 ; - RECT -0.50 -0.50 0.50 0.50 ; - LAYER L_ALU5 ; - RECT -1.00 -1.00 1.00 1.00 ; -END CONT_VIA5 - - -VIARULE TURN_ALU1 GENERATE - LAYER L_ALU1 ; - DIRECTION vertical ; - - LAYER L_ALU1 ; - DIRECTION horizontal ; -END TURN_ALU1 - - -VIARULE TURN_ALU2 GENERATE - LAYER L_ALU2 ; - DIRECTION vertical ; - - LAYER L_ALU2 ; - DIRECTION horizontal ; -END TURN_ALU2 - - -VIARULE TURN_ALU3 GENERATE - LAYER L_ALU3 ; - DIRECTION vertical ; - - LAYER L_ALU3 ; - DIRECTION horizontal ; -END TURN_ALU3 - - -VIARULE TURN_ALU4 GENERATE - LAYER L_ALU4 ; - DIRECTION vertical ; - - LAYER L_ALU4 ; - DIRECTION horizontal ; -END TURN_ALU4 - - -VIARULE TURN_ALU5 GENERATE - LAYER L_ALU5 ; - DIRECTION vertical ; - - LAYER L_ALU5 ; - DIRECTION horizontal ; -END TURN_ALU5 - - -VIARULE TURN_ALU6 GENERATE - LAYER L_ALU6 ; - DIRECTION vertical ; - - LAYER L_ALU6 ; - DIRECTION horizontal ; -END TURN_ALU6 - - -#VIARULE VIA1_HV -# LAYER L_ALU1 ; -# DIRECTION VERTICAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# LAYER L_ALU2 ; -# DIRECTION HORIZONTAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# VIA CONT_VIA ; -#END VIA1_HV -# -# -#VIARULE VIA2_VH -# LAYER L_ALU2 ; -# DIRECTION HORIZONTAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# LAYER L_ALU3 ; -# DIRECTION VERTICAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# VIA CONT_VIA2 ; -#END VIA2_VH -# -# -#VIARULE VIA3_VH -# LAYER L_ALU3 ; -# DIRECTION HORIZONTAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# LAYER L_ALU4 ; -# DIRECTION VERTICAL ; -# OVERHANG 0.50 ; -# METALOVERHANG 0.50 ; -# -# VIA CONT_VIA3 ; -#END VIA3_VH - - -VIARULE genVIA1_HV GENERATE - LAYER L_ALU1 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU2 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA1 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA1_HV - - -VIARULE genVIA1_VH GENERATE - LAYER L_ALU1 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU2 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA1 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA1_VH - - -VIARULE genVIA2_VH GENERATE - LAYER L_ALU2 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU3 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA2 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA2_VH - - -VIARULE genVIA2_HV GENERATE - LAYER L_ALU2 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU3 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA2 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA2_HV - - -VIARULE genVIA3_VH GENERATE - LAYER L_ALU3 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU4 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA3 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA3_VH - - -VIARULE genVIA3_HV GENERATE - LAYER L_ALU3 ; - DIRECTION VERTICAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_ALU4 ; - DIRECTION HORIZONTAL ; - OVERHANG 0.50 ; - METALOVERHANG 0.50 ; - - LAYER L_VIA3 ; - RECT -0.50 -0.50 0.50 0.50 ; - SPACING 3.00 BY 3.00 ; -END genVIA3_HV - - -SPACING - SAMENET L_CONT L_CONT 3.00 ; - SAMENET L_VIA1 L_VIA1 3.00 ; - SAMENET L_VIA2 L_VIA2 3.00 ; - SAMENET L_CONT L_VIA1 3.00 STACK ; - SAMENET L_VIA1 L_VIA2 3.00 STACK ; - SAMENET L_VIA2 L_VIA3 3.00 STACK ; - SAMENET L_VIA3 L_VIA4 3.00 STACK ; - SAMENET L_VIA4 L_VIA5 3.00 STACK ; - SAMENET L_POLY L_POLY 3.00 ; - SAMENET L_ALU1 L_ALU1 3.00 STACK ; - SAMENET L_ALU2 L_ALU2 3.00 STACK ; - SAMENET L_ALU3 L_ALU3 3.00 STACK ; - SAMENET L_ALU4 L_ALU4 3.00 STACK ; - SAMENET L_ALU5 L_ALU5 3.00 STACK ; - SAMENET L_ALU6 L_ALU6 3.00 ; -END SPACING - - -SITE core - SYMMETRY y ; - CLASS core ; - SIZE 5.00 BY 50.00 ; -END core - - -SITE pad - SYMMETRY y ; - CLASS pad ; - SIZE 1.00 BY 500.00 ; -END pad - - -SITE corner - SYMMETRY y r90 ; - CLASS pad ; - SIZE 500.00 BY 500.00 ; -END corner - - -END LIBRARY diff --git a/alliance/share/etc/cmos_12.rds b/alliance/share/etc/cmos_12.rds deleted file mode 100644 index 65aa2737..00000000 --- a/alliance/share/etc/cmos_12.rds +++ /dev/null @@ -1,907 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_9.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 01/11/09 ALU5/6 pitch 10 -# -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - PWELL RDS_PWELL VW 0.0 0.0 0.0 EXT - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC \ - RDS_ACTIV VW -1.5 5.0 0.0 ALL \ - RDS_PWELL VW -1.5 0.0 0.0 EXT - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_ACTIV VW -1.5 5.0 0.0 ALL \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - POLY2 RDS_POLY2 VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - CALU1 RDS_ALU1 VW 1.0 0.0 0.0 ALL - CALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - CALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - CALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - CALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - CALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - POLY2 RDS_POLY2 .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU5 1.0 0 - ALU6 RDS_ALU6 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_POLY2 RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY2 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 2 ALL - CONT_VIA2 RDS_ALU2 2 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL RDS_ACTIV 6 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL RDS_ACTIV 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_HOLE : -# -# MBK via RDS Hole -# name name side step mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_HOLE - -CONT_VIA RDS_VIA1 1 4 ALL -CONT_VIA2 RDS_VIA2 1 4 ALL -CONT_VIA3 RDS_VIA3 1 4 ALL -CONT_VIA5 RDS_VIA3 1 9 ALL -CONT_VIA6 RDS_VIA3 1 9 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_METAL : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_METAL - -CONT_VIA RDS_ALU1 0.0 0.5 ALL RDS_ALU2 0.0 0.5 ALL -CONT_VIA2 RDS_ALU2 0.0 0.5 ALL RDS_ALU3 0.0 0.5 ALL -CONT_VIA3 RDS_ALU3 0.0 0.5 ALL RDS_ALU4 0.0 0.5 ALL -CONT_VIA4 RDS_ALU4 0.0 0.5 ALL RDS_ALU5 0.0 0.5 ALL -CONT_VIA5 RDS_ALU5 0.0 0.5 ALL RDS_ALU6 0.0 0.5 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_TURNVIA : -# -# MBK via RDS layer 1 ... -# name name DWR MODE -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_TURNVIA - -CONT_TURN1 RDS_ALU1 0 ALL -CONT_TURN2 RDS_ALU2 0 ALL -CONT_TURN3 RDS_ALU3 0 ALL -CONT_TURN4 RDS_ALU4 0 ALL -CONT_TURN5 RDS_ALU5 0 ALL -CONT_TURN6 RDS_ALU6 0 ALL - -END - - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# RDS_NWELL RDS_NTIE RDS_NWELL -# RDS_PWELL RDS_PTIE RDS_PWELL -# RDS_NDIF RDS_CONT RDS_NDIF -# RDS_PDIF RDS_CONT RDS_PDIF -# RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL -# RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - - RDS_POLY RDS_CONT RDS_POLY - RDS_POLY2 RDS_CONT RDS_POLY2 - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_POLY2 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_POLY2 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF RDS_NWELL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# NWELL EXPLICIT -# PWELL IMPLICIT - -END - - - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_POLY2 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 2 - RDS_TALU5 2 - RDS_VIA5 1 - RDS_ALU6 2 - RDS_TALU6 2 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_POLY2 LPOLY2 - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_POLY2 8 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_ACTIV 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_POLY2 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 3. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 3. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 3. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 3. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; - -# Check RDS_POLY related to NP_DIF -#--------------------------------- -relation RDS_POLY , NP_DIF ( - regle 42 : distance axiale >= 1. ; - regle 43 : intersection longueur_inter < 0. ; -); - -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 3. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 3.; -); - -undefine CHANNEL; - -# Check RDS_POLY is distant from ACTIV ZONE of TRANSISTOR -#-------------------------------------------------------- -relation RDS_POLY , RDS_ACTIV ( - regle 79 : distance axiale >= 1. ; -); - -relation RDS_POLY , CONT_DIFF ( - regle 50 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 3. ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 3. ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 3. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 3. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 8. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 8. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 8. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 8. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 4. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 4. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 4. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 9. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 9. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -# Check the POLY2 shapes -#----------------------- -caracterise RDS_POLY2 ( - regle 94 : largeur >= 1. ; - regle 95 : longueur_inter min 1. ; - regle 96 : notch >= 5. ; -); -relation RDS_POLY2 , RDS_POLY2 ( - regle 97 : distance axiale min 5. ; -); - -# Check RDS_POLY2 is really included inside RDS_POLY1 -#---------------------------------------------------- -relation RDS_POLY , RDS_POLY2 ( - regle 98 : distance axiale < 0.; - regle 99 : enveloppe inferieure min 5. ; - regle 100 : marge longueur_inter < 0. ; - regle 101 : croix longueur_inter < 0. ; - regle 102 : intersection longueur_inter < 0. ; - regle 103 : extension longueur_inter < 0. ; - regle 104 : inclusion longueur_inter < 0. ; -); - - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 3. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 3. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 3. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 3. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,NP_DIF) bad intersection -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 3. -49 (CHANNEL,CHANNEL) Manhatan distance min 3. -50 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 3. -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 3. -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 3. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 3. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 4. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 4. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 4. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,RDS_ACTIV) Manhatan distance min 1. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 8. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 8. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 8. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 8. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 9. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 9. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -94 (RDS_POLY2) minimum width 1. -95 (RDS_POLY2) minimum width 1. -96 (RDS_POLY2) Manhatan distance min 5. -97 (RDS_POLY2,POLY2) Manhatan distance min 5. -98 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -99 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -100 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -101 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -102 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -103 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -104 (RDS_POLY,RDS_POLY2) POLY2 must be enclosed by POLY of 5. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/cmos_7.dreal b/alliance/share/etc/cmos_7.dreal deleted file mode 100644 index ca8a1f51..00000000 --- a/alliance/share/etc/cmos_7.dreal +++ /dev/null @@ -1,120 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Dreal | -# | | -# | Technology : Cmos V7 | -# | | -# | Date : 02/08/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_FIGURE_STEP 0.1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_INSTANCE_STEP 0.1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_CONNECTOR_STEP 0.5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_SEGMENT_STEP 0.7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_LOWER_REFERENCE_STEP 1.0 - -# /*------------------------------------------------------------\ -# | | -# | Dreal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Dreal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE DREAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE DREAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_7.genview b/alliance/share/etc/cmos_7.genview deleted file mode 100644 index 57356fb6..00000000 --- a/alliance/share/etc/cmos_7.genview +++ /dev/null @@ -1,170 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Genview | -# | | -# | Technology : Cmos | -# | | -# | Date : 17.08.95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Genview Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GENVIEW_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Segment name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SEGMENT_NAME - - NWELL Nwell - PWELL Pwell - NDIF Ndif - PDIF Pdif - NTIE Ntie - PTIE Ptie - NTRANS Ntrans - PTRANS Ptrans - POLY Poly - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - TPOLY Tpoly - TALU1 Talu1 - TALU2 Talu2 - TALU3 Talu3 - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_CONNECTOR_NAME - - POLY Poly - ALU1 Alu1 - ALU2 Alu2 - ALU3 Alu3 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_REFERENCE_NAME - - REF_REF Ref_Ref - REF_CON Ref_Con - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_VIA_NAME - - CONT_DIF_N Cont_DifN - CONT_DIF_P Cont_DifP - CONT_BODY_N Cont_BodyN - CONT_BODY_P Cont_BodyP - CONT_POLY Cont_Poly - CONT_VIA Cont_Via - CONT_VIA2 Cont_Via2 - C_X_N Cont_CxN - C_X_P Cont_CxP - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Orient Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_ORIENT_NAME - - NORTH North - SOUTH South - EAST East - WEST West - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Name | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_SYMMETRY_NAME - - NOSYM No_Sym - SYM_X Sym_X - SYM_Y Sym_Y - SYMXY Sym_XY - ROT_P Rot_P - ROT_M Rot_M - SY_RP Sym_RP - SY_RM Sym_RM - -END - -# /*------------------------------------------------------------\ -# | | -# | Rds Layer Name and Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GENVIEW_RDS_LAYER_NAME - - RDS_NWELL Nwell tan - RDS_PWELL Pwell light_yellow - RDS_NIMP Nimp forest_green - RDS_PIMP Pimp goldenrod - RDS_ACTIV Activ brown - RDS_NDIF Ndif lawn_green - RDS_PDIF Pdif yellow - RDS_NTIE Ntie spring_green - RDS_PTIE Ptie light_goldenrod - RDS_POLY Poly red - RDS_VPOLY VPoly coral - RDS_GATE Gate orange - RDS_TPOLY Tpoly light_pink - RDS_CONT Cont dark_violet - RDS_TCONT TCont orchid - RDS_ALU1 Alu1 royal_blue - RDS_VALU1 VAlu1 sky_blue - RDS_TALU1 Talu1 light_steel_blue - RDS_VIA1 Via1 deep_sky_blue - RDS_TVIA1 TVia1 dodger_blue - RDS_ALU2 Alu2 Cyan - RDS_VALU2 VAlu2 turquoise - RDS_TALU2 Talu2 light_cyan - RDS_VIA2 Via2 chocolate - RDS_TVIA2 TVia2 sandy_brown - RDS_ALU3 Alu3 peach_puff - RDS_VALU3 VAlu3 dark_salmon - RDS_TALU3 Talu3 bisque - RDS_CPAS Cpas gray - RDS_REF Ref coral - RDS_USER0 User0 White - RDS_USER1 User1 Gray - RDS_USER2 User2 Gray - RDS_ABOX Abox pink - -END diff --git a/alliance/share/etc/cmos_7.graal b/alliance/share/etc/cmos_7.graal deleted file mode 100644 index e99efef8..00000000 --- a/alliance/share/etc/cmos_7.graal +++ /dev/null @@ -1,293 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Graal | -# | | -# | Technology : Cmos V7 | -# | | -# | Date : 27/06/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NWELL Nwell tan Black - PWELL Pwell light_yellow Black - NDIF Ndif lawn_green Black - PDIF Pdif yellow Black - NTIE Ntie spring_green Black - PTIE Ptie light_goldenrod Black - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - TPOLY Tpoly hot_pink Black - TALU1 Talu1 royal_blue Black - TALU2 Talu2 turquoise Black - TALU3 Talu3 light_pink Black - TALU4 Talu4 green Black - TALU5 Talu5 yellow Black - TALU6 Talu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Transistor Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Ntrans lawn_green Black - PTRANS Ptrans yellow Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Length and Width for a symbolic Segment | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NWELL 4 4 - PWELL 4 4 - NDIF 2 2 - PDIF 2 2 - NTIE 2 2 - PTIE 2 2 - NTRANS 1 4 - PTRANS 1 4 - POLY 1 1 - ALU1 1 1 - ALU2 2 2 - ALU3 2 2 - ALU4 2 2 - ALU5 4 4 - ALU6 4 4 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 2 - TALU3 2 2 - TALU4 2 2 - TALU5 2 2 - TALU6 2 2 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_REF Ref_Ref red Black - REF_CON Ref_Con Cyan Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_NDif lawn_green Black - CONT_DIF_P Cont_PDif yellow Black - CONT_BODY_N Cont_NTie spring_green Black - CONT_BODY_P Cont_PTie light_goldenrod Black - CONT_POLY Cont_Poly red Black - CONT_VIA Via_1-2 cyan Black - CONT_VIA2 Via_2-3 light_pink Black - CONT_VIA3 Via_3-4 green Black - CONT_VIA4 Via_4-5 yellow Black - CONT_VIA5 Via_5-6 violet Black - C_X_N Cont_CxN orange Black - C_X_P Cont_CxP orange Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_7.rds b/alliance/share/etc/cmos_7.rds deleted file mode 100644 index 4ff08ad4..00000000 --- a/alliance/share/etc/cmos_7.rds +++ /dev/null @@ -1,768 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_7.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 99/11/4 old rules -# . for ALU1, ALU2, GATE -# . however stacked are allowed -# -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU4 1.0 0 - ALU6 RDS_ALU4 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 3 ALL - CONT_VIA2 RDS_ALU2 3 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 4 - RDS_TALU5 4 - RDS_VIA5 1 - RDS_ALU6 4 - RDS_TALU6 4 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 2. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 2. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 2. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 2. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -# Check RDS_POLY is distant from ANY_DIF -#--------------------------------------- -relation RDS_POLY , ANY_P_DIF ( - regle 42 : distance axiale >= 1. ; -); -relation RDS_POLY , ANY_N_DIF ( - regle 43 : distance axiale >= 1. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 2. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 2.; -); - - -# Check the RDS_POLY distance -#---------------------------- -relation RDS_POLY , RDS_POLY ( - regle 50 : distance axiale min 2.; -); - -undefine CHANNEL; - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -relation RDS_POLY , CONT_DIFF ( - regle 79 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 2.5 ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 2.5 ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 2. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 2. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 12. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 12. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 12. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 12. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 3. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 3. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 3. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 5. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 5. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 2. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 2. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 2. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 2. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,ANY_P_DIF) Manhatan distance min 1. -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 2. -49 (CHANNEL,CHANNEL) Manhatan distance min 2. -50 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 2.5 -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 2.5 -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 2. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 2. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 3. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 3. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 3. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 12. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 12. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 12. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 12. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 5. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 5. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/cmos_7.rds.1999.09.30 b/alliance/share/etc/cmos_7.rds.1999.09.30 deleted file mode 100644 index e1b33260..00000000 --- a/alliance/share/etc/cmos_7.rds.1999.09.30 +++ /dev/null @@ -1,865 +0,0 @@ -# $Id: cmos_7.rds.1999.09.30,v 1.1 1999/10/12 11:22:27 franck Exp $ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_7.rds -# version : 7 -# last modif : July 02, 1995 -# -#--------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -#--------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== - -#--------------------------------------------------------------------- -# PHYSICAL_GRID : -#--------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -#--------------------------------------------------------------------- -# LAMBDA : -#--------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -#--------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -#--------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTRANS RDS_GATE VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC - PTRANS RDS_GATE VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - -END - -#--------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -#--------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1 0 - ALU3 RDS_ALU3 1 0 - -END - -#--------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -#--------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 3 - -END - -#--------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -#--------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 3 ALL - CONT_VIA2 RDS_ALU2 3 ALL RDS_VIA2 1 ALL RDS_ALU3 3 ALL - C_X_N RDS_GATE 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_GATE 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -#--------------------------------------------------------------------- - -TABLE LYNX_GRAPH - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_GATE RDS_POLY - RDS_GATE RDS_POLY RDS_GATE - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -#--------------------------------------------------------------------- - - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -#--------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU2 0.05 - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -#--------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_GATE RDS_NDIF RDS_NDIF - PTRANS PTRANS C_X_P RDS_GATE RDS_PDIF RDS_PDIF - -END - -#--------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -#--------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -#--------------------------------------------------------------------- -# TABLE CIF_LAYER : -#--------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_GATE LGATE - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA1 - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_REF LREF - -END - -#--------------------------------------------------------------------- -# TABLE GDS_LAYER : -#--------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_GATE 8 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_REF 21 - -END - -#--------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -#--------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH - -END - -#--------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -#--------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH - -END - -#--------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -#--------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_GATE 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 3 - RDS_TALU3 3 - -END - -#--------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -#--------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_VIA 1.; -layer RDS_GATE 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 3.; -layer RDS_CONT 1.; - -regles - -caracterise RDS_NWELL( - regle 100: largeur >= 4. ; - regle 101: longueur_inter min 4. ; - regle 102: notch >= 4. ; -); - -relation RDS_NWELL , RDS_NTIE ( - regle 103 : enveloppe largeur_min min 0.5; - regle 104 : marge longueur_inter max 0. ; - regle 105 : croix longueur_inter max 0. ; - regle 106 : intersection longueur_inter max 0. ; - regle 107 : extension longueur_inter max 0. ; - regle 108 : inclusion longueur_inter max 0. ; -); - -define RDS_NTIE , RDS_NWELL exclusion -> NWEL_NTIE; - -caracterise NWEL_NTIE ( - regle 109 : longueur < 0. ; -); - -undefine NWEL_NTIE; - -relation RDS_NWELL , RDS_PDIF ( - regle 110 : enveloppe largeur_min min 0.5; - regle 111 : marge longueur_inter max 0. ; - regle 112 : croix longueur_inter max 0. ; - regle 113 : intersection longueur_inter max 0. ; - regle 114 : extension longueur_inter max 0. ; - regle 115 : inclusion longueur_inter max 0. ; -); - -define RDS_PDIF , RDS_NWELL exclusion -> NWEL_PDIF; - -caracterise NWEL_PDIF ( - regle 117 : longueur < 0. ; -); - -undefine NWEL_PDIF; - - -relation RDS_NWELL , RDS_NWELL ( - regle 118 : distance axiale min 12. ; -); - -caracterise RDS_NTIE ( - regle 119: largeur >= 2. ; - regle 120: notch >= 2. ; -); - -relation RDS_NTIE , RDS_NTIE ( - regle 121 : distance axiale min 3. ; -); - -caracterise RDS_PTIE ( - regle 122: largeur >= 2. ; - regle 123: longueur_inter min 2. ; - regle 124: notch >= 2. ; -); - -relation RDS_PTIE , RDS_NWELL ( - regle 125 : distance axiale >= 7.5; - regle 126 : enveloppe longueur_inter < 0. ; - regle 127 : marge longueur_inter < 0. ; - regle 128 : croix longueur_inter < 0. ; - regle 129 : intersection longueur_inter < 0. ; - regle 130 : extension longueur_inter < 0. ; - regle 131 : inclusion longueur_inter < 0. ; -); - -relation RDS_PTIE , RDS_NTIE ( - regle 132 : distance axiale >= 8. ; - regle 133 : enveloppe longueur_inter < 0. ; - regle 134 : marge longueur_inter < 0. ; - regle 135 : croix longueur_inter < 0. ; - regle 136 : intersection longueur_inter < 0. ; - regle 137 : extension longueur_inter < 0. ; - regle 138 : inclusion longueur_inter < 0. ; -); - -relation RDS_PTIE , RDS_PTIE ( - regle 139 : distance axiale >= 3. ; -); - -caracterise RDS_NDIF ( - regle 140: largeur >= 2. ; - regle 141: longueur_inter min 2. ; - regle 142: notch >= 3. ; -); - -relation RDS_NDIF , RDS_NWELL ( - regle 143 : distance axiale >= 7.5; - regle 144 : enveloppe longueur_inter < 0. ; - regle 145 : marge longueur_inter < 0. ; - regle 146 : croix longueur_inter < 0. ; - regle 147 : intersection longueur_inter < 0. ; - regle 148 : extension longueur_inter < 0. ; - regle 149 : inclusion longueur_inter < 0. ; -); - -relation RDS_NDIF , RDS_NTIE ( - regle 150 : distance axiale >= 8. ; - regle 151 : enveloppe longueur_inter < 0. ; - regle 152 : marge longueur_inter < 0. ; - regle 153 : croix longueur_inter < 0. ; - regle 154 : intersection longueur_inter < 0. ; - regle 155 : extension longueur_inter < 0. ; - regle 156 : inclusion longueur_inter < 0. ; -); - -relation RDS_NDIF , RDS_PTIE ( - regle 157 : distance axiale >= 3. ; - regle 158 : enveloppe longueur_inter < 0. ; - regle 159 : marge longueur_inter < 0. ; - regle 160 : croix longueur_inter < 0. ; - regle 161 : intersection longueur_inter < 0. ; - regle 162 : extension longueur_inter < 0. ; - regle 163 : inclusion longueur_inter < 0. ; -); - -relation RDS_NDIF , RDS_NDIF ( - regle 164 : distance axiale min 3. ; -); - -caracterise RDS_PDIF ( - regle 165: largeur >= 2. ; - regle 166: longueur_inter min 2. ; - regle 167: notch >= 2. ; -); - -relation RDS_PDIF , RDS_NTIE ( - regle 168 : distance axiale >= 3. ; - regle 169 : enveloppe longueur_inter < 0. ; - regle 170 : marge longueur_inter < 0. ; - regle 171 : croix longueur_inter < 0. ; - regle 172 : intersection longueur_inter < 0. ; - regle 173 : extension longueur_inter < 0. ; - regle 174 : inclusion longueur_inter < 0. ; -); - -relation RDS_PDIF , RDS_PTIE ( - regle 175 : distance axiale >= 8. ; - regle 176 : enveloppe longueur_inter < 0. ; - regle 177 : marge longueur_inter < 0. ; - regle 178 : croix longueur_inter < 0. ; - regle 179 : intersection longueur_inter < 0. ; - regle 180 : extension longueur_inter < 0. ; - regle 181 : inclusion longueur_inter < 0. ; -); - -relation RDS_PDIF , RDS_NDIF ( - regle 182 : distance axiale >= 8. ; - regle 183 : enveloppe longueur_inter < 0. ; - regle 184 : marge longueur_inter < 0. ; - regle 185 : croix longueur_inter < 0. ; - regle 186 : intersection longueur_inter < 0. ; - regle 187 : extension longueur_inter < 0. ; - regle 188 : inclusion longueur_inter < 0. ; -); - -relation RDS_PDIF , RDS_PDIF ( - regle 189 : distance axiale min 3. ; -); - - -relation RDS_GATE , RDS_NTIE ( - regle 190 : distance axiale >= 1. ; - regle 191 : enveloppe longueur_inter < 0. ; - regle 192 : marge longueur_inter < 0. ; - regle 193 : croix longueur_inter < 0. ; - regle 194 : intersection longueur_inter < 0. ; - regle 195 : extension longueur_inter < 0. ; - regle 196 : inclusion longueur_inter < 0. ; -); - -relation RDS_GATE , RDS_PTIE ( - regle 197 : distance axiale >= 1. ; - regle 198 : enveloppe longueur_inter < 0. ; - regle 199 : marge longueur_inter < 0. ; - regle 200 : croix longueur_inter < 0. ; - regle 201 : intersection longueur_inter < 0. ; - regle 202 : extension longueur_inter < 0. ; - regle 203 : inclusion longueur_inter < 0. ; -); - -relation RDS_GATE , RDS_NDIF ( - regle 204 : distance axiale min 1. ; -); - -relation RDS_GATE , RDS_PDIF ( - regle 205 : distance axiale min 1. ; -); - -relation RDS_POLY , RDS_NTIE ( - regle 206 : distance axiale >= 1. ; - regle 207 : enveloppe longueur_inter < 0. ; - regle 208 : marge longueur_inter < 0. ; - regle 209 : croix longueur_inter < 0. ; - regle 210 : intersection longueur_inter < 0. ; - regle 211 : extension longueur_inter < 0. ; - regle 212 : inclusion longueur_inter < 0. ; -); - -relation RDS_POLY , RDS_PTIE ( - regle 213 : distance axiale >= 1. ; - regle 214 : enveloppe longueur_inter < 0. ; - regle 215 : marge longueur_inter < 0. ; - regle 216 : croix longueur_inter < 0. ; - regle 217 : intersection longueur_inter < 0. ; - regle 218 : extension longueur_inter < 0. ; - regle 219 : inclusion longueur_inter < 0. ; -); - -relation RDS_POLY , RDS_NDIF ( - regle 220 : distance axiale >= 1. ; - regle 221 : enveloppe longueur_inter < 0. ; - regle 222 : marge longueur_inter < 0. ; - regle 223 : croix longueur_inter < 0. ; - regle 224 : intersection longueur_inter < 0. ; - regle 225 : extension longueur_inter < 0. ; - regle 226 : inclusion longueur_inter < 0. ; -); - -relation RDS_POLY , RDS_PDIF ( - regle 227 : distance axiale >= 1. ; - regle 228 : enveloppe longueur_inter < 0. ; - regle 229 : marge longueur_inter < 0. ; - regle 230 : croix longueur_inter < 0. ; - regle 231 : intersection longueur_inter < 0. ; - regle 232 : extension longueur_inter < 0. ; - regle 233 : inclusion longueur_inter < 0. ; -); - -caracterise RDS_POLY ( - regle 234: largeur >= 1. ; - regle 235: longueur_inter min 1. ; -# regle 236: notch >= 1. ; -# Modif Patrick le 11/03/94 - regle 236: notch >= 2. ; -); - -define RDS_POLY , RDS_GATE union -> POLY_GATE; - -relation POLY_GATE , POLY_GATE ( - regle 237 : distance axiale min 2. ; -); - -relation POLY_GATE , RDS_CONT ( - regle 248 : distance axiale min 1.5; -); -#pour renumeroter il faut aussi modifier le fichier des commentaires et le man - -undefine POLY_GATE; - -caracterise RDS_ALU1 ( - regle 238: largeur >= 1. ; - regle 239: longueur_inter min 1. ; - regle 240: notch >= 2.5 ; -); - -relation RDS_ALU1 , RDS_ALU1 ( - regle 241 : distance axiale min 2.5; -); - -caracterise RDS_ALU2 ( - regle 242: largeur >= 2. ; - regle 243: longueur_inter min 2. ; - regle 244: notch >= 2. ; -); - -relation RDS_ALU2 , RDS_ALU2 ( - regle 245 : distance axiale min 2. ; -); - -caracterise RDS_CONT ( - regle 246 : largeur >= 1. ; - regle 247 : longueur <= 1. ; -); - -relation RDS_CONT , RDS_GATE ( - - regle 249 : enveloppe longueur_inter < 0. ; - regle 250 : marge longueur_inter < 0. ; - regle 251 : croix longueur_inter < 0. ; - regle 252 : intersection longueur_inter < 0. ; - regle 253 : extension longueur_inter < 0. ; - regle 254 : inclusion longueur_inter < 0. ; -); - -relation RDS_CONT , RDS_CONT ( - regle 255 : distance axiale >= 3. ; -); - -caracterise RDS_VIA ( - regle 261 : largeur >= 1. ; - regle 262 : longueur <= 1. ; -); - -#relation RDS_VIA , RDS_GATE ( -# regle 263 : distance axiale >= 2. ; -# regle 264 : enveloppe longueur_inter < 0. ; -# regle 265 : marge longueur_inter < 0. ; -# regle 266 : croix longueur_inter < 0. ; -# regle 267 : intersection longueur_inter < 0. ; -# regle 268 : extension longueur_inter < 0. ; -# regle 269 : inclusion longueur_inter < 0. ; -#); - -#relation RDS_VIA , RDS_POLY ( -# regle 270 : distance axiale >= 1. ; # SPECIAL MS2D /MS2U -# regle 271 : enveloppe longueur_inter > 1. ; # SPECIAL MS2D /MS2U -# regle 272 : marge longueur_inter < 0. ; -# regle 273 : croix longueur_inter < 0. ; -# regle 274 : intersection longueur_inter < 0. ; -# regle 275 : extension longueur_inter < 0. ; -# regle 276 : inclusion longueur_inter < 0. ; -#); - -relation RDS_VIA , RDS_CONT ( - regle 277 : distance axiale >= 2. ; - regle 278 : enveloppe longueur_inter < 0. ; - regle 279 : marge longueur_inter < 0. ; - regle 280 : croix longueur_inter < 0. ; - regle 281 : intersection longueur_inter < 0. ; - regle 282 : extension longueur_inter < 0. ; - regle 283 : inclusion longueur_inter < 0. ; -); - -relation RDS_VIA , RDS_VIA ( - regle 284 : distance axiale >= 3. ; -); - -caracterise RDS_ALU3 ( - regle 285: largeur >= 3. ; - regle 286: longueur_inter min 3. ; - regle 287: notch >= 2. ; -); - -relation RDS_ALU3 , RDS_ALU3 ( - regle 288 : distance axiale min 2. ; -); - -relation RDS_VIA2 , RDS_VIA2 ( - regle 289 : distance axiale >= 3. ; -); - -caracterise RDS_VIA2 ( - regle 290 : largeur >= 1. ; - regle 291 : longueur <= 1. ; -); - -fin regles - -END_DRC_RULES -DRC_COMMENT -100 the minimum width for a segment of NWELL is 4 -101 the minimum width for a segment of NWELL is 4 -102 the minimum notch for a segment of NWELL is 4 -103 the minimun NWELL width around NTIE is 0.5 -104 the NTIE must not exceed the boundaries of NWELL -105 the NTIE must not exceed the boundaries of NWELL -106 the NTIE must not exceed the boundaries of NWELL -107 the NTIE must not exceed the boundaries of NWELL -108 the inclusion of NWELL in NTIE is forbiden -109 contact between NTIE and NWELL is forbidden. -110 the minimun NWELL width around PDIFF is 0.5 -111 the PDIFF must not exceed the boundaries of NWELL -112 the PDIFF must not exceed the boundaries of NWELL -113 the PDIFF must not exceed the boundaries of NWELL -114 the PDIFF must not exceed the boundaries of NWELL -115 the inclusion of NWELL in PDIFF is forbiden -117 contact between PDIF and NWELL is forbidden. -118 the minimum distance between NWELL and NWELL is 12 -119 the minimum width for a segment of NTIE is 2 -120 the minimum notch for a segment of NTIE is 2 -121 the minimum distance between NTIE and NTIE is 3 -122 the minimum width for a segment of PTIE is 2 -123 the minimum width for a segment of PTIE is 2 -124 the minimum notch for a segment of PTIE is 2 -125 the minimum distance between PTIE and NWELL is 7.5 -126 contact between PTIE and NWELL is forbidden. -127 contact between PTIE and NWELL is forbidden. -128 contact between PTIE and NWELL is forbidden. -129 contact between PTIE and NWELL is forbidden. -130 contact between PTIE and NWELL is forbidden. -131 contact between PTIE and NWELL is forbidden. -132 the minimum distance between PTIE and NTIE is 8 -133 contact between PTIE and NTIE is forbidden. -134 contact between PTIE and NTIE is forbidden. -135 contact between PTIE and NTIE is forbidden. -136 contact between PTIE and NTIE is forbidden. -137 contact between PTIE and NTIE is forbidden. -138 contact between PTIE and NTIE is forbidden. -139 the minimum distance between PTIE and PTIE is 3 -140 the minimum width for a segment of NDIF is 2 -141 the minimum width for a segment of NDIF is 2 -142 the minimum notch for a segment of NDIF is 2 -143 the minimum distance between NDIF and NWELL is 7.5 -144 contact between NDIF and NWELL is forbidden. -145 contact between NDIF and NWELL is forbidden. -146 contact between NDIF and NWELL is forbidden. -147 contact between NDIF and NWELL is forbidden. -148 contact between NDIF and NWELL is forbidden. -149 contact between NDIF and NWELL is forbidden. -150 the minimum distance between NDIF and NTIE is 8 -151 contact between NDIF and NTIE is forbidden. -152 contact between NDIF and NTIE is forbidden. -153 contact between NDIF and NTIE is forbidden. -154 contact between NDIF and NTIE is forbidden. -155 contact between NDIF and NTIE is forbidden. -156 contact between NDIF and NTIE is forbidden. -157 the minimum distance between NDIF and PTIE is 3 -158 contact between NDIF and PTIE is forbidden. -159 contact between NDIF and PTIE is forbidden. -160 contact between NDIF and PTIE is forbidden. -161 contact between NDIF and PTIE is forbidden. -162 contact between NDIF and PTIE is forbidden. -163 contact between NDIF and PTIE is forbidden. -164 contact between NDIF and NDIF is forbidden. -165 the minimum width for a segment of PDIF is 2 -166 the minimum width for a segment of PDIF is 2 -167 the minimum notch for a segment of PDIF is 2 -168 the minimum distance between PDIF and NTIE is 3 -169 contact between PDIF and NTIE is forbidden. -170 contact between PDIF and NTIE is forbidden. -171 contact between PDIF and NTIE is forbidden. -172 contact between PDIF and NTIE is forbidden. -173 contact between PDIF and NTIE is forbidden. -174 contact between PDIF and NTIE is forbidden. -175 the minimum distance between PDIF and PTIE is 8 -176 contact between PDIF and PTIE is forbidden. -177 contact between PDIF and PTIE is forbidden. -178 contact between PDIF and PTIE is forbidden. -179 contact between PDIF and PTIE is forbidden. -180 contact between PDIF and PTIE is forbidden. -181 contact between PDIF and PTIE is forbidden. -182 the minimum distance between PDIF and NDIF is 8 -183 contact between PDIF and NDIF is forbidden. -184 contact between PDIF and NDIF is forbidden. -185 contact between PDIF and NDIF is forbidden. -186 contact between PDIF and NDIF is forbidden. -187 contact between PDIF and NDIF is forbidden. -188 contact between PDIF and NDIF is forbidden. -189 the minimum distance between PDIF and PDIF is 3 -190 the minimum distance between GATE and NTIE is 1 -191 contact between GATE and NTIE is forbidden. -192 contact between GATE and NTIE is forbidden. -193 contact between GATE and NTIE is forbidden. -194 contact between GATE and NTIE is forbidden. -195 contact between GATE and NTIE is forbidden. -196 contact between GATE and NTIE is forbidden. -197 the minimum distance between GATE and PTIE is 1 -198 contact between GATE and PTIE is forbidden. -199 contact between GATE and PTIE is forbidden. -200 contact between GATE and PTIE is forbidden. -201 contact between GATE and PTIE is forbidden. -202 contact between GATE and PTIE is forbidden. -203 contact between GATE and PTIE is forbidden. -204 the minimum distance between GATE and NDIF is 1 -205 the minimum distance between GATE and PDIF is 1 -206 the minimum distance between POLY and NTIE is 1 -207 contact between POLY and NTIE is forbidden. -208 contact between POLY and NTIE is forbidden. -209 contact between POLY and NTIE is forbidden. -210 contact between POLY and NTIE is forbidden. -211 contact between POLY and NTIE is forbidden. -212 contact between POLY and NTIE is forbidden. -213 the minimum distance between POLY and PTIE is 1 -214 contact between POLY and PTIE is forbidden. -215 contact between POLY and PTIE is forbidden. -216 contact between POLY and PTIE is forbidden. -217 contact between POLY and PTIE is forbidden. -218 contact between POLY and PTIE is forbidden. -219 contact between POLY and PTIE is forbidden. -220 the minimum distance between POLY and NDIF is 1 -221 contact between POLY and NDIF is forbidden. -222 contact between POLY and NDIF is forbidden. -223 contact between POLY and NDIF is forbidden. -224 contact between POLY and NDIF is forbidden. -225 contact between POLY and NDIF is forbidden. -226 contact between POLY and NDIF is forbidden. -227 the minimum distance between POLY and PDIF is 1 -228 contact between POLY and PDIF is forbidden. -229 contact between POLY and PDIF is forbidden. -230 contact between POLY and PDIF is forbidden. -231 contact between POLY and PDIF is forbidden. -232 contact between POLY and PDIF is forbidden. -233 contact between POLY and PDIF is forbidden. -234 the minimum width for a segment of POLY is 1 -235 the minimum width for a segment of POLY is 1 -236 the minimum notch for a segment of POLY is 2 -237 the minimum distance between GATE and GATE or POLY and GATE or POLY and POLY is 2 -238 the minimum width for a segment of ALU1 is 1 -239 the minimum width for a segment of ALU1 is 1 -240 the minimum notch for a segment of ALU1 is 2.5 -241 the minimum distance between ALU1 and ALU1 is 2.5 -242 the minimum width for a segment of ALU2 is 2 -243 the minimum width for a segment of ALU2 is 2 -244 the minimum notch for a segment of ALU2 is 2 -245 the minimum distance between ALU2 and ALU2 is 2 -246 the width of a CONT must be equal to 1 -247 the width of a CONT must be equal to 1 -248 the minimum distance between CONT and GATE or POLY 1.5 -249 contact between CONT and GATE is forbidden. -250 contact between CONT and GATE is forbidden. -251 contact between CONT and GATE is forbidden. -252 contact between CONT and GATE is forbidden. -253 contact between CONT and GATE is forbidden. -254 contact between CONT and GATE is forbidden. -255 the minimum distance between CONT and CONT is 3 -261 the width of a VIA must be equal to 1 -262 the width of a VIA must be equal to 1 -263 the minimum distance between VIA and GATE is 2 -264 contact between VIA and GATE is forbidden. -265 contact between VIA and GATE is forbidden. -266 contact between VIA and GATE is forbidden. -267 contact between VIA and GATE is forbidden. -268 contact between VIA and GATE is forbidden. -269 contact between VIA and GATE is forbidden. -270 the minimum distance between VIA and POLY is 2 -271 contact between VIA and POLY is forbidden. -272 contact between VIA and POLY is forbidden. -273 contact between VIA and POLY is forbidden. -274 contact between VIA and POLY is forbidden. -275 contact between VIA and POLY is forbidden. -276 contact between VIA and POLY is forbidden. -277 the minimum distance between VIA and CONT is 2 -278 contact between VIA and CONT is forbidden. -279 contact between VIA and CONT is forbidden. -280 contact between VIA and CONT is forbidden. -281 contact between VIA and CONT is forbidden. -282 contact between VIA and CONT is forbidden. -283 contact between VIA and CONT is forbidden. -284 the minimum distance between VIA and VIA is 3 -285 the minimum width for a segment of ALU3 is 3 -286 the minimum width for a segment of ALU3 is 3 -287 the minimum notch for a segment of ALU3 is 2 -288 the minimum distance between ALU3 and ALU3 is 2 -289 the minimum distance between VIA2 and VIA2 is 3 -290 the width of a VIA2 must be equal to 1 -291 the width of a VIA2 must be equal to 1 -END_DRC_COMMENT diff --git a/alliance/share/etc/cmos_8.graal b/alliance/share/etc/cmos_8.graal deleted file mode 100644 index f1fa2c97..00000000 --- a/alliance/share/etc/cmos_8.graal +++ /dev/null @@ -1,305 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Graal | -# | | -# | Technology : Cmos V7 | -# | | -# | Date : 27/06/95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NWELL Nwell tan Black - PWELL Pwell light_yellow Black - NDIF Ndif lawn_green Black - PDIF Pdif yellow Black - NTIE Ntie spring_green Black - PTIE Ptie light_goldenrod Black - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - TPOLY Tpoly hot_pink Black - TALU1 Talu1 royal_blue Black - TALU2 Talu2 turquoise Black - TALU3 Talu3 light_pink Black - TALU4 Talu4 green Black - TALU5 Talu5 yellow Black - TALU6 Talu6 violet Black - CALU1 CAlu1 royal_blue Black - CALU2 CAlu2 Cyan Black - CALU3 CAlu3 light_pink Black - CALU4 CAlu4 green Black - CALU5 CAlu5 yellow Black - CALU6 CAlu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Transistor Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Ntrans lawn_green Black - PTRANS Ptrans yellow Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Length and Width for a symbolic Segment | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NWELL 4 4 - PWELL 4 4 - NDIF 2 2 - PDIF 2 2 - NTIE 2 2 - PTIE 2 2 - NTRANS 1 4 - PTRANS 1 4 - POLY 1 1 - ALU1 1 1 - ALU2 2 2 - ALU3 2 2 - ALU4 2 2 - ALU5 4 4 - ALU6 4 4 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 2 - TALU3 2 2 - TALU4 2 2 - TALU5 2 2 - TALU6 2 2 - CALU1 1 1 - CALU2 2 2 - CALU3 2 2 - CALU4 2 2 - CALU5 4 4 - CALU6 4 4 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_REF Ref_Ref red Black - REF_CON Ref_Con Cyan Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_NDif lawn_green Black - CONT_DIF_P Cont_PDif yellow Black - CONT_BODY_N Cont_NTie spring_green Black - CONT_BODY_P Cont_PTie light_goldenrod Black - CONT_POLY Cont_Poly red Black - CONT_VIA Via_1-2 cyan Black - CONT_VIA2 Via_2-3 light_pink Black - CONT_VIA3 Via_3-4 green Black - CONT_VIA4 Via_4-5 yellow Black - CONT_VIA5 Via_5-6 violet Black - C_X_N Cont_CxN orange Black - C_X_P Cont_CxP orange Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_8.rds b/alliance/share/etc/cmos_8.rds deleted file mode 100644 index dd3113e2..00000000 --- a/alliance/share/etc/cmos_8.rds +++ /dev/null @@ -1,802 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_7.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 99/11/4 old rules -# . for ALU1, ALU2, GATE -# . however stacked are allowed -# -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - PWELL RDS_PWELL VW 0.0 0.0 0.0 EXT - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC \ - RDS_PWELL VW -1.5 0.0 0.0 EXT - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU4 1.0 0 - ALU6 RDS_ALU4 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 3 ALL - CONT_VIA2 RDS_ALU2 3 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# RDS_NWELL RDS_NTIE RDS_NWELL -# RDS_PWELL RDS_PTIE RDS_PWELL -# RDS_NDIF RDS_CONT RDS_NDIF -# RDS_PDIF RDS_CONT RDS_PDIF -# RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL -# RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF RDS_NWELL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# NWELL EXPLICIT -# PWELL IMPLICIT - -END - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 4 - RDS_TALU5 4 - RDS_VIA5 1 - RDS_ALU6 4 - RDS_TALU6 4 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 2. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 2. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 2. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 2. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -# Check RDS_POLY is distant from ANY_DIF -#--------------------------------------- -relation RDS_POLY , ANY_P_DIF ( - regle 42 : distance axiale >= 1. ; -); -relation RDS_POLY , ANY_N_DIF ( - regle 43 : distance axiale >= 1. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 2. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 2.; -); - - -# Check the RDS_POLY distance -#---------------------------- -relation RDS_POLY , RDS_POLY ( - regle 50 : distance axiale min 2.; -); - -undefine CHANNEL; - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -relation RDS_POLY , CONT_DIFF ( - regle 79 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 2.5 ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 2.5 ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 2. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 2. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 12. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 12. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 12. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 12. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 3. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 3. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 3. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 5. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 5. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 2. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 2. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 2. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 2. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,ANY_P_DIF) Manhatan distance min 1. -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 2. -49 (CHANNEL,CHANNEL) Manhatan distance min 2. -50 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 2.5 -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 2.5 -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 2. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 2. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 3. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 3. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 3. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 12. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 12. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 12. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 12. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 5. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 5. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/cmos_9.graal b/alliance/share/etc/cmos_9.graal deleted file mode 100644 index b8800bf7..00000000 --- a/alliance/share/etc/cmos_9.graal +++ /dev/null @@ -1,293 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Graal | -# | | -# | Technology : Cmos V9 | -# | | -# | Date : 4/11/99 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Graal Peek Bound in lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_PEEK_BOUND 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_GRID_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Lower Figure Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_FIGURE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Instance Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_INSTANCE_STEP 1 - -# /*------------------------------------------------------------\ -# | | -# | Lower Connector Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_CONNECTOR_STEP 5 - -# /*------------------------------------------------------------\ -# | | -# | Lower Segment Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_SEGMENT_STEP 7 - -# /*------------------------------------------------------------\ -# | | -# | Lower Reference Text Step in pixel by lambda | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_LOWER_REFERENCE_STEP 10 - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_COLOR_NAME Gray - -# /*------------------------------------------------------------\ -# | | -# | Graal Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE GRAAL_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Segment Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_NAME - - NWELL Nwell tan Black - PWELL Pwell light_yellow Black - NDIF Ndif lawn_green Black - PDIF Pdif yellow Black - NTIE Ntie spring_green Black - PTIE Ptie light_goldenrod Black - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - TPOLY Tpoly hot_pink Black - TALU1 Talu1 royal_blue Black - TALU2 Talu2 turquoise Black - TALU3 Talu3 light_pink Black - TALU4 Talu4 green Black - TALU5 Talu5 yellow Black - TALU6 Talu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Transistor Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_TRANSISTOR_NAME - - NTRANS Ntrans lawn_green Black - PTRANS Ptrans yellow Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Connector Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_CONNECTOR_NAME - - POLY Poly red Black - ALU1 Alu1 royal_blue Black - ALU2 Alu2 Cyan Black - ALU3 Alu3 light_pink Black - ALU4 Alu4 green Black - ALU5 Alu5 yellow Black - ALU6 Alu6 violet Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Minimun Length and Width for a symbolic Segment | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SEGMENT_VALUE - - NWELL 4 4 - PWELL 4 4 - NDIF 2 2 - PDIF 2 2 - NTIE 2 2 - PTIE 2 2 - NTRANS 1 4 - PTRANS 1 4 - POLY 1 1 - ALU1 1 1 - ALU2 2 2 - ALU3 2 2 - ALU4 2 2 - ALU5 4 4 - ALU6 4 4 - TPOLY 1 1 - TALU1 1 1 - TALU2 2 2 - TALU3 2 2 - TALU4 2 2 - TALU5 2 2 - TALU6 2 2 - -END - -# /*------------------------------------------------------------\ -# | | -# | Reference Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_REFERENCE_NAME - - REF_REF Ref_Ref red Black - REF_CON Ref_Con Cyan Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Via Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_VIA_NAME - - CONT_DIF_N Cont_NDif lawn_green Black - CONT_DIF_P Cont_PDif yellow Black - CONT_BODY_N Cont_NTie spring_green Black - CONT_BODY_P Cont_PTie light_goldenrod Black - CONT_POLY Cont_Poly red Black - CONT_VIA Via_1-2 cyan Black - CONT_VIA2 Via_2-3 light_pink Black - CONT_VIA3 Via_3-4 green Black - CONT_VIA4 Via_4-5 yellow Black - CONT_VIA5 Via_5-6 violet Black - C_X_N Cont_CxN orange Black - C_X_P Cont_CxP orange Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Orient Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_ORIENT_NAME - - NORTH North lawn_green Black - SOUTH South yellow Black - EAST East tan Black - WEST West red Black - -END - -# /*------------------------------------------------------------\ -# | | -# | Symmetry Panel Button Label, Foreground , Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_SYMMETRY_NAME - - NOSYM No_Sym LightBlue Black - SYM_X Sym_X turquoise Black - SYM_Y Sym_Y cyan Black - SYMXY Sym_XY LightCyan Black - ROT_P Rot_P MediumAquamarine Black - ROT_M Rot_M aquamarine Black - SY_RP Sym_RP green Black - SY_RM Sym_RM MediumSpringGreen Black - -END - -# /*------------------------------------------------------------\ -# | | -# | View Layer Panel Button Label, Foreground, Background Color | -# | | -# \------------------------------------------------------------*/ - -TABLE GRAAL_RDS_LAYER_NAME - - RDS_NWELL Nwell tan Black - RDS_PWELL Pwell light_yellow Black - RDS_NIMP Nimp forest_green Black - RDS_PIMP Pimp goldenrod Black - RDS_ACTIV Activ brown Black - RDS_NDIF Ndif lawn_green Black - RDS_PDIF Pdif yellow Black - RDS_NTIE Ntie spring_green Black - RDS_PTIE Ptie light_goldenrod Black - RDS_POLY Poly red Black - RDS_VPOLY VPoly coral Black - RDS_GATE Gate orange Black - RDS_TPOLY Tpoly hot_pink Black - RDS_CONT Cont dark_violet Black - RDS_TCONT TCont orchid Black - RDS_ALU1 Alu1 royal_blue Black - RDS_VALU1 VAlu1 sky_blue Black - RDS_TALU1 Talu1 royal_blue Black - RDS_VIA1 Via1 deep_sky_blue Black - RDS_TVIA1 TVia1 dodger_blue Black - RDS_ALU2 Alu2 cyan Black - RDS_TALU2 Talu2 turquoise Black - RDS_VIA2 Via2 deep_pink Black - RDS_ALU3 Alu3 light_pink Black - RDS_TALU3 Talu3 light_pink Black - RDS_VIA3 Via3 sea_green Black - RDS_ALU4 Alu4 green Black - RDS_TALU4 Talu4 green Black - RDS_VIA4 Via4 gold Black - RDS_ALU5 Alu5 yellow Black - RDS_TALU5 Talu5 yellow Black - RDS_VIA5 Via5 violet_red Black - RDS_ALU6 Alu6 violet Black - RDS_TALU6 Talu6 violet Black - RDS_CPAS Cpas gray Black - RDS_REF Ref coral Black - RDS_ABOX Abox pink Black - -END diff --git a/alliance/share/etc/cmos_9.rds b/alliance/share/etc/cmos_9.rds deleted file mode 100644 index cbe91e22..00000000 --- a/alliance/share/etc/cmos_9.rds +++ /dev/null @@ -1,763 +0,0 @@ -#===================================================================== -# -# ALLIANCE VLSI CAD -# (R)eal (D)ata (S)tructure parameter file -# (c) copyright 1992 Laboratory UPMC/MASI/CAO-VLSI -# all rights reserved -# e-mail : cao-vlsi@masi.ibp.fr -# -# file : cmos_9.rds -# version : 10 -# last modif : Nov 4, 1999 -# -##------------------------------------------------------------------- -# Symbolic to micron on a 'one lambda equals one micron' basis -##------------------------------------------------------------------- -# Refer to the documentation for more precise information. -#===================================================================== -# 99/11/3 ALU5/6 rules -# . theses rules are preliminary rules, we hope that they wil change -# in future. For now, ALU5/6 are dedicated to supplies an clock. -# -# 99/3/22 new symbolics rules -# . ALU1 width remains 1, ALU2/3/4 is 2 -# . ALU1/2/3/4 distance (edge to edge) is now 3 for all -# . GATE to GATE distance is 3 but POLY wire to POLY wire remains 2 -# . All via stacking are allowed -# -# 98/12/1 drc rules were updated -# distance VIA to POLY or gate is one rather 2 -# VIA2 and ALU3 appeared -# . ALU3 width is 3 -# . ALU2/VIA2/ALU3 is resp. 3/1/3 -# . ALU3 edge distance is 2 -# . stacked VIA/VIA2 is allowed -# . if they are not stacked they must distant of 2 -# . CONT/VIA2 is free -# note -# . stacked CONT/VIA is always not allowed -# NWELL is automatically drawn with the DIFN and NTIE layers -#===================================================================== - -##------------------------------------------------------------------- -# PHYSICAL_GRID : -##------------------------------------------------------------------- - -DEFINE PHYSICAL_GRID .5 - -##------------------------------------------------------------------- -# LAMBDA : -##------------------------------------------------------------------- - -DEFINE LAMBDA 1 - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_SEGMENT : -# -# MBK RDS layer 1 RDS layer 2 -# name name TRANS DLR DWR OFFSET name TRANS DLR DWR OFFSET ... -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.0 0.0 0.0 ALL - NDIF RDS_NDIF VW 0.5 0.0 0.0 ALL - PDIF RDS_PDIF VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - NTIE RDS_NTIE VW 0.5 0.0 0.0 ALL \ - RDS_NWELL VW 1.0 1.0 0.0 ALL - PTIE RDS_PTIE VW 0.5 0.0 0.0 ALL - NTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_NDIF LCW -1.5 2.0 0.0 EXT \ - RDS_NDIF RCW -1.5 2.0 0.0 EXT \ - RDS_NDIF VW -1.5 4.0 0.0 DRC - PTRANS RDS_POLY VW 0.0 0.0 0.0 ALL \ - RDS_PDIF LCW -1.5 2.0 0.0 EXT \ - RDS_PDIF RCW -1.5 2.0 0.0 EXT \ - RDS_PDIF VW -1.5 4.0 0.0 DRC \ - RDS_NWELL VW -1.0 5.0 0.0 ALL - POLY RDS_POLY VW 0.5 0.0 0.0 ALL - ALU1 RDS_ALU1 VW 0.5 0.0 0.0 ALL - ALU2 RDS_ALU2 VW 1.0 0.0 0.0 ALL - ALU3 RDS_ALU3 VW 1.0 0.0 0.0 ALL - ALU4 RDS_ALU4 VW 1.0 0.0 0.0 ALL - ALU5 RDS_ALU5 VW 1.0 0.0 0.0 ALL - ALU6 RDS_ALU6 VW 1.0 0.0 0.0 ALL - TPOLY RDS_TPOLY VW 0.5 0.0 0.0 ALL - TALU1 RDS_TALU1 VW 0.5 0.0 0.0 ALL - TALU2 RDS_TALU2 VW 1.0 0.0 0.0 ALL - TALU3 RDS_TALU3 VW 1.0 0.0 0.0 ALL - TALU4 RDS_TALU4 VW 1.0 0.0 0.0 ALL - TALU5 RDS_TALU5 VW 1.0 0.0 0.0 ALL - TALU6 RDS_TALU6 VW 1.0 0.0 0.0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_CONNECTOR : -# -# MBK RDS layer -# name name DER DWR -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_CONNECTOR - - POLY RDS_POLY .5 0 - ALU1 RDS_ALU1 .5 0 - ALU2 RDS_ALU2 1.0 0 - ALU3 RDS_ALU3 1.0 0 - ALU4 RDS_ALU4 1.0 0 - ALU5 RDS_ALU4 1.0 0 - ALU6 RDS_ALU4 1.0 0 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_REFERENCE : -# -# MBK ref RDS layer -# name name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_REFERENCE - - REF_REF RDS_REF 1 - REF_CON RDS_VALU1 2 RDS_TVIA1 1 RDS_TALU2 2 - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_VIA1 : -# -# MBK via RDS layer 1 RDS layer 2 RDS layer 3 RDS layer 4 -# name name width name width name width name width -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_VIA - - CONT_BODY_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PTIE 3 ALL - CONT_BODY_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NTIE 3 ALL RDS_NWELL 4 ALL - CONT_DIF_N RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_NDIF 3 ALL - CONT_DIF_P RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_PDIF 3 ALL RDS_NWELL 4 ALL - CONT_POLY RDS_ALU1 2 ALL RDS_CONT 1 ALL RDS_POLY 3 ALL - CONT_VIA RDS_ALU1 2 ALL RDS_VIA1 1 ALL RDS_ALU2 2 ALL - CONT_VIA2 RDS_ALU2 2 ALL RDS_VIA2 1 ALL RDS_ALU3 2 ALL - CONT_VIA3 RDS_ALU3 2 ALL RDS_VIA3 1 ALL RDS_ALU4 2 ALL - CONT_VIA4 RDS_ALU4 2 ALL RDS_VIA4 1 ALL RDS_ALU5 2 ALL - CONT_VIA5 RDS_ALU5 2 ALL RDS_VIA5 1 ALL RDS_ALU6 2 ALL - C_X_N RDS_POLY 1 ALL RDS_NDIF 5 ALL - C_X_P RDS_POLY 1 ALL RDS_PDIF 5 ALL RDS_NWELL 6 ALL - -END - -##------------------------------------------------------------------- -# TABLE LYNX_GRAPH : -# -# RDS layer Rds layer 1 Rds layer 2 ... -# name name name ... -##------------------------------------------------------------------- - -TABLE LYNX_GRAPH - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 RDS_ALU1 - RDS_VALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_VALU1 - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_VIA4 RDS_ALU4 RDS_ALU5 RDS_VIA4 - RDS_VIA5 RDS_ALU5 RDS_ALU6 RDS_VIA5 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_ALU3 RDS_VIA2 RDS_VIA3 RDS_ALU3 - RDS_ALU4 RDS_VIA3 RDS_VIA4 RDS_ALU4 - RDS_ALU5 RDS_VIA4 RDS_VIA5 RDS_ALU5 - RDS_ALU6 RDS_VIA5 RDS_ALU6 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_CAPA : -# -# RDS layer Surface capacitance Perimetric capacitance -# name piF / Micron^2 piF / Micron -##------------------------------------------------------------------- - -TABLE LYNX_CAPA - - RDS_POLY 1.00e-04 1.00e-04 - RDS_ALU1 0.50e-04 0.90e-04 - RDS_ALU2 0.25e-04 0.95e-04 - RDS_ALU3 0.25e-04 0.95e-04 - RDS_ALU4 0.25e-04 0.95e-04 - RDS_ALU5 0.25e-04 0.95e-04 - RDS_ALU6 0.25e-04 0.95e-04 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_RESISTOR : -# -# RDS layer Surface resistor -# name Ohm / Micron^2 -##------------------------------------------------------------------- - -TABLE LYNX_RESISTOR - - RDS_POLY 50.0 - RDS_ALU1 0.1 - RDS_ALU2 0.05 - RDS_ALU3 0.05 - RDS_ALU4 0.05 - RDS_ALU5 0.05 - RDS_ALU6 0.05 - -END - -##------------------------------------------------------------------- -# TABLE LYNX_TRANSISTOR : -# -# MBK layer Transistor Type MBK via -# name name name -##------------------------------------------------------------------- - -TABLE LYNX_TRANSISTOR - - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_NDIF - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_PDIF - -END - -##------------------------------------------------------------------- -# TABLE LYNX_DIFFUSION : -# -# RDS layer RDS layer -# name name -##------------------------------------------------------------------- - -TABLE LYNX_DIFFUSION -END - -##------------------------------------------------------------------- -# TABLE S2R_OVERSIZE_DENOTCH : -##------------------------------------------------------------------- - -TABLE S2R_OVERSIZE_DENOTCH -END - -##------------------------------------------------------------------- -# TABLE S2R_BLOC_RING_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_BLOC_RING_WIDTH -END - -##------------------------------------------------------------------- -# TABLE S2R_MINIMUM_LAYER_WIDTH : -##------------------------------------------------------------------- - -TABLE S2R_MINIMUM_LAYER_WIDTH - - RDS_NWELL 4 - RDS_PDIF 2 - RDS_NTIE 2 - RDS_PTIE 2 - RDS_POLY 1 - RDS_TPOLY 1 - RDS_CONT 1 - RDS_ALU1 1 - RDS_TALU1 1 - RDS_VIA1 1 - RDS_ALU2 2 - RDS_TALU2 2 - RDS_VIA2 1 - RDS_ALU3 2 - RDS_TALU3 2 - RDS_VIA3 1 - RDS_ALU4 2 - RDS_TALU4 2 - RDS_VIA4 1 - RDS_ALU5 2 - RDS_TALU5 2 - RDS_VIA5 1 - RDS_ALU6 2 - RDS_TALU6 2 - -END - -##------------------------------------------------------------------- -# TABLE CIF_LAYER : -##------------------------------------------------------------------- - -TABLE CIF_LAYER - - RDS_NWELL LNWELL - RDS_NDIF LNDIF - RDS_PDIF LPDIF - RDS_NTIE LNTIE - RDS_PTIE LPTIE - RDS_POLY LPOLY - RDS_TPOLY LTPOLY - RDS_CONT LCONT - RDS_ALU1 LALU1 - RDS_VALU1 LVALU1 - RDS_TALU1 LTALU1 - RDS_VIA1 LVIA - RDS_TVIA1 LTVIA1 - RDS_ALU2 LALU2 - RDS_TALU2 LTALU2 - RDS_VIA2 LVIA2 - RDS_ALU3 LALU3 - RDS_TALU3 LTALU3 - RDS_VIA3 LVIA3 - RDS_ALU4 LALU4 - RDS_TALU4 LTALU4 - RDS_VIA4 LVIA4 - RDS_ALU5 LALU5 - RDS_TALU5 LTALU5 - RDS_VIA5 LVIA5 - RDS_ALU6 LALU6 - RDS_TALU6 LTALU6 - RDS_REF LREF - -END - -##------------------------------------------------------------------- -# TABLE GDS_LAYER : -##------------------------------------------------------------------- - -TABLE GDS_LAYER - - RDS_NWELL 1 - RDS_NDIF 3 - RDS_PDIF 4 - RDS_NTIE 5 - RDS_PTIE 6 - RDS_POLY 7 - RDS_TPOLY 9 - RDS_CONT 10 - RDS_ALU1 11 - RDS_VALU1 12 - RDS_TALU1 13 - RDS_VIA1 14 - RDS_TVIA1 15 - RDS_ALU2 16 - RDS_TALU2 17 - RDS_VIA2 18 - RDS_ALU3 19 - RDS_TALU3 20 - RDS_VIA3 21 - RDS_ALU4 22 - RDS_TALU4 23 - RDS_VIA4 25 - RDS_ALU5 26 - RDS_TALU5 27 - RDS_VIA5 28 - RDS_ALU6 29 - RDS_TALU6 30 - RDS_REF 24 - -END - -##------------------------------------------------------------------- -# TABLE S2R_POST_TREAT : -##------------------------------------------------------------------- - -TABLE S2R_POST_TREAT - -END -DRC_RULES - -layer RDS_NWELL 4.; -layer RDS_NTIE 2.; -layer RDS_PTIE 2.; -layer RDS_NDIF 2.; -layer RDS_PDIF 2.; -layer RDS_CONT 1.; -layer RDS_VIA1 1.; -layer RDS_VIA2 1.; -layer RDS_VIA3 1.; -layer RDS_VIA4 1.; -layer RDS_VIA5 1.; -layer RDS_POLY 1.; -layer RDS_ALU1 1.; -layer RDS_ALU2 2.; -layer RDS_ALU3 2.; -layer RDS_ALU4 2.; -layer RDS_ALU5 2.; -layer RDS_ALU6 2.; -layer RDS_USER0 1.; -layer RDS_USER1 1.; -layer RDS_USER2 1.; - -regles - -# Note : ``min'' is different from ``>=''. -# min is applied on polygons and >= is applied on rectangles. -# There is the same difference between max and <=. -# >= is faster than min, but min must be used where it is -# required to consider polygons, for example distance of -# two objects in the same layer -# -# There is no rule to check NTIE and PDIF are included in NWELL -# since this is necessarily true -#----------------------------------------------------------- - -# Check the NWELL shapes -#----------------------- -caracterise RDS_NWELL ( - regle 1 : largeur >= 4. ; - regle 2 : longueur_inter min 4. ; - regle 3 : notch >= 12. ; -); -relation RDS_NWELL , RDS_NWELL ( - regle 4 : distance axiale min 12. ; -); - -# Check RDS_PTIE is really excluded outside NWELL -#------------------------------------------------ -relation RDS_PTIE , RDS_NWELL ( - regle 5 : distance axiale >= 7.5; - regle 6 : enveloppe longueur_inter < 0. ; - regle 7 : marge longueur_inter < 0. ; - regle 8 : croix longueur_inter < 0. ; - regle 9 : intersection longueur_inter < 0. ; - regle 10 : extension longueur_inter < 0. ; - regle 11 : inclusion longueur_inter < 0. ; -); - -# Check RDS_NDIF is really excluded outside NWELL -#------------------------------------------------ -relation RDS_NDIF , RDS_NWELL ( - regle 12 : distance axiale >= 7.5; - regle 13 : enveloppe longueur_inter < 0. ; - regle 14 : marge longueur_inter < 0. ; - regle 15 : croix longueur_inter < 0. ; - regle 16 : intersection longueur_inter < 0. ; - regle 17 : extension longueur_inter < 0. ; - regle 18 : inclusion longueur_inter < 0. ; -); - -# Check the RDS_PDIF shapes -#-------------------------- -caracterise RDS_PDIF ( - regle 19 : largeur >= 2. ; - regle 20 : longueur_inter min 2. ; - regle 21 : notch >= 2. ; -); -relation RDS_PDIF , RDS_PDIF ( - regle 22 : distance axiale min 3. ; -); - -# Check the RDS_NDIF shapes -#-------------------------- -caracterise RDS_NDIF ( - regle 23 : largeur >= 2. ; - regle 24 : longueur_inter min 2. ; - regle 25 : notch >= 2. ; -); -relation RDS_NDIF , RDS_NDIF ( - regle 26 : distance axiale min 3. ; -); - -# Check the RDS_PTIE shapes -#-------------------------- -caracterise RDS_PTIE ( - regle 27 : largeur >= 2. ; - regle 28 : longueur_inter min 2. ; - regle 29 : notch >= 2. ; -); -relation RDS_PTIE , RDS_PTIE ( - regle 30 : distance axiale min 3. ; -); - -# Check the RDS_NTIE shapes -#-------------------------- -caracterise RDS_NTIE ( - regle 31 : largeur >= 2. ; - regle 32 : longueur_inter min 2. ; - regle 33 : notch >= 2. ; -); -relation RDS_NTIE , RDS_NTIE ( - regle 34 : distance axiale min 3. ; -); - -define RDS_PDIF , RDS_PTIE union -> ANY_P_DIF; -define RDS_NDIF , RDS_NTIE union -> ANY_N_DIF; - -# Check the ANY_N_DIF ANY_P_DIFF exclusion -#-------------------------------------- -relation ANY_N_DIF , ANY_P_DIF ( - regle 35 : distance axiale >= 3. ; - regle 36 : enveloppe longueur_inter < 0. ; - regle 37 : marge longueur_inter < 0. ; - regle 38 : croix longueur_inter < 0. ; - regle 39 : intersection longueur_inter < 0. ; - regle 40 : extension longueur_inter < 0. ; - regle 41 : inclusion longueur_inter < 0. ; -); - -# Check RDS_POLY is distant from ANY_DIF -#--------------------------------------- -relation RDS_POLY , ANY_P_DIF ( - regle 42 : distance axiale >= 1. ; -); -relation RDS_POLY , ANY_N_DIF ( - regle 43 : distance axiale >= 1. ; -); - -undefine ANY_P_DIF; -undefine ANY_N_DIF; - -define RDS_NDIF , RDS_PDIF union -> NP_DIF; -define NP_DIF , RDS_POLY intersection -> CHANNEL; - -# Check the RDS_POLY shapes -#-------------------------- -caracterise RDS_POLY ( - regle 44 : largeur >= 1. ; - regle 45 : longueur_inter min 1. ; - regle 46 : notch >= 2. ; -); -relation RDS_POLY , RDS_POLY ( - regle 47 : distance axiale min 2.; -); - -# Check the CHANNEL shapes -#-------------------------- -caracterise CHANNEL ( - regle 48 : notch >= 3. ; -); -relation CHANNEL , CHANNEL ( - regle 49 : distance axiale min 3.; -); - -# Check the RDS_POLY distance -#---------------------------- -relation RDS_POLY , RDS_POLY ( - regle 50 : distance axiale min 2.; -); - -undefine CHANNEL; - -define NP_DIF , RDS_CONT intersection -> CONT_DIFF; -relation RDS_POLY , CONT_DIFF ( - regle 79 : distance axiale >= 2. ; -); - -undefine CONT_DIFF; -undefine NP_DIF; - - -# Check RDS_ALU1 shapes -#---------------------- -caracterise RDS_ALU1 ( - regle 51 : largeur >= 1. ; - regle 52 : longueur_inter min 1. ; - regle 53 : notch >= 3. ; -); -relation RDS_ALU1 , RDS_ALU1 ( - regle 54 : distance axiale min 3. ; -); - -# Check RDS_ALU2 shapes -#---------------------- -caracterise RDS_ALU2 ( - regle 55 : largeur >= 2. ; - regle 56 : longueur_inter min 2. ; - regle 57 : notch >= 3. ; -); -relation RDS_ALU2 , RDS_ALU2 ( - regle 58 : distance axiale min 3. ; -); - -# Check RDS_ALU3 shapes -#---------------------- -caracterise RDS_ALU3 ( - regle 59 : largeur >= 2. ; - regle 60 : longueur_inter min 2. ; - regle 61 : notch >= 3. ; -); -relation RDS_ALU3 , RDS_ALU3 ( - regle 62 : distance axiale min 3. ; -); - -# Check RDS_ALU4 shapes -#---------------------- -caracterise RDS_ALU4 ( - regle 63 : largeur >= 2. ; - regle 64 : longueur_inter min 2. ; - regle 65 : notch >= 3. ; -); -relation RDS_ALU4 , RDS_ALU4 ( - regle 66 : distance axiale min 3. ; -); - -# Check RDS_ALU5 shapes -#---------------------- -caracterise RDS_ALU5 ( - regle 80 : largeur >= 2. ; - regle 81 : longueur_inter min 2. ; - regle 82 : notch >= 8. ; -); -relation RDS_ALU5 , RDS_ALU5 ( - regle 83 : distance axiale min 8. ; -); - -# Check RDS_ALU6 shapes -#---------------------- -caracterise RDS_ALU6 ( - regle 84 : largeur >= 2. ; - regle 85 : longueur_inter min 2. ; - regle 86 : notch >= 12. ; -); -relation RDS_ALU6 , RDS_ALU6 ( - regle 87 : distance axiale min 12. ; -); - -# Check ANY_VIA layers, stacking are free -#---------------------------------------- -relation RDS_CONT , RDS_CONT ( - regle 67 : distance axiale >= 3. ; -); -relation RDS_VIA , RDS_VIA ( - regle 68 : distance axiale >= 4. ; -); -relation RDS_VIA2 , RDS_VIA2 ( - regle 69 : distance axiale >= 4. ; -); -relation RDS_VIA3 , RDS_VIA3 ( - regle 70 : distance axiale >= 4. ; -); -relation RDS_VIA4 , RDS_VIA4 ( - regle 88 : distance axiale >= 5. ; -); -relation RDS_VIA5 , RDS_VIA5 ( - regle 89 : distance axiale >= 5. ; -); -caracterise RDS_CONT ( - regle 71 : largeur >= 1. ; - regle 72 : longueur <= 1. ; -); -caracterise RDS_VIA ( - regle 73 : largeur >= 1. ; - regle 74 : longueur <= 1. ; -); -caracterise RDS_VIA2 ( - regle 75 : largeur >= 1. ; - regle 76 : longueur <= 1. ; -); -caracterise RDS_VIA3 ( - regle 77 : largeur >= 1. ; - regle 78 : longueur <= 1. ; -); -caracterise RDS_VIA4 ( - regle 90 : largeur >= 1. ; - regle 91 : longueur <= 1. ; -); -caracterise RDS_VIA5 ( - regle 92 : largeur >= 1. ; - regle 93 : longueur <= 1. ; -); - -fin regles -DRC_COMMENT -1 (RDS_NWELL) minimum width 4. -2 (RDS_NWELL) minimum width 4. -3 (RDS_NWELL) Manhatan distance min 12. -4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 12. -5 (RDS_PTIE,RDS_NWELL) Manhatan distance min 7.5 -6 (RDS_PTIE,RDS_NWELL) must never been in contact -7 (RDS_PTIE,RDS_NWELL) must never been in contact -8 (RDS_PTIE,RDS_NWELL) must never been in contact -9 (RDS_PTIE,RDS_NWELL) must never been in contact -10 (RDS_PTIE,RDS_NWELL) must never been in contact -11 (RDS_PTIE,RDS_NWELL) must never been in contact -12 (RDS_NDIF,RDS_NWELL) Manhatan distance min 7.5 -13 (RDS_NDIF,RDS_NWELL) must never been in contact -14 (RDS_NDIF,RDS_NWELL) must never been in contact -15 (RDS_NDIF,RDS_NWELL) must never been in contact -16 (RDS_NDIF,RDS_NWELL) must never been in contact -17 (RDS_NDIF,RDS_NWELL) must never been in contact -18 (RDS_NDIF,RDS_NWELL) must never been in contact -19 (RDS_PDIF) minimum width 2. -20 (RDS_PDIF) minimum width 2. -21 (RDS_PDIF) Manhatan distance min 2. -22 (RDS_PDIF,RDS_PDIF) Manhatan distance min 3. -23 (RDS_NDIF) minimum width 2. -24 (RDS_NDIF) minimum width 2. -25 (RDS_NDIF) Manhatan distance min 2. -26 (RDS_NDIF,RDS_NDIF) Manhatan distance min 3. -27 (RDS_PTIE) minimum width 2. -28 (RDS_PTIE) minimum width 2. -29 (RDS_PTIE) Manhatan distance min 2. -30 (RDS_PTIE,RDS_PTIE) Manhatan distance min 3. -31 (RDS_NTIE) minimum width 2. -32 (RDS_NTIE) minimum width 2. -33 (RDS_NTIE) Manhatan distance min 2. -34 (RDS_NTIE,RDS_NTIE) Manhatan distance min 3. -35 (ANY_N_DIF,ANY_P_DIF) Manhatan distance min 3. -36 (ANY_N_DIF,ANY_P_DIF) must never been in contact -37 (ANY_N_DIF,ANY_P_DIF) must never been in contact -38 (ANY_N_DIF,ANY_P_DIF) must never been in contact -39 (ANY_N_DIF,ANY_P_DIF) must never been in contact -40 (ANY_N_DIF,ANY_P_DIF) must never been in contact -41 (ANY_N_DIF,ANY_P_DIF) must never been in contact -42 (RDS_POLY,ANY_N_DIF) Manhatan distance min 1. -43 (RDS_POLY,ANY_P_DIF) Manhatan distance min 1. -44 (RDS_POLY) minimum width 1. -45 (RDS_POLY) minimum width 1. -46 (RDS_POLY) Manhatan distance min 2. -47 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -48 (CHANNEL) Manhatan distance min 3. -49 (CHANNEL,CHANNEL) Manhatan distance min 3. -50 (RDS_POLY,RDS_POLY) Manhatan distance min 2. -51 (RDS_ALU1) minimum width 1. -52 (RDS_ALU1) minimum width 1. -53 (RDS_ALU1) Manhatan distance min 3. -54 (RDS_ALU1,RDS_ALU1) Manhatan distance min 3. -55 (RDS_ALU2) minimum width 2. -56 (RDS_ALU2) minimum width 2. -57 (RDS_ALU2) Manhatan distance min 3. -58 (RDS_ALU2,RDS_ALU2) Manhatan distance min 3. -59 (RDS_ALU3) minimum width 2. -60 (RDS_ALU3) minimum width 2. -61 (RDS_ALU3) Manhatan distance min 3. -62 (RDS_ALU3,RDS_ALU3) Manhatan distance min 3. -63 (RDS_ALU4) minimum width 2. -64 (RDS_ALU4) minimum width 2. -65 (RDS_ALU4) Manhatan distance min 3. -66 (RDS_ALU4,RDS_ALU4) Manhatan distance min 3. -67 (RDS_CONT,RDS_CONT) Manhatan distance min 3. -68 (RDS_VIA,RDS_VIA) Manhatan distance min 4. -69 (RDS_VIA2,RDS_VIA2) Manhatan distance min 4. -70 (RDS_VIA3,RDS_VIA3) Manhatan distance min 4. -71 (RDS_CONT) minimum width 1. -72 (RDS_CONT) maximum length 1. -73 (RDS_VIA) minimum width 1. -74 (RDS_VIA) maximum length 1. -75 (RDS_VIA2) minimum width 1. -76 (RDS_VIA2) maximum length 1. -77 (RDS_VIA3) minimum width 1. -78 (RDS_VIA3) maximum length 1. -79 (RDS_POLY,CONT_DIFF) Manhatan distance min 2. -80 (RDS_ALU5) minimum width 2. -81 (RDS_ALU5) minimum width 2. -82 (RDS_ALU5) Manhatan distance min 8. -83 (RDS_ALU5,RDS_ALU5) Manhatan distance min 8. -84 (RDS_ALU6) minimum width 2. -85 (RDS_ALU6) minimum width 2. -86 (RDS_ALU6) Manhatan distance min 12. -87 (RDS_ALU6,RDS_ALU6) Manhatan distance min 12. -88 (RDS_VIA4,RDS_VIA4) Manhatan distance min 5. -89 (RDS_VIA5,RDS_VIA5) Manhatan distance min 5. -90 (RDS_VIA4) minimum width 1. -91 (RDS_VIA4) maximum length 1. -92 (RDS_VIA5) minimum width 1. -93 (RDS_VIA5) maximum length 1. -END_DRC_COMMENT -END_DRC_RULES diff --git a/alliance/share/etc/configure b/alliance/share/etc/configure deleted file mode 100755 index 2335fb11..00000000 --- a/alliance/share/etc/configure +++ /dev/null @@ -1,4526 +0,0 @@ -#! /bin/sh - -# From configure.in Revision: 1.28 -# Guess values for system-dependent variables and create Makefiles. -# Generated automatically using autoconf version 2.13 -# Copyright (C) 1992, 93, 94, 95, 96 Free Software Foundation, Inc. -# -# This configure script is free software; the Free Software Foundation -# gives unlimited permission to copy, distribute and modify it. - -# Defaults: -ac_help= -ac_default_prefix=/usr/local -# Any additions from configure.in: -ac_default_prefix=/usr/local/alliance -ac_help="$ac_help - --with-x use the X Window System" - -# Initialize some variables set by options. -# The variables have the same names as the options, with -# dashes changed to underlines. -build=NONE -cache_file=./config.cache -exec_prefix=NONE -host=NONE -no_create= -nonopt=NONE -no_recursion= -prefix=NONE -program_prefix=NONE -program_suffix=NONE -program_transform_name=s,x,x, -silent= -site= -srcdir= -target=NONE -verbose= -x_includes=NONE -x_libraries=NONE -bindir='${exec_prefix}/bin' -sbindir='${exec_prefix}/sbin' -libexecdir='${exec_prefix}/libexec' -datadir='${prefix}/share' -sysconfdir='${prefix}/etc' -sharedstatedir='${prefix}/com' -localstatedir='${prefix}/var' -libdir='${exec_prefix}/lib' -includedir='${prefix}/include' -oldincludedir='/usr/include' -infodir='${prefix}/info' -mandir='${prefix}/man' - -# Initialize some other variables. -subdirs= -MFLAGS= MAKEFLAGS= -SHELL=${CONFIG_SHELL-/bin/sh} -# Maximum number of lines to put in a shell here document. -ac_max_here_lines=12 - -ac_prev= -for ac_option -do - - # If the previous option needs an argument, assign it. - if test -n "$ac_prev"; then - eval "$ac_prev=\$ac_option" - ac_prev= - continue - fi - - case "$ac_option" in - -*=*) ac_optarg=`echo "$ac_option" | sed 's/[-_a-zA-Z0-9]*=//'` ;; - *) ac_optarg= ;; - esac - - # Accept the important Cygnus configure options, so we can diagnose typos. - - case "$ac_option" in - - -bindir | --bindir | --bindi | --bind | --bin | --bi) - ac_prev=bindir ;; - -bindir=* | --bindir=* | --bindi=* | --bind=* | --bin=* | --bi=*) - bindir="$ac_optarg" ;; - - -build | --build | --buil | --bui | --bu) - ac_prev=build ;; - -build=* | --build=* | --buil=* | --bui=* | --bu=*) - build="$ac_optarg" ;; - - -cache-file | --cache-file | --cache-fil | --cache-fi \ - | --cache-f | --cache- | --cache | --cach | --cac | --ca | --c) - ac_prev=cache_file ;; - -cache-file=* | --cache-file=* | --cache-fil=* | --cache-fi=* \ - | --cache-f=* | --cache-=* | --cache=* | --cach=* | --cac=* | --ca=* | --c=*) - cache_file="$ac_optarg" ;; - - -datadir | --datadir | --datadi | --datad | --data | --dat | --da) - ac_prev=datadir ;; - -datadir=* | --datadir=* | --datadi=* | --datad=* | --data=* | --dat=* \ - | --da=*) - datadir="$ac_optarg" ;; - - -disable-* | --disable-*) - ac_feature=`echo $ac_option|sed -e 's/-*disable-//'` - # Reject names that are not valid shell variable names. - if test -n "`echo $ac_feature| sed 's/[-a-zA-Z0-9_]//g'`"; then - { echo "configure: error: $ac_feature: invalid feature name" 1>&2; exit 1; } - fi - ac_feature=`echo $ac_feature| sed 's/-/_/g'` - eval "enable_${ac_feature}=no" ;; - - -enable-* | --enable-*) - ac_feature=`echo $ac_option|sed -e 's/-*enable-//' -e 's/=.*//'` - # Reject names that are not valid shell variable names. - if test -n "`echo $ac_feature| sed 's/[-_a-zA-Z0-9]//g'`"; then - { echo "configure: error: $ac_feature: invalid feature name" 1>&2; exit 1; } - fi - ac_feature=`echo $ac_feature| sed 's/-/_/g'` - case "$ac_option" in - *=*) ;; - *) ac_optarg=yes ;; - esac - eval "enable_${ac_feature}='$ac_optarg'" ;; - - -exec-prefix | --exec_prefix | --exec-prefix | --exec-prefi \ - | --exec-pref | --exec-pre | --exec-pr | --exec-p | --exec- \ - | --exec | --exe | --ex) - ac_prev=exec_prefix ;; - -exec-prefix=* | --exec_prefix=* | --exec-prefix=* | --exec-prefi=* \ - | --exec-pref=* | --exec-pre=* | --exec-pr=* | --exec-p=* | --exec-=* \ - | --exec=* | --exe=* | --ex=*) - exec_prefix="$ac_optarg" ;; - - -gas | --gas | --ga | --g) - # Obsolete; use --with-gas. - with_gas=yes ;; - - -help | --help | --hel | --he) - # Omit some internal or obsolete options to make the list less imposing. - # This message is too long to be a string in the A/UX 3.1 sh. - cat << EOF -Usage: configure [options] [host] -Options: [defaults in brackets after descriptions] -Configuration: - --cache-file=FILE cache test results in FILE - --help print this message - --no-create do not create output files - --quiet, --silent do not print \`checking...' messages - --version print the version of autoconf that created configure -Directory and file names: - --prefix=PREFIX install architecture-independent files in PREFIX - [$ac_default_prefix] - --exec-prefix=EPREFIX install architecture-dependent files in EPREFIX - [same as prefix] - --bindir=DIR user executables in DIR [EPREFIX/bin] - --sbindir=DIR system admin executables in DIR [EPREFIX/sbin] - --libexecdir=DIR program executables in DIR [EPREFIX/libexec] - --datadir=DIR read-only architecture-independent data in DIR - [PREFIX/share] - --sysconfdir=DIR read-only single-machine data in DIR [PREFIX/etc] - --sharedstatedir=DIR modifiable architecture-independent data in DIR - [PREFIX/com] - --localstatedir=DIR modifiable single-machine data in DIR [PREFIX/var] - --libdir=DIR object code libraries in DIR [EPREFIX/lib] - --includedir=DIR C header files in DIR [PREFIX/include] - --oldincludedir=DIR C header files for non-gcc in DIR [/usr/include] - --infodir=DIR info documentation in DIR [PREFIX/info] - --mandir=DIR man documentation in DIR [PREFIX/man] - --srcdir=DIR find the sources in DIR [configure dir or ..] - --program-prefix=PREFIX prepend PREFIX to installed program names - --program-suffix=SUFFIX append SUFFIX to installed program names - --program-transform-name=PROGRAM - run sed PROGRAM on installed program names -EOF - cat << EOF -Host type: - --build=BUILD configure for building on BUILD [BUILD=HOST] - --host=HOST configure for HOST [guessed] - --target=TARGET configure for TARGET [TARGET=HOST] -Features and packages: - --disable-FEATURE do not include FEATURE (same as --enable-FEATURE=no) - --enable-FEATURE[=ARG] include FEATURE [ARG=yes] - --with-PACKAGE[=ARG] use PACKAGE [ARG=yes] - --without-PACKAGE do not use PACKAGE (same as --with-PACKAGE=no) - --x-includes=DIR X include files are in DIR - --x-libraries=DIR X library files are in DIR -EOF - if test -n "$ac_help"; then - echo "--enable and --with options recognized:$ac_help" - fi - exit 0 ;; - - -host | --host | --hos | --ho) - ac_prev=host ;; - -host=* | --host=* | --hos=* | --ho=*) - host="$ac_optarg" ;; - - -includedir | --includedir | --includedi | --included | --include \ - | --includ | --inclu | --incl | --inc) - ac_prev=includedir ;; - -includedir=* | --includedir=* | --includedi=* | --included=* | --include=* \ - | --includ=* | --inclu=* | --incl=* | --inc=*) - includedir="$ac_optarg" ;; - - -infodir | --infodir | --infodi | --infod | --info | --inf) - ac_prev=infodir ;; - -infodir=* | --infodir=* | --infodi=* | --infod=* | --info=* | --inf=*) - infodir="$ac_optarg" ;; - - -libdir | --libdir | --libdi | --libd) - ac_prev=libdir ;; - -libdir=* | --libdir=* | --libdi=* | --libd=*) - libdir="$ac_optarg" ;; - - -libexecdir | --libexecdir | --libexecdi | --libexecd | --libexec \ - | --libexe | --libex | --libe) - ac_prev=libexecdir ;; - -libexecdir=* | --libexecdir=* | --libexecdi=* | --libexecd=* | --libexec=* \ - | --libexe=* | --libex=* | --libe=*) - libexecdir="$ac_optarg" ;; - - -localstatedir | --localstatedir | --localstatedi | --localstated \ - | --localstate | --localstat | --localsta | --localst \ - | --locals | --local | --loca | --loc | --lo) - ac_prev=localstatedir ;; - -localstatedir=* | --localstatedir=* | --localstatedi=* | --localstated=* \ - | --localstate=* | --localstat=* | --localsta=* | --localst=* \ - | --locals=* | --local=* | --loca=* | --loc=* | --lo=*) - localstatedir="$ac_optarg" ;; - - -mandir | --mandir | --mandi | --mand | --man | --ma | --m) - ac_prev=mandir ;; - -mandir=* | --mandir=* | --mandi=* | --mand=* | --man=* | --ma=* | --m=*) - mandir="$ac_optarg" ;; - - -nfp | --nfp | --nf) - # Obsolete; use --without-fp. - with_fp=no ;; - - -no-create | --no-create | --no-creat | --no-crea | --no-cre \ - | --no-cr | --no-c) - no_create=yes ;; - - -no-recursion | --no-recursion | --no-recursio | --no-recursi \ - | --no-recurs | --no-recur | --no-recu | --no-rec | --no-re | --no-r) - no_recursion=yes ;; - - -oldincludedir | --oldincludedir | --oldincludedi | --oldincluded \ - | --oldinclude | --oldinclud | --oldinclu | --oldincl | --oldinc \ - | --oldin | --oldi | --old | --ol | --o) - ac_prev=oldincludedir ;; - -oldincludedir=* | --oldincludedir=* | --oldincludedi=* | --oldincluded=* \ - | --oldinclude=* | --oldinclud=* | --oldinclu=* | --oldincl=* | --oldinc=* \ - | --oldin=* | --oldi=* | --old=* | --ol=* | --o=*) - oldincludedir="$ac_optarg" ;; - - -prefix | --prefix | --prefi | --pref | --pre | --pr | --p) - ac_prev=prefix ;; - -prefix=* | --prefix=* | --prefi=* | --pref=* | --pre=* | --pr=* | --p=*) - prefix="$ac_optarg" ;; - - -program-prefix | --program-prefix | --program-prefi | --program-pref \ - | --program-pre | --program-pr | --program-p) - ac_prev=program_prefix ;; - -program-prefix=* | --program-prefix=* | --program-prefi=* \ - | --program-pref=* | --program-pre=* | --program-pr=* | --program-p=*) - program_prefix="$ac_optarg" ;; - - -program-suffix | --program-suffix | --program-suffi | --program-suff \ - | --program-suf | --program-su | --program-s) - ac_prev=program_suffix ;; - -program-suffix=* | --program-suffix=* | --program-suffi=* \ - | --program-suff=* | --program-suf=* | --program-su=* | --program-s=*) - program_suffix="$ac_optarg" ;; - - -program-transform-name | --program-transform-name \ - | --program-transform-nam | --program-transform-na \ - | --program-transform-n | --program-transform- \ - | --program-transform | --program-transfor \ - | --program-transfo | --program-transf \ - | --program-trans | --program-tran \ - | --progr-tra | --program-tr | --program-t) - ac_prev=program_transform_name ;; - -program-transform-name=* | --program-transform-name=* \ - | --program-transform-nam=* | --program-transform-na=* \ - | --program-transform-n=* | --program-transform-=* \ - | --program-transform=* | --program-transfor=* \ - | --program-transfo=* | --program-transf=* \ - | --program-trans=* | --program-tran=* \ - | --progr-tra=* | --program-tr=* | --program-t=*) - program_transform_name="$ac_optarg" ;; - - -q | -quiet | --quiet | --quie | --qui | --qu | --q \ - | -silent | --silent | --silen | --sile | --sil) - silent=yes ;; - - -sbindir | --sbindir | --sbindi | --sbind | --sbin | --sbi | --sb) - ac_prev=sbindir ;; - -sbindir=* | --sbindir=* | --sbindi=* | --sbind=* | --sbin=* \ - | --sbi=* | --sb=*) - sbindir="$ac_optarg" ;; - - -sharedstatedir | --sharedstatedir | --sharedstatedi \ - | --sharedstated | --sharedstate | --sharedstat | --sharedsta \ - | --sharedst | --shareds | --shared | --share | --shar \ - | --sha | --sh) - ac_prev=sharedstatedir ;; - -sharedstatedir=* | --sharedstatedir=* | --sharedstatedi=* \ - | --sharedstated=* | --sharedstate=* | --sharedstat=* | --sharedsta=* \ - | --sharedst=* | --shareds=* | --shared=* | --share=* | --shar=* \ - | --sha=* | --sh=*) - sharedstatedir="$ac_optarg" ;; - - -site | --site | --sit) - ac_prev=site ;; - -site=* | --site=* | --sit=*) - site="$ac_optarg" ;; - - -srcdir | --srcdir | --srcdi | --srcd | --src | --sr) - ac_prev=srcdir ;; - -srcdir=* | --srcdir=* | --srcdi=* | --srcd=* | --src=* | --sr=*) - srcdir="$ac_optarg" ;; - - -sysconfdir | --sysconfdir | --sysconfdi | --sysconfd | --sysconf \ - | --syscon | --sysco | --sysc | --sys | --sy) - ac_prev=sysconfdir ;; - -sysconfdir=* | --sysconfdir=* | --sysconfdi=* | --sysconfd=* | --sysconf=* \ - | --syscon=* | --sysco=* | --sysc=* | --sys=* | --sy=*) - sysconfdir="$ac_optarg" ;; - - -target | --target | --targe | --targ | --tar | --ta | --t) - ac_prev=target ;; - -target=* | --target=* | --targe=* | --targ=* | --tar=* | --ta=* | --t=*) - target="$ac_optarg" ;; - - -v | -verbose | --verbose | --verbos | --verbo | --verb) - verbose=yes ;; - - -version | --version | --versio | --versi | --vers) - echo "configure generated by autoconf version 2.13" - exit 0 ;; - - -with-* | --with-*) - ac_package=`echo $ac_option|sed -e 's/-*with-//' -e 's/=.*//'` - # Reject names that are not valid shell variable names. - if test -n "`echo $ac_package| sed 's/[-_a-zA-Z0-9]//g'`"; then - { echo "configure: error: $ac_package: invalid package name" 1>&2; exit 1; } - fi - ac_package=`echo $ac_package| sed 's/-/_/g'` - case "$ac_option" in - *=*) ;; - *) ac_optarg=yes ;; - esac - eval "with_${ac_package}='$ac_optarg'" ;; - - -without-* | --without-*) - ac_package=`echo $ac_option|sed -e 's/-*without-//'` - # Reject names that are not valid shell variable names. - if test -n "`echo $ac_package| sed 's/[-a-zA-Z0-9_]//g'`"; then - { echo "configure: error: $ac_package: invalid package name" 1>&2; exit 1; } - fi - ac_package=`echo $ac_package| sed 's/-/_/g'` - eval "with_${ac_package}=no" ;; - - --x) - # Obsolete; use --with-x. - with_x=yes ;; - - -x-includes | --x-includes | --x-include | --x-includ | --x-inclu \ - | --x-incl | --x-inc | --x-in | --x-i) - ac_prev=x_includes ;; - -x-includes=* | --x-includes=* | --x-include=* | --x-includ=* | --x-inclu=* \ - | --x-incl=* | --x-inc=* | --x-in=* | --x-i=*) - x_includes="$ac_optarg" ;; - - -x-libraries | --x-libraries | --x-librarie | --x-librari \ - | --x-librar | --x-libra | --x-libr | --x-lib | --x-li | --x-l) - ac_prev=x_libraries ;; - -x-libraries=* | --x-libraries=* | --x-librarie=* | --x-librari=* \ - | --x-librar=* | --x-libra=* | --x-libr=* | --x-lib=* | --x-li=* | --x-l=*) - x_libraries="$ac_optarg" ;; - - -*) { echo "configure: error: $ac_option: invalid option; use --help to show usage" 1>&2; exit 1; } - ;; - - *) - if test -n "`echo $ac_option| sed 's/[-a-z0-9.]//g'`"; then - echo "configure: warning: $ac_option: invalid host type" 1>&2 - fi - if test "x$nonopt" != xNONE; then - { echo "configure: error: can only configure for one host and one target at a time" 1>&2; exit 1; } - fi - nonopt="$ac_option" - ;; - - esac -done - -if test -n "$ac_prev"; then - { echo "configure: error: missing argument to --`echo $ac_prev | sed 's/_/-/g'`" 1>&2; exit 1; } -fi - -trap 'rm -fr conftest* confdefs* core core.* *.core $ac_clean_files; exit 1' 1 2 15 - -# File descriptor usage: -# 0 standard input -# 1 file creation -# 2 errors and warnings -# 3 some systems may open it to /dev/tty -# 4 used on the Kubota Titan -# 6 checking for... messages and results -# 5 compiler messages saved in config.log -if test "$silent" = yes; then - exec 6>/dev/null -else - exec 6>&1 -fi -exec 5>./config.log - -echo "\ -This file contains any messages produced by compilers while -running configure, to aid debugging if configure makes a mistake. -" 1>&5 - -# Strip out --no-create and --no-recursion so they do not pile up. -# Also quote any args containing shell metacharacters. -ac_configure_args= -for ac_arg -do - case "$ac_arg" in - -no-create | --no-create | --no-creat | --no-crea | --no-cre \ - | --no-cr | --no-c) ;; - -no-recursion | --no-recursion | --no-recursio | --no-recursi \ - | --no-recurs | --no-recur | --no-recu | --no-rec | --no-re | --no-r) ;; - *" "*|*" "*|*[\[\]\~\#\$\^\&\*\(\)\{\}\\\|\;\<\>\?]*) - ac_configure_args="$ac_configure_args '$ac_arg'" ;; - *) ac_configure_args="$ac_configure_args $ac_arg" ;; - esac -done - -# NLS nuisances. -# Only set these to C if already set. These must not be set unconditionally -# because not all systems understand e.g. LANG=C (notably SCO). -# Fixing LC_MESSAGES prevents Solaris sh from translating var values in `set'! -# Non-C LC_CTYPE values break the ctype check. -if test "${LANG+set}" = set; then LANG=C; export LANG; fi -if test "${LC_ALL+set}" = set; then LC_ALL=C; export LC_ALL; fi -if test "${LC_MESSAGES+set}" = set; then LC_MESSAGES=C; export LC_MESSAGES; fi -if test "${LC_CTYPE+set}" = set; then LC_CTYPE=C; export LC_CTYPE; fi - -# confdefs.h avoids OS command line length limits that DEFS can exceed. -rm -rf conftest* confdefs.h -# AIX cpp loses on an empty file, so make sure it contains at least a newline. -echo > confdefs.h - -# A filename unique to this package, relative to the directory that -# configure is in, which we can look for to find out if srcdir is correct. -ac_unique_file=configure.in - -# Find the source files, if location was not specified. -if test -z "$srcdir"; then - ac_srcdir_defaulted=yes - # Try the directory containing this script, then its parent. - ac_prog=$0 - ac_confdir=`echo $ac_prog|sed 's%/[^/][^/]*$%%'` - test "x$ac_confdir" = "x$ac_prog" && ac_confdir=. - srcdir=$ac_confdir - if test ! -r $srcdir/$ac_unique_file; then - srcdir=.. - fi -else - ac_srcdir_defaulted=no -fi -if test ! -r $srcdir/$ac_unique_file; then - if test "$ac_srcdir_defaulted" = yes; then - { echo "configure: error: can not find sources in $ac_confdir or .." 1>&2; exit 1; } - else - { echo "configure: error: can not find sources in $srcdir" 1>&2; exit 1; } - fi -fi -srcdir=`echo "${srcdir}" | sed 's%\([^/]\)/*$%\1%'` - -# Prefer explicitly selected file to automatically selected ones. -if test -z "$CONFIG_SITE"; then - if test "x$prefix" != xNONE; then - CONFIG_SITE="$prefix/share/config.site $prefix/etc/config.site" - else - CONFIG_SITE="$ac_default_prefix/share/config.site $ac_default_prefix/etc/config.site" - fi -fi -for ac_site_file in $CONFIG_SITE; do - if test -r "$ac_site_file"; then - echo "loading site script $ac_site_file" - . "$ac_site_file" - fi -done - -if test -r "$cache_file"; then - echo "loading cache $cache_file" - . $cache_file -else - echo "creating cache $cache_file" - > $cache_file -fi - -ac_ext=c -# CFLAGS is not in ac_cpp because -g, -O, etc. are not valid cpp options. -ac_cpp='$CPP $CPPFLAGS' -ac_compile='${CC-cc} -c $CFLAGS $CPPFLAGS conftest.$ac_ext 1>&5' -ac_link='${CC-cc} -o conftest${ac_exeext} $CFLAGS $CPPFLAGS $LDFLAGS conftest.$ac_ext $LIBS 1>&5' -cross_compiling=$ac_cv_prog_cc_cross - -ac_exeext= -ac_objext=o -if (echo "testing\c"; echo 1,2,3) | grep c >/dev/null; then - # Stardent Vistra SVR4 grep lacks -e, says ghazi@caip.rutgers.edu. - if (echo -n testing; echo 1,2,3) | sed s/-n/xn/ | grep xn >/dev/null; then - ac_n= ac_c=' -' ac_t=' ' - else - ac_n=-n ac_c= ac_t= - fi -else - ac_n= ac_c='\c' ac_t= -fi - - - - - -# Helps this script to run in bad configured env... - -PATH=/local/beny1/arnaud/bin:$PATH - -#PATH=$PATH:/bin:/usr/bin:/usr/local/bin:/labo/TeX/teTeX/bin:/labo/X11R6/bin:/labo/X11r5/bin:/labo/bin:/labo/gnu/bin:/sbin:/user/local/bin:/usr/X11/bin:/usr/X11R6/bin:/usr/andrew/bin:/usr/bin/X11:/usr/bin/games:/usr/bin:/usr/ccs/bin:/usr/dt/bin:/usr/etc:/usr/games:/usr/lib/teTeX/bin:/usr/local/bin:/usr/local/games:/usr/openwin/bin:/usr/sbin:/usr/ucb/bin:/usr/ucb:/usr/xpg4/bin - -#LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/usr/lib:/usr/local/lib:/labo/gnu/lib:/labo/X11R6/lib:/usr/lib/X11:/labo/X11r5/lib:/usr/X11R6.3/lib - - -# Which platform for Alliance CAD -echo $ac_n "checking for platform""... $ac_c" 1>&6 -echo "configure:543: checking for platform" >&5 - -# WARNING : if changing this remember to do it on the 3 config files : -# configure.in alc_env.sh.in and alc_env.csh.in - -ALLIANCE_OS=Unknown - -case `uname` in - - Linux*) case `uname -r` in - 1.*) ALLIANCE_OS=Linux_aout ;; - 2.0*) ALLIANCE_OS=Linux_elf ;; - *) ALLIANCE_OS=Linux ;; - esac ;; - - SunOS*) case `uname -r` in - 5*) ALLIANCE_OS=Solaris ;; - *) ALLIANCE_OS=SunOS ;; - esac ;; - - FreeBSD*) ALLIANCE_OS=FreeBSD ;; - - NetBSD*) ALLIANCE_OS=NetBSD ;; - - HP-UX*) ALLIANCE_OS=HPUX ;; - - OSF1*) ALLIANCE_OS=OSF ;; - - CYGWIN*) ALLIANCE_OS=Cygwin ;; - - *) ALLIANCE_OS=Unknown ;; - -esac - -export ALLIANCE_OS -# echo $ALLIANCE_OS - -echo "$ac_t""Configuring Alliance VLSI CAD System on platform : $ALLIANCE_OS" 1>&6 - - -echo $ac_n "checking whether ${MAKE-make} sets \${MAKE}""... $ac_c" 1>&6 -echo "configure:584: checking whether ${MAKE-make} sets \${MAKE}" >&5 -set dummy ${MAKE-make}; ac_make=`echo "$2" | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_prog_make_${ac_make}_set'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftestmake <<\EOF -all: - @echo 'ac_maketemp="${MAKE}"' -EOF -# GNU make sometimes prints "make[1]: Entering...", which would confuse us. -eval `${MAKE-make} -f conftestmake 2>/dev/null | grep temp=` -if test -n "$ac_maketemp"; then - eval ac_cv_prog_make_${ac_make}_set=yes -else - eval ac_cv_prog_make_${ac_make}_set=no -fi -rm -f conftestmake -fi -if eval "test \"`echo '$ac_cv_prog_make_'${ac_make}_set`\" = yes"; then - echo "$ac_t""yes" 1>&6 - SET_MAKE= -else - echo "$ac_t""no" 1>&6 - SET_MAKE="MAKE=${MAKE-make}" -fi - - -if test "$program_suffix" = NONE ; then - if test "$ALLIANCE_OS" = Cygwin ; then - PROGRAM_SUFFIX=".exe" - else - PROGRAM_SUFFIX="" - fi -else - PROGRAM_SUFFIX="$program_suffix" -fi - - - - -################################################################## Binaries -echo "checking %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Binaries" 1>&6 -echo "configure:626: checking %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Binaries" >&5 - -# AC_CANONICAL_SYSTEM - -# Set default value for CC and CFLAGS -# -DALLIANCE_DISTRIB - -if test -z "$CFLAGS" ; then - CFLAGS="-O -D$ALLIANCE_OS" -fi - -# Extract the first word of "gcc", so it can be a program name with args. -set dummy gcc; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:640: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_CC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test -n "$CC"; then - ac_cv_prog_CC="$CC" # Let the user override the test. -else - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_prog_CC="gcc" - break - fi - done - IFS="$ac_save_ifs" -fi -fi -CC="$ac_cv_prog_CC" -if test -n "$CC"; then - echo "$ac_t""$CC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -if test -z "$CC"; then - # Extract the first word of "cc", so it can be a program name with args. -set dummy cc; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:670: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_CC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test -n "$CC"; then - ac_cv_prog_CC="$CC" # Let the user override the test. -else - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_prog_rejected=no - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - if test "$ac_dir/$ac_word" = "/usr/ucb/cc"; then - ac_prog_rejected=yes - continue - fi - ac_cv_prog_CC="cc" - break - fi - done - IFS="$ac_save_ifs" -if test $ac_prog_rejected = yes; then - # We found a bogon in the path, so make sure we never use it. - set dummy $ac_cv_prog_CC - shift - if test $# -gt 0; then - # We chose a different compiler from the bogus one. - # However, it has the same basename, so the bogon will be chosen - # first if we set CC to just the basename; use the full file name. - shift - set dummy "$ac_dir/$ac_word" "$@" - shift - ac_cv_prog_CC="$@" - fi -fi -fi -fi -CC="$ac_cv_prog_CC" -if test -n "$CC"; then - echo "$ac_t""$CC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - if test -z "$CC"; then - case "`uname -s`" in - *win32* | *WIN32*) - # Extract the first word of "cl", so it can be a program name with args. -set dummy cl; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:721: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_CC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test -n "$CC"; then - ac_cv_prog_CC="$CC" # Let the user override the test. -else - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_prog_CC="cl" - break - fi - done - IFS="$ac_save_ifs" -fi -fi -CC="$ac_cv_prog_CC" -if test -n "$CC"; then - echo "$ac_t""$CC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - ;; - esac - fi - test -z "$CC" && { echo "configure: error: no acceptable cc found in \$PATH" 1>&2; exit 1; } -fi - -echo $ac_n "checking whether the C compiler ($CC $CFLAGS $LDFLAGS) works""... $ac_c" 1>&6 -echo "configure:753: checking whether the C compiler ($CC $CFLAGS $LDFLAGS) works" >&5 - -ac_ext=c -# CFLAGS is not in ac_cpp because -g, -O, etc. are not valid cpp options. -ac_cpp='$CPP $CPPFLAGS' -ac_compile='${CC-cc} -c $CFLAGS $CPPFLAGS conftest.$ac_ext 1>&5' -ac_link='${CC-cc} -o conftest${ac_exeext} $CFLAGS $CPPFLAGS $LDFLAGS conftest.$ac_ext $LIBS 1>&5' -cross_compiling=$ac_cv_prog_cc_cross - -cat > conftest.$ac_ext << EOF - -#line 764 "configure" -#include "confdefs.h" - -main(){return(0);} -EOF -if { (eval echo configure:769: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - ac_cv_prog_cc_works=yes - # If we can't run a trivial program, we are probably using a cross compiler. - if (./conftest; exit) 2>/dev/null; then - ac_cv_prog_cc_cross=no - else - ac_cv_prog_cc_cross=yes - fi -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - ac_cv_prog_cc_works=no -fi -rm -fr conftest* -ac_ext=c -# CFLAGS is not in ac_cpp because -g, -O, etc. are not valid cpp options. -ac_cpp='$CPP $CPPFLAGS' -ac_compile='${CC-cc} -c $CFLAGS $CPPFLAGS conftest.$ac_ext 1>&5' -ac_link='${CC-cc} -o conftest${ac_exeext} $CFLAGS $CPPFLAGS $LDFLAGS conftest.$ac_ext $LIBS 1>&5' -cross_compiling=$ac_cv_prog_cc_cross - -echo "$ac_t""$ac_cv_prog_cc_works" 1>&6 -if test $ac_cv_prog_cc_works = no; then - { echo "configure: error: installation or configuration problem: C compiler cannot create executables." 1>&2; exit 1; } -fi -echo $ac_n "checking whether the C compiler ($CC $CFLAGS $LDFLAGS) is a cross-compiler""... $ac_c" 1>&6 -echo "configure:795: checking whether the C compiler ($CC $CFLAGS $LDFLAGS) is a cross-compiler" >&5 -echo "$ac_t""$ac_cv_prog_cc_cross" 1>&6 -cross_compiling=$ac_cv_prog_cc_cross - -echo $ac_n "checking whether we are using GNU C""... $ac_c" 1>&6 -echo "configure:800: checking whether we are using GNU C" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_gcc'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.c <&5; (eval $ac_try) 2>&5; }; } | egrep yes >/dev/null 2>&1; then - ac_cv_prog_gcc=yes -else - ac_cv_prog_gcc=no -fi -fi - -echo "$ac_t""$ac_cv_prog_gcc" 1>&6 - -if test $ac_cv_prog_gcc = yes; then - GCC=yes -else - GCC= -fi - -ac_test_CFLAGS="${CFLAGS+set}" -ac_save_CFLAGS="$CFLAGS" -CFLAGS= -echo $ac_n "checking whether ${CC-cc} accepts -g""... $ac_c" 1>&6 -echo "configure:828: checking whether ${CC-cc} accepts -g" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_cc_g'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - echo 'void f(){}' > conftest.c -if test -z "`${CC-cc} -g -c conftest.c 2>&1`"; then - ac_cv_prog_cc_g=yes -else - ac_cv_prog_cc_g=no -fi -rm -f conftest* - -fi - -echo "$ac_t""$ac_cv_prog_cc_g" 1>&6 -if test "$ac_test_CFLAGS" = set; then - CFLAGS="$ac_save_CFLAGS" -elif test $ac_cv_prog_cc_g = yes; then - if test "$GCC" = yes; then - CFLAGS="-g -O2" - else - CFLAGS="-g" - fi -else - if test "$GCC" = yes; then - CFLAGS="-O2" - else - CFLAGS= - fi -fi - - -# Extract the first word of "$CC", so it can be a program name with args. -set dummy $CC; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:863: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_FULL_CC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$FULL_CC" in - /*) - ac_cv_path_FULL_CC="$FULL_CC" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_FULL_CC="$FULL_CC" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_FULL_CC="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -FULL_CC="$ac_cv_path_FULL_CC" -if test -n "$FULL_CC"; then - echo "$ac_t""$FULL_CC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - - -echo $ac_n "checking how to run the C preprocessor""... $ac_c" 1>&6 -echo "configure:898: checking how to run the C preprocessor" >&5 -# On Suns, sometimes $CPP names a directory. -if test -n "$CPP" && test -d "$CPP"; then - CPP= -fi -if test -z "$CPP"; then -if eval "test \"`echo '$''{'ac_cv_prog_CPP'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - # This must be in double quotes, not single quotes, because CPP may get - # substituted into the Makefile and "${CC-cc}" will confuse make. - CPP="${CC-cc} -E" - # On the NeXT, cc -E runs the code through the compiler's parser, - # not just through cpp. - cat > conftest.$ac_ext < -Syntax Error -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:919: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - : -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - CPP="${CC-cc} -E -traditional-cpp" - cat > conftest.$ac_ext < -Syntax Error -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:936: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - : -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - CPP="${CC-cc} -nologo -E" - cat > conftest.$ac_ext < -Syntax Error -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:953: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - : -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - CPP=/lib/cpp -fi -rm -f conftest* -fi -rm -f conftest* -fi -rm -f conftest* - ac_cv_prog_CPP="$CPP" -fi - CPP="$ac_cv_prog_CPP" -else - ac_cv_prog_CPP="$CPP" -fi -echo "$ac_t""$CPP" 1>&6 - - -if test "$GCC" = yes ; then - CFLAGS="-O2 -Wall -D$ALLIANCE_OS" -fi - - -# Set default value for MAKE -# Extract the first word of "gmake", so it can be a program name with args. -set dummy gmake; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:987: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_GMAKE'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$GMAKE" in - /*) - ac_cv_path_GMAKE="$GMAKE" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_GMAKE="$GMAKE" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_GMAKE="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -GMAKE="$ac_cv_path_GMAKE" -if test -n "$GMAKE"; then - echo "$ac_t""$GMAKE" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "make", so it can be a program name with args. -set dummy make; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1022: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_MAKE'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$MAKE" in - /*) - ac_cv_path_MAKE="$MAKE" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_MAKE="$MAKE" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_MAKE="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -MAKE="$ac_cv_path_MAKE" -if test -n "$MAKE"; then - echo "$ac_t""$MAKE" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -if test -n "$GMAKE" ; then - MAKE=$GMAKE -fi - -ARFLAGS= - - -# Looking for particular programs -# Lex & Yacc -# Do not use AC_PROG_YACC because our yacc grammar -# is not compatible with bison... -# AC_PATH_PROG(YACC, yacc) - -for ac_prog in 'bison -y' byacc -do -# Extract the first word of "$ac_prog", so it can be a program name with args. -set dummy $ac_prog; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1072: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_YACC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test -n "$YACC"; then - ac_cv_prog_YACC="$YACC" # Let the user override the test. -else - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_prog_YACC="$ac_prog" - break - fi - done - IFS="$ac_save_ifs" -fi -fi -YACC="$ac_cv_prog_YACC" -if test -n "$YACC"; then - echo "$ac_t""$YACC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -test -n "$YACC" && break -done -test -n "$YACC" || YACC="yacc" - -# Extract the first word of "flex", so it can be a program name with args. -set dummy flex; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1105: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_LEX'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test -n "$LEX"; then - ac_cv_prog_LEX="$LEX" # Let the user override the test. -else - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_prog_LEX="flex" - break - fi - done - IFS="$ac_save_ifs" - test -z "$ac_cv_prog_LEX" && ac_cv_prog_LEX="lex" -fi -fi -LEX="$ac_cv_prog_LEX" -if test -n "$LEX"; then - echo "$ac_t""$LEX" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -if test -z "$LEXLIB" -then - case "$LEX" in - flex*) ac_lib=fl ;; - *) ac_lib=l ;; - esac - echo $ac_n "checking for yywrap in -l$ac_lib""... $ac_c" 1>&6 -echo "configure:1139: checking for yywrap in -l$ac_lib" >&5 -ac_lib_var=`echo $ac_lib'_'yywrap | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-l$ac_lib $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - LEXLIB="-l$ac_lib" -else - echo "$ac_t""no" 1>&6 -fi - -fi - -echo $ac_n "checking lex output file root""... $ac_c" 1>&6 -echo "configure:1181: checking lex output file root" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_lex_root'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - # The minimal lex program is just a single line: %%. But some broken lexes -# (Solaris, I think it was) want two %% lines, so accommodate them. -echo '%% -%%' | $LEX -if test -f lex.yy.c; then - ac_cv_prog_lex_root=lex.yy -elif test -f lexyy.c; then - ac_cv_prog_lex_root=lexyy -else - { echo "configure: error: cannot find output from $LEX; giving up" 1>&2; exit 1; } -fi -fi - -echo "$ac_t""$ac_cv_prog_lex_root" 1>&6 -LEX_OUTPUT_ROOT=$ac_cv_prog_lex_root - -echo $ac_n "checking whether yytext is a pointer""... $ac_c" 1>&6 -echo "configure:1202: checking whether yytext is a pointer" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_lex_yytext_pointer'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - # POSIX says lex can declare yytext either as a pointer or an array; the -# default is implementation-dependent. Figure out which it is, since -# not all implementations provide the %pointer and %array declarations. -ac_cv_prog_lex_yytext_pointer=no -echo 'extern char *yytext;' >>$LEX_OUTPUT_ROOT.c -ac_save_LIBS="$LIBS" -LIBS="$LIBS $LEXLIB" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - ac_cv_prog_lex_yytext_pointer=yes -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 -fi -rm -f conftest* -LIBS="$ac_save_LIBS" -rm -f "${LEX_OUTPUT_ROOT}.c" - -fi - -echo "$ac_t""$ac_cv_prog_lex_yytext_pointer" 1>&6 -if test $ac_cv_prog_lex_yytext_pointer = yes; then - cat >> confdefs.h <<\EOF -#define YYTEXT_POINTER 1 -EOF - -fi - - -YACCFLAGS=`echo $YACC | awk '{for (i=2 ; i<=NF ; i++) printf("%s ", $i);printf ("\n"); }'` - - -LEXFLAGS=`echo $LEX | awk '{for (i=2 ; i<=NF ; i++) printf("%s ", $i);printf ("\n"); }'` - - -# Extract the first word of "`echo $LEX | awk '{print $1}'`", so it can be a program name with args. -set dummy `echo $LEX | awk '{print $1}'`; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1252: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_FULL_LEX'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$FULL_LEX" in - /*) - ac_cv_path_FULL_LEX="$FULL_LEX" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_FULL_LEX="$FULL_LEX" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_FULL_LEX="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -FULL_LEX="$ac_cv_path_FULL_LEX" -if test -n "$FULL_LEX"; then - echo "$ac_t""$FULL_LEX" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - - -# Extract the first word of "`echo $YACC | awk '{print $1}'`", so it can be a program name with args. -set dummy `echo $YACC | awk '{print $1}'`; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1289: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_FULL_YACC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$FULL_YACC" in - /*) - ac_cv_path_FULL_YACC="$FULL_YACC" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_FULL_YACC="$FULL_YACC" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_FULL_YACC="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -FULL_YACC="$ac_cv_path_FULL_YACC" -if test -n "$FULL_YACC"; then - echo "$ac_t""$FULL_YACC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - - -# gcc-cpp has the wonderful -MM option to produce nicer dependencies -test "$GCC" = yes && CPP_MM=M; - -echo $ac_n "checking whether ln -s works""... $ac_c" 1>&6 -echo "configure:1327: checking whether ln -s works" >&5 -if eval "test \"`echo '$''{'ac_cv_prog_LN_S'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - rm -f conftestdata -if ln -s X conftestdata 2>/dev/null -then - rm -f conftestdata - ac_cv_prog_LN_S="ln -s" -else - ac_cv_prog_LN_S=ln -fi -fi -LN_S="$ac_cv_prog_LN_S" -if test "$ac_cv_prog_LN_S" = "ln -s"; then - echo "$ac_t""yes" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - -# Looking for ordinary programs - -# Extract the first word of "ar", so it can be a program name with args. -set dummy ar; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1353: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_AR'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$AR" in - /*) - ac_cv_path_AR="$AR" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_AR="$AR" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_AR="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -AR="$ac_cv_path_AR" -if test -n "$AR"; then - echo "$ac_t""$AR" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - -ARFLAGS=rv - - -# Extract the first word of "autoconf", so it can be a program name with args. -set dummy autoconf; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1392: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_AUTOCONF'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$AUTOCONF" in - /*) - ac_cv_path_AUTOCONF="$AUTOCONF" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_AUTOCONF="$AUTOCONF" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_AUTOCONF="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -AUTOCONF="$ac_cv_path_AUTOCONF" -if test -n "$AUTOCONF"; then - echo "$ac_t""$AUTOCONF" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "autoheader", so it can be a program name with args. -set dummy autoheader; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1427: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_AUTOHEADER'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$AUTOHEADER" in - /*) - ac_cv_path_AUTOHEADER="$AUTOHEADER" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_AUTOHEADER="$AUTOHEADER" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_AUTOHEADER="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -AUTOHEADER="$ac_cv_path_AUTOHEADER" -if test -n "$AUTOHEADER"; then - echo "$ac_t""$AUTOHEADER" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "automake", so it can be a program name with args. -set dummy automake; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1462: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_AUTOMAKE'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$AUTOMAKE" in - /*) - ac_cv_path_AUTOMAKE="$AUTOMAKE" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_AUTOMAKE="$AUTOMAKE" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_AUTOMAKE="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -AUTOMAKE="$ac_cv_path_AUTOMAKE" -if test -n "$AUTOMAKE"; then - echo "$ac_t""$AUTOMAKE" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - -# Extract the first word of "gawk", so it can be a program name with args. -set dummy gawk; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1498: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_GAWK'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$GAWK" in - /*) - ac_cv_path_GAWK="$GAWK" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_GAWK="$GAWK" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_GAWK="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -GAWK="$ac_cv_path_GAWK" -if test -n "$GAWK"; then - echo "$ac_t""$GAWK" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "awk", so it can be a program name with args. -set dummy awk; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1533: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_AWK'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$AWK" in - /*) - ac_cv_path_AWK="$AWK" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_AWK="$AWK" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_AWK="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -AWK="$ac_cv_path_AWK" -if test -n "$AWK"; then - echo "$ac_t""$AWK" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -if test -n "$GAWK" ; then - AWK=$GAWK -fi - -# Extract the first word of "chmod", so it can be a program name with args. -set dummy chmod; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1572: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_CHMOD'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$CHMOD" in - /*) - ac_cv_path_CHMOD="$CHMOD" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_CHMOD="$CHMOD" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_CHMOD="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -CHMOD="$ac_cv_path_CHMOD" -if test -n "$CHMOD"; then - echo "$ac_t""$CHMOD" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "cp", so it can be a program name with args. -set dummy cp; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1607: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_CP'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$CP" in - /*) - ac_cv_path_CP="$CP" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_CP="$CP" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_CP="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -CP="$ac_cv_path_CP" -if test -n "$CP"; then - echo "$ac_t""$CP" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "cat", so it can be a program name with args. -set dummy cat; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1642: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_CAT'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$CAT" in - /*) - ac_cv_path_CAT="$CAT" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_CAT="$CAT" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_CAT="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -CAT="$ac_cv_path_CAT" -if test -n "$CAT"; then - echo "$ac_t""$CAT" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "csh", so it can be a program name with args. -set dummy csh; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1677: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_CSH'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$CSH" in - /*) - ac_cv_path_CSH="$CSH" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_CSH="$CSH" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_CSH="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -CSH="$ac_cv_path_CSH" -if test -n "$CSH"; then - echo "$ac_t""$CSH" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "cut", so it can be a program name with args. -set dummy cut; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1712: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_CUT'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$CUT" in - /*) - ac_cv_path_CUT="$CUT" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_CUT="$CUT" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_CUT="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -CUT="$ac_cv_path_CUT" -if test -n "$CUT"; then - echo "$ac_t""$CUT" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "echo", so it can be a program name with args. -set dummy echo; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1747: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_ECHO'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$ECHO" in - /*) - ac_cv_path_ECHO="$ECHO" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_ECHO="$ECHO" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_ECHO="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -ECHO="$ac_cv_path_ECHO" -if test -n "$ECHO"; then - echo "$ac_t""$ECHO" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "false", so it can be a program name with args. -set dummy false; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1782: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_FALSE'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$FALSE" in - /*) - ac_cv_path_FALSE="$FALSE" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_FALSE="$FALSE" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_FALSE="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -FALSE="$ac_cv_path_FALSE" -if test -n "$FALSE"; then - echo "$ac_t""$FALSE" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "find", so it can be a program name with args. -set dummy find; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1817: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_FIND'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$FIND" in - /*) - ac_cv_path_FIND="$FIND" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_FIND="$FIND" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_FIND="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -FIND="$ac_cv_path_FIND" -if test -n "$FIND"; then - echo "$ac_t""$FIND" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "grep", so it can be a program name with args. -set dummy grep; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1852: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_GREP'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$GREP" in - /*) - ac_cv_path_GREP="$GREP" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_GREP="$GREP" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_GREP="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -GREP="$ac_cv_path_GREP" -if test -n "$GREP"; then - echo "$ac_t""$GREP" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "hostname", so it can be a program name with args. -set dummy hostname; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1887: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_HOSTNAME'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$HOSTNAME" in - /*) - ac_cv_path_HOSTNAME="$HOSTNAME" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_HOSTNAME="$HOSTNAME" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_HOSTNAME="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -HOSTNAME="$ac_cv_path_HOSTNAME" -if test -n "$HOSTNAME"; then - echo "$ac_t""$HOSTNAME" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "ld", so it can be a program name with args. -set dummy ld; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1922: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_LD'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$LD" in - /*) - ac_cv_path_LD="$LD" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_LD="$LD" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_LD="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -LD="$ac_cv_path_LD" -if test -n "$LD"; then - echo "$ac_t""$LD" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "lndir", so it can be a program name with args. -set dummy lndir; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1957: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_LNDIR'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$LNDIR" in - /*) - ac_cv_path_LNDIR="$LNDIR" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_LNDIR="$LNDIR" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_LNDIR="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -LNDIR="$ac_cv_path_LNDIR" -if test -n "$LNDIR"; then - echo "$ac_t""$LNDIR" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "ls", so it can be a program name with args. -set dummy ls; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:1992: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_LS'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$LS" in - /*) - ac_cv_path_LS="$LS" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_LS="$LS" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_LS="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -LS="$ac_cv_path_LS" -if test -n "$LS"; then - echo "$ac_t""$LS" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "mkdir", so it can be a program name with args. -set dummy mkdir; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2027: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_MKDIR'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$MKDIR" in - /*) - ac_cv_path_MKDIR="$MKDIR" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_MKDIR="$MKDIR" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_MKDIR="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -MKDIR="$ac_cv_path_MKDIR" -if test -n "$MKDIR"; then - echo "$ac_t""$MKDIR" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "mv", so it can be a program name with args. -set dummy mv; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2062: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_MV'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$MV" in - /*) - ac_cv_path_MV="$MV" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_MV="$MV" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_MV="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -MV="$ac_cv_path_MV" -if test -n "$MV"; then - echo "$ac_t""$MV" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "perl", so it can be a program name with args. -set dummy perl; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2097: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_PERL'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$PERL" in - /*) - ac_cv_path_PERL="$PERL" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_PERL="$PERL" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_PERL="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -PERL="$ac_cv_path_PERL" -if test -n "$PERL"; then - echo "$ac_t""$PERL" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "pwd", so it can be a program name with args. -set dummy pwd; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2132: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_PWDBIN'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$PWDBIN" in - /*) - ac_cv_path_PWDBIN="$PWDBIN" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_PWDBIN="$PWDBIN" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_PWDBIN="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -PWDBIN="$ac_cv_path_PWDBIN" -if test -n "$PWDBIN"; then - echo "$ac_t""$PWDBIN" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "ranlib", so it can be a program name with args. -set dummy ranlib; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2167: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_RANLIB'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$RANLIB" in - /*) - ac_cv_path_RANLIB="$RANLIB" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_RANLIB="$RANLIB" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_RANLIB="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -RANLIB="$ac_cv_path_RANLIB" -if test -n "$RANLIB"; then - echo "$ac_t""$RANLIB" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "rm", so it can be a program name with args. -set dummy rm; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2202: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_RM'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$RM" in - /*) - ac_cv_path_RM="$RM" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_RM="$RM" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_RM="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -RM="$ac_cv_path_RM" -if test -n "$RM"; then - echo "$ac_t""$RM" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "sed", so it can be a program name with args. -set dummy sed; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2237: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_SED'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$SED" in - /*) - ac_cv_path_SED="$SED" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_SED="$SED" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_SED="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -SED="$ac_cv_path_SED" -if test -n "$SED"; then - echo "$ac_t""$SED" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - -# Extract the first word of "sh", so it can be a program name with args. -set dummy sh; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2273: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_SH'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$SH" in - /*) - ac_cv_path_SH="$SH" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_SH="$SH" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_SH="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -SH="$ac_cv_path_SH" -if test -n "$SH"; then - echo "$ac_t""$SH" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -if test "$SH" != sh ; then - SHELL=$SH -else - SHELL=/bin/sh -fi - - -# Extract the first word of "strip", so it can be a program name with args. -set dummy strip; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2315: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_STRIP'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$STRIP" in - /*) - ac_cv_path_STRIP="$STRIP" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_STRIP="$STRIP" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_STRIP="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -STRIP="$ac_cv_path_STRIP" -if test -n "$STRIP"; then - echo "$ac_t""$STRIP" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "test", so it can be a program name with args. -set dummy test; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2350: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_TEST'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$TEST" in - /*) - ac_cv_path_TEST="$TEST" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_TEST="$TEST" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_TEST="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -TEST="$ac_cv_path_TEST" -if test -n "$TEST"; then - echo "$ac_t""$TEST" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "touch", so it can be a program name with args. -set dummy touch; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2385: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_TOUCH'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$TOUCH" in - /*) - ac_cv_path_TOUCH="$TOUCH" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_TOUCH="$TOUCH" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_TOUCH="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -TOUCH="$ac_cv_path_TOUCH" -if test -n "$TOUCH"; then - echo "$ac_t""$TOUCH" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "tr", so it can be a program name with args. -set dummy tr; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2420: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_TR'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$TR" in - /*) - ac_cv_path_TR="$TR" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_TR="$TR" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_TR="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -TR="$ac_cv_path_TR" -if test -n "$TR"; then - echo "$ac_t""$TR" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "true", so it can be a program name with args. -set dummy true; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2455: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_TRUE'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$TRUE" in - /*) - ac_cv_path_TRUE="$TRUE" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_TRUE="$TRUE" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_TRUE="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -TRUE="$ac_cv_path_TRUE" -if test -n "$TRUE"; then - echo "$ac_t""$TRUE" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - -# Extract the first word of "wc", so it can be a program name with args. -set dummy wc; ac_word=$2 -echo $ac_n "checking for $ac_word""... $ac_c" 1>&6 -echo "configure:2490: checking for $ac_word" >&5 -if eval "test \"`echo '$''{'ac_cv_path_WC'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - case "$WC" in - /*) - ac_cv_path_WC="$WC" # Let the user override the test with a path. - ;; - ?:/*) - ac_cv_path_WC="$WC" # Let the user override the test with a dos path. - ;; - *) - IFS="${IFS= }"; ac_save_ifs="$IFS"; IFS=":" - ac_dummy="$PATH" - for ac_dir in $ac_dummy; do - test -z "$ac_dir" && ac_dir=. - if test -f $ac_dir/$ac_word; then - ac_cv_path_WC="$ac_dir/$ac_word" - break - fi - done - IFS="$ac_save_ifs" - ;; -esac -fi -WC="$ac_cv_path_WC" -if test -n "$WC"; then - echo "$ac_t""$WC" 1>&6 -else - echo "$ac_t""no" 1>&6 -fi - - - -# SKIPTEST -# if false; then - -# Check that all the utilities are present - -# All but makeinfo, automake, autoconf, autoheader, zsh -if $TEST -z "$AR" \ - -o -z "$AWK" \ - -o -z "$CAT" \ - -o -z "$CHMOD" \ - -o -z "$CP" \ - -o -z "$CUT" \ - -o -z "$ECHO" \ - -o -z "$FALSE" \ - -o -z "$FIND" \ - -o -z "$GREP" \ - -o -z "$HOSTNAME" \ - -o -z "$LD" \ - -o -z "$LS" \ - -o -z "$MKDIR" \ - -o -z "$MV" \ - -o -z "$PERL" \ - -o -z "$PWDBIN" \ - -o -z "$RM" \ - -o -z "$SED" \ - -o -z "$STRIP" \ - -o -z "$TEST" \ - -o -z "$TOUCH" \ - -o -z "$TR" \ - -o -z "$TRUE" \ - -o -z "$WC" -then - echo "configure: warning: please install the above utilities that are not present" 1>&2 -fi - -if test "$ALLIANCE_OS" = Cygwin ; then - STRIP="echo" -fi - - -################################################################## Libraries... -echo "checking %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Headers and Libraries..." 1>&6 -echo "configure:2566: checking %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Headers and Libraries..." >&5 -# Check that Xpm is installed -# ($TRUE is used to avoid inclusion of -lXpm in LIBS) -#AC_CHECK_LIB(Xpm, XpmReadFileToImage, $TRUE, -# AC_MSG_ERROR([please install Xpm])) - -# Check that xforms is installed -#AC_CHECK_LIB(xforms, fl_init_font, $TRUE, -# AC_MSG_ERROR([please install xforms])) - - -if test "$ALLIANCE_OS" = Solaris ; then - x_includes=/usr/openwin/include - x_libraries=/usr/openwin/lib -fi - -# If we find X, set shell vars x_includes and x_libraries to the -# paths, otherwise set no_x=yes. -# Uses ac_ vars as temps to allow command line to override cache and checks. -# --without-x overrides everything else, but does not touch the cache. -echo $ac_n "checking for X""... $ac_c" 1>&6 -echo "configure:2587: checking for X" >&5 - -# Check whether --with-x or --without-x was given. -if test "${with_x+set}" = set; then - withval="$with_x" - : -fi - -# $have_x is `yes', `no', `disabled', or empty when we do not yet know. -if test "x$with_x" = xno; then - # The user explicitly disabled X. - have_x=disabled -else - if test "x$x_includes" != xNONE && test "x$x_libraries" != xNONE; then - # Both variables are already set. - have_x=yes - else -if eval "test \"`echo '$''{'ac_cv_have_x'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - # One or both of the vars are not set, and there is no cached value. -ac_x_includes=NO ac_x_libraries=NO -rm -fr conftestdir -if mkdir conftestdir; then - cd conftestdir - # Make sure to not put "make" in the Imakefile rules, since we grep it out. - cat > Imakefile <<'EOF' -acfindx: - @echo 'ac_im_incroot="${INCROOT}"; ac_im_usrlibdir="${USRLIBDIR}"; ac_im_libdir="${LIBDIR}"' -EOF - if (xmkmf) >/dev/null 2>/dev/null && test -f Makefile; then - # GNU make sometimes prints "make[1]: Entering...", which would confuse us. - eval `${MAKE-make} acfindx 2>/dev/null | grep -v make` - # Open Windows xmkmf reportedly sets LIBDIR instead of USRLIBDIR. - for ac_extension in a so sl; do - if test ! -f $ac_im_usrlibdir/libX11.$ac_extension && - test -f $ac_im_libdir/libX11.$ac_extension; then - ac_im_usrlibdir=$ac_im_libdir; break - fi - done - # Screen out bogus values from the imake configuration. They are - # bogus both because they are the default anyway, and because - # using them would break gcc on systems where it needs fixed includes. - case "$ac_im_incroot" in - /usr/include) ;; - *) test -f "$ac_im_incroot/X11/Xos.h" && ac_x_includes="$ac_im_incroot" ;; - esac - case "$ac_im_usrlibdir" in - /usr/lib | /lib) ;; - *) test -d "$ac_im_usrlibdir" && ac_x_libraries="$ac_im_usrlibdir" ;; - esac - fi - cd .. - rm -fr conftestdir -fi - -if test "$ac_x_includes" = NO; then - # Guess where to find include files, by looking for this one X11 .h file. - test -z "$x_direct_test_include" && x_direct_test_include=X11/Intrinsic.h - - # First, try using that file with no special directory specified. -cat > conftest.$ac_ext < -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:2654: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - rm -rf conftest* - # We can compile using X headers with no special include directory. -ac_x_includes= -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - # Look for the header file in a standard set of common directories. -# Check X11 before X11Rn because it is often a symlink to the current release. - for ac_dir in \ - /usr/X11/include \ - /usr/X11R6/include \ - /usr/X11R5/include \ - /usr/X11R4/include \ - \ - /usr/include/X11 \ - /usr/include/X11R6 \ - /usr/include/X11R5 \ - /usr/include/X11R4 \ - \ - /usr/local/X11/include \ - /usr/local/X11R6/include \ - /usr/local/X11R5/include \ - /usr/local/X11R4/include \ - \ - /usr/local/include/X11 \ - /usr/local/include/X11R6 \ - /usr/local/include/X11R5 \ - /usr/local/include/X11R4 \ - \ - /usr/X386/include \ - /usr/x386/include \ - /usr/XFree86/include/X11 \ - \ - /usr/include \ - /usr/local/include \ - /usr/unsupported/include \ - /usr/athena/include \ - /usr/local/x11r5/include \ - /usr/lpp/Xamples/include \ - \ - /usr/openwin/include \ - /usr/openwin/share/include \ - ; \ - do - if test -r "$ac_dir/$x_direct_test_include"; then - ac_x_includes=$ac_dir - break - fi - done -fi -rm -f conftest* -fi # $ac_x_includes = NO - -if test "$ac_x_libraries" = NO; then - # Check for the libraries. - - test -z "$x_direct_test_library" && x_direct_test_library=Xt - test -z "$x_direct_test_function" && x_direct_test_function=XtMalloc - - # See if we find them without any special options. - # Don't add to $LIBS permanently. - ac_save_LIBS="$LIBS" - LIBS="-l$x_direct_test_library $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - LIBS="$ac_save_LIBS" -# We can link X programs with no special library path. -ac_x_libraries= -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - LIBS="$ac_save_LIBS" -# First see if replacing the include by lib works. -# Check X11 before X11Rn because it is often a symlink to the current release. -for ac_dir in `echo "$ac_x_includes" | sed s/include/lib/` \ - /usr/X11/lib \ - /usr/X11R6/lib \ - /usr/X11R5/lib \ - /usr/X11R4/lib \ - \ - /usr/lib/X11 \ - /usr/lib/X11R6 \ - /usr/lib/X11R5 \ - /usr/lib/X11R4 \ - \ - /usr/local/X11/lib \ - /usr/local/X11R6/lib \ - /usr/local/X11R5/lib \ - /usr/local/X11R4/lib \ - \ - /usr/local/lib/X11 \ - /usr/local/lib/X11R6 \ - /usr/local/lib/X11R5 \ - /usr/local/lib/X11R4 \ - \ - /usr/X386/lib \ - /usr/x386/lib \ - /usr/XFree86/lib/X11 \ - \ - /usr/lib \ - /usr/local/lib \ - /usr/unsupported/lib \ - /usr/athena/lib \ - /usr/local/x11r5/lib \ - /usr/lpp/Xamples/lib \ - /lib/usr/lib/X11 \ - \ - /usr/openwin/lib \ - /usr/openwin/share/lib \ - ; \ -do - for ac_extension in a so sl; do - if test -r $ac_dir/lib${x_direct_test_library}.$ac_extension; then - ac_x_libraries=$ac_dir - break 2 - fi - done -done -fi -rm -f conftest* -fi # $ac_x_libraries = NO - -if test "$ac_x_includes" = NO || test "$ac_x_libraries" = NO; then - # Didn't find X anywhere. Cache the known absence of X. - ac_cv_have_x="have_x=no" -else - # Record where we found X for the cache. - ac_cv_have_x="have_x=yes \ - ac_x_includes=$ac_x_includes ac_x_libraries=$ac_x_libraries" -fi -fi - fi - eval "$ac_cv_have_x" -fi # $with_x != no - -if test "$have_x" != yes; then - echo "$ac_t""$have_x" 1>&6 - no_x=yes -else - # If each of the values was on the command line, it overrides each guess. - test "x$x_includes" = xNONE && x_includes=$ac_x_includes - test "x$x_libraries" = xNONE && x_libraries=$ac_x_libraries - # Update the cache value to reflect the command line values. - ac_cv_have_x="have_x=yes \ - ac_x_includes=$x_includes ac_x_libraries=$x_libraries" - echo "$ac_t""libraries $x_libraries, headers $x_includes" 1>&6 -fi - -if test "$no_x" = yes; then - # Not all programs may use this symbol, but it does not hurt to define it. - cat >> confdefs.h <<\EOF -#define X_DISPLAY_MISSING 1 -EOF - - X_CFLAGS= X_PRE_LIBS= X_LIBS= X_EXTRA_LIBS= -else - if test -n "$x_includes"; then - X_CFLAGS="$X_CFLAGS -I$x_includes" - fi - - # It would also be nice to do this for all -L options, not just this one. - if test -n "$x_libraries"; then - X_LIBS="$X_LIBS -L$x_libraries" - # For Solaris; some versions of Sun CC require a space after -R and - # others require no space. Words are not sufficient . . . . - case "`(uname -sr) 2>/dev/null`" in - "SunOS 5"*) - echo $ac_n "checking whether -R must be followed by a space""... $ac_c" 1>&6 -echo "configure:2836: checking whether -R must be followed by a space" >&5 - ac_xsave_LIBS="$LIBS"; LIBS="$LIBS -R$x_libraries" - cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - ac_R_nospace=yes -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - ac_R_nospace=no -fi -rm -f conftest* - if test $ac_R_nospace = yes; then - echo "$ac_t""no" 1>&6 - X_LIBS="$X_LIBS -R$x_libraries" - else - LIBS="$ac_xsave_LIBS -R $x_libraries" - cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - ac_R_space=yes -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - ac_R_space=no -fi -rm -f conftest* - if test $ac_R_space = yes; then - echo "$ac_t""yes" 1>&6 - X_LIBS="$X_LIBS -R $x_libraries" - else - echo "$ac_t""neither works" 1>&6 - fi - fi - LIBS="$ac_xsave_LIBS" - esac - fi - - # Check for system-dependent libraries X programs must link with. - # Do this before checking for the system-independent R6 libraries - # (-lICE), since we may need -lsocket or whatever for X linking. - - if test "$ISC" = yes; then - X_EXTRA_LIBS="$X_EXTRA_LIBS -lnsl_s -linet" - else - # Martyn.Johnson@cl.cam.ac.uk says this is needed for Ultrix, if the X - # libraries were built with DECnet support. And karl@cs.umb.edu says - # the Alpha needs dnet_stub (dnet does not exist). - echo $ac_n "checking for dnet_ntoa in -ldnet""... $ac_c" 1>&6 -echo "configure:2901: checking for dnet_ntoa in -ldnet" >&5 -ac_lib_var=`echo dnet'_'dnet_ntoa | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-ldnet $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="$X_EXTRA_LIBS -ldnet" -else - echo "$ac_t""no" 1>&6 -fi - - if test $ac_cv_lib_dnet_dnet_ntoa = no; then - echo $ac_n "checking for dnet_ntoa in -ldnet_stub""... $ac_c" 1>&6 -echo "configure:2942: checking for dnet_ntoa in -ldnet_stub" >&5 -ac_lib_var=`echo dnet_stub'_'dnet_ntoa | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-ldnet_stub $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="$X_EXTRA_LIBS -ldnet_stub" -else - echo "$ac_t""no" 1>&6 -fi - - fi - - # msh@cis.ufl.edu says -lnsl (and -lsocket) are needed for his 386/AT, - # to get the SysV transport functions. - # chad@anasazi.com says the Pyramis MIS-ES running DC/OSx (SVR4) - # needs -lnsl. - # The nsl library prevents programs from opening the X display - # on Irix 5.2, according to dickey@clark.net. - echo $ac_n "checking for gethostbyname""... $ac_c" 1>&6 -echo "configure:2990: checking for gethostbyname" >&5 -if eval "test \"`echo '$''{'ac_cv_func_gethostbyname'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -/* Override any gcc2 internal prototype to avoid an error. */ -/* We use char because int might match the return type of a gcc2 - builtin and then its argument prototype would still apply. */ -char gethostbyname(); - -int main() { - -/* The GNU C library defines this for functions which it implements - to always fail with ENOSYS. Some functions are actually named - something starting with __ and the normal name is an alias. */ -#if defined (__stub_gethostbyname) || defined (__stub___gethostbyname) -choke me -#else -gethostbyname(); -#endif - -; return 0; } -EOF -if { (eval echo configure:3018: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_func_gethostbyname=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_func_gethostbyname=no" -fi -rm -f conftest* -fi - -if eval "test \"`echo '$ac_cv_func_'gethostbyname`\" = yes"; then - echo "$ac_t""yes" 1>&6 - : -else - echo "$ac_t""no" 1>&6 -fi - - if test $ac_cv_func_gethostbyname = no; then - echo $ac_n "checking for gethostbyname in -lnsl""... $ac_c" 1>&6 -echo "configure:3039: checking for gethostbyname in -lnsl" >&5 -ac_lib_var=`echo nsl'_'gethostbyname | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-lnsl $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="$X_EXTRA_LIBS -lnsl" -else - echo "$ac_t""no" 1>&6 -fi - - fi - - # lieder@skyler.mavd.honeywell.com says without -lsocket, - # socket/setsockopt and other routines are undefined under SCO ODT - # 2.0. But -lsocket is broken on IRIX 5.2 (and is not necessary - # on later versions), says simon@lia.di.epfl.ch: it contains - # gethostby* variants that don't use the nameserver (or something). - # -lsocket must be given before -lnsl if both are needed. - # We assume that if connect needs -lnsl, so does gethostbyname. - echo $ac_n "checking for connect""... $ac_c" 1>&6 -echo "configure:3088: checking for connect" >&5 -if eval "test \"`echo '$''{'ac_cv_func_connect'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -/* Override any gcc2 internal prototype to avoid an error. */ -/* We use char because int might match the return type of a gcc2 - builtin and then its argument prototype would still apply. */ -char connect(); - -int main() { - -/* The GNU C library defines this for functions which it implements - to always fail with ENOSYS. Some functions are actually named - something starting with __ and the normal name is an alias. */ -#if defined (__stub_connect) || defined (__stub___connect) -choke me -#else -connect(); -#endif - -; return 0; } -EOF -if { (eval echo configure:3116: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_func_connect=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_func_connect=no" -fi -rm -f conftest* -fi - -if eval "test \"`echo '$ac_cv_func_'connect`\" = yes"; then - echo "$ac_t""yes" 1>&6 - : -else - echo "$ac_t""no" 1>&6 -fi - - if test $ac_cv_func_connect = no; then - echo $ac_n "checking for connect in -lsocket""... $ac_c" 1>&6 -echo "configure:3137: checking for connect in -lsocket" >&5 -ac_lib_var=`echo socket'_'connect | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-lsocket $X_EXTRA_LIBS $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="-lsocket $X_EXTRA_LIBS" -else - echo "$ac_t""no" 1>&6 -fi - - fi - - # gomez@mi.uni-erlangen.de says -lposix is necessary on A/UX. - echo $ac_n "checking for remove""... $ac_c" 1>&6 -echo "configure:3180: checking for remove" >&5 -if eval "test \"`echo '$''{'ac_cv_func_remove'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -/* Override any gcc2 internal prototype to avoid an error. */ -/* We use char because int might match the return type of a gcc2 - builtin and then its argument prototype would still apply. */ -char remove(); - -int main() { - -/* The GNU C library defines this for functions which it implements - to always fail with ENOSYS. Some functions are actually named - something starting with __ and the normal name is an alias. */ -#if defined (__stub_remove) || defined (__stub___remove) -choke me -#else -remove(); -#endif - -; return 0; } -EOF -if { (eval echo configure:3208: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_func_remove=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_func_remove=no" -fi -rm -f conftest* -fi - -if eval "test \"`echo '$ac_cv_func_'remove`\" = yes"; then - echo "$ac_t""yes" 1>&6 - : -else - echo "$ac_t""no" 1>&6 -fi - - if test $ac_cv_func_remove = no; then - echo $ac_n "checking for remove in -lposix""... $ac_c" 1>&6 -echo "configure:3229: checking for remove in -lposix" >&5 -ac_lib_var=`echo posix'_'remove | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-lposix $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="$X_EXTRA_LIBS -lposix" -else - echo "$ac_t""no" 1>&6 -fi - - fi - - # BSDI BSD/OS 2.1 needs -lipc for XOpenDisplay. - echo $ac_n "checking for shmat""... $ac_c" 1>&6 -echo "configure:3272: checking for shmat" >&5 -if eval "test \"`echo '$''{'ac_cv_func_shmat'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -/* Override any gcc2 internal prototype to avoid an error. */ -/* We use char because int might match the return type of a gcc2 - builtin and then its argument prototype would still apply. */ -char shmat(); - -int main() { - -/* The GNU C library defines this for functions which it implements - to always fail with ENOSYS. Some functions are actually named - something starting with __ and the normal name is an alias. */ -#if defined (__stub_shmat) || defined (__stub___shmat) -choke me -#else -shmat(); -#endif - -; return 0; } -EOF -if { (eval echo configure:3300: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_func_shmat=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_func_shmat=no" -fi -rm -f conftest* -fi - -if eval "test \"`echo '$ac_cv_func_'shmat`\" = yes"; then - echo "$ac_t""yes" 1>&6 - : -else - echo "$ac_t""no" 1>&6 -fi - - if test $ac_cv_func_shmat = no; then - echo $ac_n "checking for shmat in -lipc""... $ac_c" 1>&6 -echo "configure:3321: checking for shmat in -lipc" >&5 -ac_lib_var=`echo ipc'_'shmat | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-lipc $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_EXTRA_LIBS="$X_EXTRA_LIBS -lipc" -else - echo "$ac_t""no" 1>&6 -fi - - fi - fi - - # Check for libraries that X11R6 Xt/Xaw programs need. - ac_save_LDFLAGS="$LDFLAGS" - test -n "$x_libraries" && LDFLAGS="$LDFLAGS -L$x_libraries" - # SM needs ICE to (dynamically) link under SunOS 4.x (so we have to - # check for ICE first), but we must link in the order -lSM -lICE or - # we get undefined symbols. So assume we have SM if we have ICE. - # These have to be linked with before -lX11, unlike the other - # libraries we check for below, so use a different variable. - # --interran@uluru.Stanford.EDU, kb@cs.umb.edu. - echo $ac_n "checking for IceConnectionNumber in -lICE""... $ac_c" 1>&6 -echo "configure:3373: checking for IceConnectionNumber in -lICE" >&5 -ac_lib_var=`echo ICE'_'IceConnectionNumber | sed 'y%./+-%__p_%'` -if eval "test \"`echo '$''{'ac_cv_lib_$ac_lib_var'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - ac_save_LIBS="$LIBS" -LIBS="-lICE $X_EXTRA_LIBS $LIBS" -cat > conftest.$ac_ext <&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_lib_$ac_lib_var=no" -fi -rm -f conftest* -LIBS="$ac_save_LIBS" - -fi -if eval "test \"`echo '$ac_cv_lib_'$ac_lib_var`\" = yes"; then - echo "$ac_t""yes" 1>&6 - X_PRE_LIBS="$X_PRE_LIBS -lSM -lICE" -else - echo "$ac_t""no" 1>&6 -fi - - LDFLAGS="$ac_save_LDFLAGS" - -fi - - -#dnl Check for Motif include files location. -#dnl The LAST one found is used, this makes the highest version to be used, -#dnl e.g. when Motif1.2 and Motif2.0 are both present. - -SKIP_MOTIF= -if test -z "$SKIP_MOTIF"; then - gui_includes="`echo $x_includes|sed 's%/^/^/*$%%'` /local/Motif*/include /local/include/Motif* /usr/local/Motif*/include /usr/local/include/Motif* /usr/include/Motif* /usr/Motif*/include /usr/local/include /usr/local/X11*/include /usr/include /usr/X11*/include /usr/include/X11* /usr/dt/include $MOTIFHOME/include $GUI_INC_LOC" - echo $ac_n "checking for location of Motif GUI includes""... $ac_c" 1>&6 -echo "configure:3425: checking for location of Motif GUI includes" >&5 - GUI_INC_LOC= - for try in $gui_includes; do - if test -f "$try/Xm/Xm.h"; then - GUI_INC_LOC=$try - fi - done - if test -n "$GUI_INC_LOC"; then - echo "$ac_t""$GUI_INC_LOC" 1>&6 - test "$GUI_INC_LOC" = /usr/include && GUI_INC_LOC=. - else - echo "$ac_t""" 1>&6 - SKIP_MOTIF=YES - fi -fi - -#dnl Check for Motif library files location. -#dnl The LAST one found is used, this makes the highest version to be used, -#dnl e.g. when Motif1.2 and Motif2.0 are both present. - -if test -z "$SKIP_MOTIF"; then - gui_libs="`echo $x_libraries|sed 's%/^/^/*$%%'` `echo "$GUI_INC_LOC" | sed 's/include/lib/'` /local/Motif*/lib /local/lib/Motif* /usr/local/Motif*/lib /usr/local/lib/Motif* /usr/Motif*/lib /usr/lib/Motif* /usr/local/lib /usr/local/X11*/lib /usr/lib /usr/X11*/lib /usr/lib/X11* /usr/dt/lib $MOTIFHOME/lib $GUI_LIB_LOC" - echo $ac_n "checking for location of Motif GUI libs""... $ac_c" 1>&6 -echo "configure:3448: checking for location of Motif GUI libs" >&5 - GUI_LIB_LOC= - for try in $gui_libs; do - if test -f "$try/libXm.a" -o -f "$try/libXm.so" -o -f "$try/libXm.sl"; then - GUI_LIB_LOC=$try - if test "`(uname) 2>/dev/null`" = SunOS && - uname -r | grep '^5' >/dev/null; then - GUI_LIB_LOC="$GUI_LIB_LOC -R $try" - fi - fi - done - if test -n "$GUI_LIB_LOC"; then - echo "$ac_t""$GUI_LIB_LOC" 1>&6 - else - echo "$ac_t""" 1>&6 - SKIP_MOTIF=YES - fi -fi - -MOTIF_INC_LOC="-I$GUI_INC_LOC" -MOTIF_LIB_LOC="-L$GUI_LIB_LOC -lXm" - -# Try static link on Linux -# TODO: faire pareil pour Xpm, voir gvim??? -# ERRORLinux !!!! ca marche pas Xm a besoin de -lXp (pb xfsm) - - if test -f "$GUI_LIB_LOC/libXm.a"; then - if test "$ALLIANCE_OS" = ERRORLinux; then - MOTIF_LIB_LOC="$GUI_LIB_LOC/libXm.a" - fi - fi - - - - -# Under Cygwin I had problems with the order of libs... -if test "$ALLIANCE_OS" = Cygwin ; then - X_PRE_LIBS="-lXt $X_PRE_LIBS" -fi - -# Check if a small X app compiles - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS" -echo $ac_n "checking if you can link X11 app""... $ac_c" 1>&6 -echo "configure:3495: checking if you can link X11 app" >&5 -cat > conftest.$ac_ext < -#include -int main() { - XOpenDisplay (":0"); -; return 0; } -EOF -if { (eval echo configure:3505: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6 -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""ERROR: BAD X11 environment" 1>&6 - -fi -rm -f conftest* -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - -# Check if the motif lib needs other libs to link ok - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" - -echo "checking if you can link Motif/LessTif app" 1>&6 -echo "configure:3527: checking if you can link Motif/LessTif app" >&5 -echo $ac_n "checking without additional libs""... $ac_c" 1>&6 -echo "configure:3529: checking without additional libs" >&5 -cat > conftest.$ac_ext < -# include -# include -# include -# include -int main() { - XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app ); -; return 0; } -EOF -if { (eval echo configure:3550: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6 -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6 - -# try with Xintl -echo $ac_n "checking with Xintl""... $ac_c" 1>&6 -echo "configure:3561: checking with Xintl" >&5 -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXintl -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" - -cat > conftest.$ac_ext < -# include -# include -# include -# include -int main() { - XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app ); -; return 0; } -EOF -if { (eval echo configure:3585: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; X_PRE_LIBS="$X_PRE_LIBS -lXintl" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6 - -# try with Xp -echo $ac_n "checking with Xext and Xp""... $ac_c" 1>&6 -echo "configure:3596: checking with Xext and Xp" >&5 -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXext -lXp -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" - -cat > conftest.$ac_ext < -# include -# include -# include -# include -int main() { - XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app ); -; return 0; } -EOF -if { (eval echo configure:3620: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; X_PRE_LIBS="$X_PRE_LIBS -lXext -lXp" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""ERROR: BAD Motif/LessTif environment" 1>&6 - -fi -rm -f conftest* -fi -rm -f conftest* -fi -rm -f conftest* - -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - - - -XPM_CFLAGS_LOC="" -XPM_LIBS_LOC="-lXpm" - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS $XPM_LIBS_LOC $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS $XPM_CFLAGS_LOC" -echo $ac_n "checking for libXpm""... $ac_c" 1>&6 -echo "configure:3649: checking for libXpm" >&5 -cat > conftest.$ac_ext < -#include -#include -int main() { - XpmWriteFileFromPixmap( NULL, NULL, NULL, NULL, NULL ); -; return 0; } -EOF -if { (eval echo configure:3660: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; AUTO_HAS="$AUTO_HAS -DAUTO_HAS_XPM" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6;XPM_CFLAGS_LOC="" ; XPM_LIBS_LOC="" - -fi -rm -f conftest* -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - - - - -# Check where usefull GNU libs are installed (readline) -#AC_CHECK_LIB(readline, main, $TRUE, -#AC_MSG_WARN(Cannot find readline library), -ltermcap ) - - -# Check for readline include - -SKIP_GNU= -if test -z "$SKIP_GNU"; then - gnu_includes="`echo $LD_LIBRARY_PATH | sed 's/:/ /g' | sed 's/lib/include/g'` /usr/local/include /usr/include $GNUHOME/include $GNU_INC_LOC" - echo $ac_n "checking for location of GNU readline include""... $ac_c" 1>&6 -echo "configure:3688: checking for location of GNU readline include" >&5 - GNU_INC_LOC= -# echo $gnu_includes - for try in $gnu_includes; do - if test -f "$try/readline/readline.h"; then - GNU_INC_LOC=$try - fi - done - if test -n "$GNU_INC_LOC"; then - echo "$ac_t""$GNU_INC_LOC" 1>&6 - test "$GNU_INC_LOC" = /usr/include && GNU_INC_LOC=. - else - echo "$ac_t""not found." 1>&6 - SKIP_GNU=YES - fi -fi - -# Check for readline library - -if test -z "$SKIP_GNU"; then - gnu_libs="`echo $LD_LIBRARY_PATH | sed 's/:/ /g'` `echo "$GNU_INC_LOC" | sed 's/include/lib/'` /usr/local/lib /usr/lib $GNUHOME/lib $GNU_LIB_LOC" - echo $ac_n "checking for location of GNU libs""... $ac_c" 1>&6 -echo "configure:3710: checking for location of GNU libs" >&5 - GNU_LIB_LOC= -# echo $gnu_libs - for try in $gnu_libs; do - if test -f "$try/libreadline.a" ; then - GNU_LIB_LOC=$try - fi - done - if test -n "$GNU_LIB_LOC"; then - echo "$ac_t""$GNU_LIB_LOC" 1>&6 - else - echo "$ac_t""not found. Please install readline and add lib to your LD_LIBRARY_PATH " 1>&6 - SKIP_GNU=YES - fi -fi - - - - - -################################################################### Headers... -echo $ac_n "checking for ANSI C header files""... $ac_c" 1>&6 -echo "configure:3732: checking for ANSI C header files" >&5 -if eval "test \"`echo '$''{'ac_cv_header_stdc'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -#include -#include -#include -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:3745: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - rm -rf conftest* - ac_cv_header_stdc=yes -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - ac_cv_header_stdc=no -fi -rm -f conftest* - -if test $ac_cv_header_stdc = yes; then - # SunOS 4.x string.h does not declare mem*, contrary to ANSI. -cat > conftest.$ac_ext < -EOF -if (eval "$ac_cpp conftest.$ac_ext") 2>&5 | - egrep "memchr" >/dev/null 2>&1; then - : -else - rm -rf conftest* - ac_cv_header_stdc=no -fi -rm -f conftest* - -fi - -if test $ac_cv_header_stdc = yes; then - # ISC 2.0.2 stdlib.h does not declare free, contrary to ANSI. -cat > conftest.$ac_ext < -EOF -if (eval "$ac_cpp conftest.$ac_ext") 2>&5 | - egrep "free" >/dev/null 2>&1; then - : -else - rm -rf conftest* - ac_cv_header_stdc=no -fi -rm -f conftest* - -fi - -if test $ac_cv_header_stdc = yes; then - # /bin/cc in Irix-4.0.5 gets non-ANSI ctype macros unless using -ansi. -if test "$cross_compiling" = yes; then - : -else - cat > conftest.$ac_ext < -#define ISLOWER(c) ('a' <= (c) && (c) <= 'z') -#define TOUPPER(c) (ISLOWER(c) ? 'A' + ((c) - 'a') : (c)) -#define XOR(e, f) (((e) && !(f)) || (!(e) && (f))) -int main () { int i; for (i = 0; i < 256; i++) -if (XOR (islower (i), ISLOWER (i)) || toupper (i) != TOUPPER (i)) exit(2); -exit (0); } - -EOF -if { (eval echo configure:3812: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext} && (./conftest; exit) 2>/dev/null -then - : -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -fr conftest* - ac_cv_header_stdc=no -fi -rm -fr conftest* -fi - -fi -fi - -echo "$ac_t""$ac_cv_header_stdc" 1>&6 -if test $ac_cv_header_stdc = yes; then - cat >> confdefs.h <<\EOF -#define STDC_HEADERS 1 -EOF - -fi - - -#AC_CHECK_SIZEOF(int) - -#AC_CHECK_SIZEOF(void *) - -#AC_MSG_RESULT([kernel name : "$KERNEL_FILE"]) - -################################################################### OS specific... - -vfork=vfork -echo $ac_n "checking for pid_t""... $ac_c" 1>&6 -echo "configure:3846: checking for pid_t" >&5 -if eval "test \"`echo '$''{'ac_cv_type_pid_t'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -#if STDC_HEADERS -#include -#include -#endif -EOF -if (eval "$ac_cpp conftest.$ac_ext") 2>&5 | - egrep "(^|[^a-zA-Z_0-9])pid_t[^a-zA-Z_0-9]" >/dev/null 2>&1; then - rm -rf conftest* - ac_cv_type_pid_t=yes -else - rm -rf conftest* - ac_cv_type_pid_t=no -fi -rm -f conftest* - -fi -echo "$ac_t""$ac_cv_type_pid_t" 1>&6 -if test $ac_cv_type_pid_t = no; then - cat >> confdefs.h <<\EOF -#define pid_t int -EOF - -fi - -ac_safe=`echo "vfork.h" | sed 'y%./+-%__p_%'` -echo $ac_n "checking for vfork.h""... $ac_c" 1>&6 -echo "configure:3880: checking for vfork.h" >&5 -if eval "test \"`echo '$''{'ac_cv_header_$ac_safe'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -EOF -ac_try="$ac_cpp conftest.$ac_ext >/dev/null 2>conftest.out" -{ (eval echo configure:3890: \"$ac_try\") 1>&5; (eval $ac_try) 2>&5; } -ac_err=`grep -v '^ *+' conftest.out | grep -v "^conftest.${ac_ext}\$"` -if test -z "$ac_err"; then - rm -rf conftest* - eval "ac_cv_header_$ac_safe=yes" -else - echo "$ac_err" >&5 - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_header_$ac_safe=no" -fi -rm -f conftest* -fi -if eval "test \"`echo '$ac_cv_header_'$ac_safe`\" = yes"; then - echo "$ac_t""yes" 1>&6 - cat >> confdefs.h <<\EOF -#define HAVE_VFORK_H 1 -EOF - -else - echo "$ac_t""no" 1>&6 -fi - -echo $ac_n "checking for working vfork""... $ac_c" 1>&6 -echo "configure:3915: checking for working vfork" >&5 -if eval "test \"`echo '$''{'ac_cv_func_vfork_works'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - if test "$cross_compiling" = yes; then - echo $ac_n "checking for vfork""... $ac_c" 1>&6 -echo "configure:3921: checking for vfork" >&5 -if eval "test \"`echo '$''{'ac_cv_func_vfork'+set}'`\" = set"; then - echo $ac_n "(cached) $ac_c" 1>&6 -else - cat > conftest.$ac_ext < -/* Override any gcc2 internal prototype to avoid an error. */ -/* We use char because int might match the return type of a gcc2 - builtin and then its argument prototype would still apply. */ -char vfork(); - -int main() { - -/* The GNU C library defines this for functions which it implements - to always fail with ENOSYS. Some functions are actually named - something starting with __ and the normal name is an alias. */ -#if defined (__stub_vfork) || defined (__stub___vfork) -choke me -#else -vfork(); -#endif - -; return 0; } -EOF -if { (eval echo configure:3949: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - eval "ac_cv_func_vfork=yes" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - eval "ac_cv_func_vfork=no" -fi -rm -f conftest* -fi - -if eval "test \"`echo '$ac_cv_func_'vfork`\" = yes"; then - echo "$ac_t""yes" 1>&6 - : -else - echo "$ac_t""no" 1>&6 -fi - -ac_cv_func_vfork_works=$ac_cv_func_vfork -else - cat > conftest.$ac_ext < -#include -#include -#ifdef HAVE_UNISTD_H -#include -#endif -#ifdef HAVE_VFORK_H -#include -#endif -/* On some sparc systems, changes by the child to local and incoming - argument registers are propagated back to the parent. - The compiler is told about this with #include , - but some compilers (e.g. gcc -O) don't grok . - Test for this by using a static variable whose address - is put into a register that is clobbered by the vfork. */ -static -#ifdef __cplusplus -sparc_address_test (int arg) -#else -sparc_address_test (arg) int arg; -#endif -{ - static pid_t child; - if (!child) { - child = vfork (); - if (child < 0) { - perror ("vfork"); - _exit(2); - } - if (!child) { - arg = getpid(); - write(-1, "", 0); - _exit (arg); - } - } -} -main() { - pid_t parent = getpid (); - pid_t child; - - sparc_address_test (); - - child = vfork (); - - if (child == 0) { - /* Here is another test for sparc vfork register problems. - This test uses lots of local variables, at least - as many local variables as main has allocated so far - including compiler temporaries. 4 locals are enough for - gcc 1.40.3 on a Solaris 4.1.3 sparc, but we use 8 to be safe. - A buggy compiler should reuse the register of parent - for one of the local variables, since it will think that - parent can't possibly be used any more in this routine. - Assigning to the local variable will thus munge parent - in the parent process. */ - pid_t - p = getpid(), p1 = getpid(), p2 = getpid(), p3 = getpid(), - p4 = getpid(), p5 = getpid(), p6 = getpid(), p7 = getpid(); - /* Convince the compiler that p..p7 are live; otherwise, it might - use the same hardware register for all 8 local variables. */ - if (p != p1 || p != p2 || p != p3 || p != p4 - || p != p5 || p != p6 || p != p7) - _exit(1); - - /* On some systems (e.g. IRIX 3.3), - vfork doesn't separate parent from child file descriptors. - If the child closes a descriptor before it execs or exits, - this munges the parent's descriptor as well. - Test for this by closing stdout in the child. */ - _exit(close(fileno(stdout)) != 0); - } else { - int status; - struct stat st; - - while (wait(&status) != child) - ; - exit( - /* Was there some problem with vforking? */ - child < 0 - - /* Did the child fail? (This shouldn't happen.) */ - || status - - /* Did the vfork/compiler bug occur? */ - || parent != getpid() - - /* Did the file descriptor bug occur? */ - || fstat(fileno(stdout), &st) != 0 - ); - } -} -EOF -if { (eval echo configure:4066: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext} && (./conftest; exit) 2>/dev/null -then - ac_cv_func_vfork_works=yes -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -fr conftest* - ac_cv_func_vfork_works=no -fi -rm -fr conftest* -fi - -fi - -echo "$ac_t""$ac_cv_func_vfork_works" 1>&6 -if test $ac_cv_func_vfork_works = no; then - cat >> confdefs.h <<\EOF -#define vfork fork -EOF - -fi - -echo $ac_n "checking AUTO_HAS_VFORK""... $ac_c" 1>&6 -echo "configure:4089: checking AUTO_HAS_VFORK" >&5 -if test $vfork = fork; then -echo "$ac_t""no" 1>&6 -else -echo "$ac_t""yes" 1>&6 -AUTO_HAS="$AUTO_HAS -DAUTO_HAS_VFORK" -fi - -echo $ac_n "checking AUTO_HAS_SA_RESTART""... $ac_c" 1>&6 -echo "configure:4098: checking AUTO_HAS_SA_RESTART" >&5 -cat > conftest.$ac_ext < -#include -#include -int main() { -struct sigaction sgct; -sgct.sa_flags = SA_RESTART; -sigaction( SIGCHLD, &sgct , NULL ); -; return 0; } -EOF -if { (eval echo configure:4111: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; AUTO_HAS="$AUTO_HAS -DAUTO_HAS_SA_RESTART" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6 -fi -rm -f conftest* - -echo $ac_n "checking AUTO_HAS_DRAND48""... $ac_c" 1>&6 -echo "configure:4123: checking AUTO_HAS_DRAND48" >&5 -cat > conftest.$ac_ext < -#include -int main() { - double Proba; - Proba = drand48(); -; return 0; } -EOF -if { (eval echo configure:4134: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; AUTO_HAS="$AUTO_HAS -DAUTO_HAS_DRAND48" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6 -fi -rm -f conftest* - -echo $ac_n "checking AUTO_HAS_VALUES_H""... $ac_c" 1>&6 -echo "configure:4146: checking AUTO_HAS_VALUES_H" >&5 -cat > conftest.$ac_ext < -#include -#include -int main() { - float Proba; - Proba = MAXFLOAT; -; return 0; } -EOF -if { (eval echo configure:4158: \"$ac_link\") 1>&5; (eval $ac_link) 2>&5; } && test -s conftest${ac_exeext}; then - rm -rf conftest* - echo "$ac_t""yes" 1>&6; AUTO_HAS="$AUTO_HAS -DAUTO_HAS_VALUES_H" -else - echo "configure: failed program was:" >&5 - cat conftest.$ac_ext >&5 - rm -rf conftest* - echo "$ac_t""no" 1>&6 -fi -rm -f conftest* - - - -#fi # SKIPTEST - -################################################################### Alliance ALLIANCE_TOP -echo $ac_n "checking where the Alliance package was installed""... $ac_c" 1>&6 -echo "configure:4175: checking where the Alliance package was installed" >&5 -# Avoid problems with soft links and builtin pwd... -ALLIANCE_TOP=`$PWDBIN | sed 's§share/etc$§archi§'` -ALLIANCE_TOP=`echo $ALLIANCE_TOP | sed 's§archi/Cygwin/etc$§archi§'` - -export ALLIANCE_TOP -echo "$ac_t""""" 1>&6 - - -DATE=`date` - - -HOST=`uname -a` - - -# create output files - -trap '' 1 2 15 -cat > confcache <<\EOF -# This file is a shell script that caches the results of configure -# tests run on this system so they can be shared between configure -# scripts and configure runs. It is not useful on other systems. -# If it contains results you don't want to keep, you may remove or edit it. -# -# By default, configure uses ./config.cache as the cache file, -# creating it if it does not exist already. You can give configure -# the --cache-file=FILE option to use a different cache file; that is -# what configure does when it calls configure scripts in -# subdirectories, so they share the cache. -# Giving --cache-file=/dev/null disables caching, for debugging configure. -# config.status only pays attention to the cache file if you give it the -# --recheck option to rerun configure. -# -EOF -# The following way of writing the cache mishandles newlines in values, -# but we know of no workaround that is simple, portable, and efficient. -# So, don't put newlines in cache variables' values. -# Ultrix sh set writes to stderr and can't be redirected directly, -# and sets the high bit in the cache file unless we assign to the vars. -(set) 2>&1 | - case `(ac_space=' '; set | grep ac_space) 2>&1` in - *ac_space=\ *) - # `set' does not quote correctly, so add quotes (double-quote substitution - # turns \\\\ into \\, and sed turns \\ into \). - sed -n \ - -e "s/'/'\\\\''/g" \ - -e "s/^\\([a-zA-Z0-9_]*_cv_[a-zA-Z0-9_]*\\)=\\(.*\\)/\\1=\${\\1='\\2'}/p" - ;; - *) - # `set' quotes correctly as required by POSIX, so do not add quotes. - sed -n -e 's/^\([a-zA-Z0-9_]*_cv_[a-zA-Z0-9_]*\)=\(.*\)/\1=${\1=\2}/p' - ;; - esac >> confcache -if cmp -s $cache_file confcache; then - : -else - if test -w $cache_file; then - echo "updating cache $cache_file" - cat confcache > $cache_file - else - echo "not updating unwritable cache $cache_file" - fi -fi -rm -f confcache - -trap 'rm -fr conftest* confdefs* core core.* *.core $ac_clean_files; exit 1' 1 2 15 - -test "x$prefix" = xNONE && prefix=$ac_default_prefix -# Let make expand exec_prefix. -test "x$exec_prefix" = xNONE && exec_prefix='${prefix}' - -# Any assignment to VPATH causes Sun make to only execute -# the first set of double-colon rules, so remove it if not needed. -# If there is a colon in the path, we need to keep it. -if test "x$srcdir" = x.; then - ac_vpsub='/^[ ]*VPATH[ ]*=[^:]*$/d' -fi - -trap 'rm -f $CONFIG_STATUS conftest*; exit 1' 1 2 15 - -# Transform confdefs.h into DEFS. -# Protect against shell expansion while executing Makefile rules. -# Protect against Makefile macro expansion. -cat > conftest.defs <<\EOF -s%#define \([A-Za-z_][A-Za-z0-9_]*\) *\(.*\)%-D\1=\2%g -s%[ `~#$^&*(){}\\|;'"<>?]%\\&%g -s%\[%\\&%g -s%\]%\\&%g -s%\$%$$%g -EOF -DEFS=`sed -f conftest.defs confdefs.h | tr '\012' ' '` -rm -f conftest.defs - - -# Without the "./", some shells look in PATH for config.status. -: ${CONFIG_STATUS=./config.status} - -echo creating $CONFIG_STATUS -rm -f $CONFIG_STATUS -cat > $CONFIG_STATUS </dev/null | sed 1q`: -# -# $0 $ac_configure_args -# -# Compiler output produced by configure, useful for debugging -# configure, is in ./config.log if it exists. - -ac_cs_usage="Usage: $CONFIG_STATUS [--recheck] [--version] [--help]" -for ac_option -do - case "\$ac_option" in - -recheck | --recheck | --rechec | --reche | --rech | --rec | --re | --r) - echo "running \${CONFIG_SHELL-/bin/sh} $0 $ac_configure_args --no-create --no-recursion" - exec \${CONFIG_SHELL-/bin/sh} $0 $ac_configure_args --no-create --no-recursion ;; - -version | --version | --versio | --versi | --vers | --ver | --ve | --v) - echo "$CONFIG_STATUS generated by autoconf version 2.13" - exit 0 ;; - -help | --help | --hel | --he | --h) - echo "\$ac_cs_usage"; exit 0 ;; - *) echo "\$ac_cs_usage"; exit 1 ;; - esac -done - -ac_given_srcdir=$srcdir - -trap 'rm -fr `echo "alliance_os.mk alc_env.sh alc_env.csh alc_env.bat" | sed "s/:[^ ]*//g"` conftest*; exit 1' 1 2 15 -EOF -cat >> $CONFIG_STATUS < conftest.subs <<\\CEOF -$ac_vpsub -$extrasub -s%@SHELL@%$SHELL%g -s%@CFLAGS@%$CFLAGS%g -s%@CPPFLAGS@%$CPPFLAGS%g -s%@CXXFLAGS@%$CXXFLAGS%g -s%@FFLAGS@%$FFLAGS%g -s%@DEFS@%$DEFS%g -s%@LDFLAGS@%$LDFLAGS%g -s%@LIBS@%$LIBS%g -s%@exec_prefix@%$exec_prefix%g -s%@prefix@%$prefix%g -s%@program_transform_name@%$program_transform_name%g -s%@bindir@%$bindir%g -s%@sbindir@%$sbindir%g -s%@libexecdir@%$libexecdir%g -s%@datadir@%$datadir%g -s%@sysconfdir@%$sysconfdir%g -s%@sharedstatedir@%$sharedstatedir%g -s%@localstatedir@%$localstatedir%g -s%@libdir@%$libdir%g -s%@includedir@%$includedir%g -s%@oldincludedir@%$oldincludedir%g -s%@infodir@%$infodir%g -s%@mandir@%$mandir%g -s%@ALLIANCE_OS@%$ALLIANCE_OS%g -s%@SET_MAKE@%$SET_MAKE%g -s%@PROGRAM_SUFFIX@%$PROGRAM_SUFFIX%g -s%@CC@%$CC%g -s%@FULL_CC@%$FULL_CC%g -s%@CPP@%$CPP%g -s%@GMAKE@%$GMAKE%g -s%@MAKE@%$MAKE%g -s%@MAKEFLAGS@%$MAKEFLAGS%g -s%@YACC@%$YACC%g -s%@LEX@%$LEX%g -s%@LEXLIB@%$LEXLIB%g -s%@LEX_OUTPUT_ROOT@%$LEX_OUTPUT_ROOT%g -s%@YACCFLAGS@%$YACCFLAGS%g -s%@LEXFLAGS@%$LEXFLAGS%g -s%@FULL_LEX@%$FULL_LEX%g -s%@FULL_YACC@%$FULL_YACC%g -s%@CPP_MM@%$CPP_MM%g -s%@LN_S@%$LN_S%g -s%@AR@%$AR%g -s%@ARFLAGS@%$ARFLAGS%g -s%@AUTOCONF@%$AUTOCONF%g -s%@AUTOHEADER@%$AUTOHEADER%g -s%@AUTOMAKE@%$AUTOMAKE%g -s%@GAWK@%$GAWK%g -s%@AWK@%$AWK%g -s%@CHMOD@%$CHMOD%g -s%@CP@%$CP%g -s%@CAT@%$CAT%g -s%@CSH@%$CSH%g -s%@CUT@%$CUT%g -s%@ECHO@%$ECHO%g -s%@FALSE@%$FALSE%g -s%@FIND@%$FIND%g -s%@GREP@%$GREP%g -s%@HOSTNAME@%$HOSTNAME%g -s%@LD@%$LD%g -s%@LNDIR@%$LNDIR%g -s%@LS@%$LS%g -s%@MKDIR@%$MKDIR%g -s%@MV@%$MV%g -s%@PERL@%$PERL%g -s%@PWDBIN@%$PWDBIN%g -s%@RANLIB@%$RANLIB%g -s%@RM@%$RM%g -s%@SED@%$SED%g -s%@SH@%$SH%g -s%@STRIP@%$STRIP%g -s%@TEST@%$TEST%g -s%@TOUCH@%$TOUCH%g -s%@TR@%$TR%g -s%@TRUE@%$TRUE%g -s%@WC@%$WC%g -s%@X_CFLAGS@%$X_CFLAGS%g -s%@X_PRE_LIBS@%$X_PRE_LIBS%g -s%@X_LIBS@%$X_LIBS%g -s%@X_EXTRA_LIBS@%$X_EXTRA_LIBS%g -s%@MOTIF_INC_LOC@%$MOTIF_INC_LOC%g -s%@MOTIF_LIB_LOC@%$MOTIF_LIB_LOC%g -s%@XPM_LIBS_LOC@%$XPM_LIBS_LOC%g -s%@XPM_CFLAGS_LOC@%$XPM_CFLAGS_LOC%g -s%@GNU_INC_LOC@%$GNU_INC_LOC%g -s%@GNU_LIB_LOC@%$GNU_LIB_LOC%g -s%@AUTO_HAS@%$AUTO_HAS%g -s%@ALLIANCE_TOP@%$ALLIANCE_TOP%g -s%@DATE@%$DATE%g -s%@HOST@%$HOST%g - -CEOF -EOF - -cat >> $CONFIG_STATUS <<\EOF - -# Split the substitutions into bite-sized pieces for seds with -# small command number limits, like on Digital OSF/1 and HP-UX. -ac_max_sed_cmds=90 # Maximum number of lines to put in a sed script. -ac_file=1 # Number of current file. -ac_beg=1 # First line for current file. -ac_end=$ac_max_sed_cmds # Line after last line for current file. -ac_more_lines=: -ac_sed_cmds="" -while $ac_more_lines; do - if test $ac_beg -gt 1; then - sed "1,${ac_beg}d; ${ac_end}q" conftest.subs > conftest.s$ac_file - else - sed "${ac_end}q" conftest.subs > conftest.s$ac_file - fi - if test ! -s conftest.s$ac_file; then - ac_more_lines=false - rm -f conftest.s$ac_file - else - if test -z "$ac_sed_cmds"; then - ac_sed_cmds="sed -f conftest.s$ac_file" - else - ac_sed_cmds="$ac_sed_cmds | sed -f conftest.s$ac_file" - fi - ac_file=`expr $ac_file + 1` - ac_beg=$ac_end - ac_end=`expr $ac_end + $ac_max_sed_cmds` - fi -done -if test -z "$ac_sed_cmds"; then - ac_sed_cmds=cat -fi -EOF - -cat >> $CONFIG_STATUS <> $CONFIG_STATUS <<\EOF -for ac_file in .. $CONFIG_FILES; do if test "x$ac_file" != x..; then - # Support "outfile[:infile[:infile...]]", defaulting infile="outfile.in". - case "$ac_file" in - *:*) ac_file_in=`echo "$ac_file"|sed 's%[^:]*:%%'` - ac_file=`echo "$ac_file"|sed 's%:.*%%'` ;; - *) ac_file_in="${ac_file}.in" ;; - esac - - # Adjust a relative srcdir, top_srcdir, and INSTALL for subdirectories. - - # Remove last slash and all that follows it. Not all systems have dirname. - ac_dir=`echo $ac_file|sed 's%/[^/][^/]*$%%'` - if test "$ac_dir" != "$ac_file" && test "$ac_dir" != .; then - # The file is in a subdirectory. - test ! -d "$ac_dir" && mkdir "$ac_dir" - ac_dir_suffix="/`echo $ac_dir|sed 's%^\./%%'`" - # A "../" for each directory in $ac_dir_suffix. - ac_dots=`echo $ac_dir_suffix|sed 's%/[^/]*%../%g'` - else - ac_dir_suffix= ac_dots= - fi - - case "$ac_given_srcdir" in - .) srcdir=. - if test -z "$ac_dots"; then top_srcdir=. - else top_srcdir=`echo $ac_dots|sed 's%/$%%'`; fi ;; - /*) srcdir="$ac_given_srcdir$ac_dir_suffix"; top_srcdir="$ac_given_srcdir" ;; - *) # Relative path. - srcdir="$ac_dots$ac_given_srcdir$ac_dir_suffix" - top_srcdir="$ac_dots$ac_given_srcdir" ;; - esac - - - echo creating "$ac_file" - rm -f "$ac_file" - configure_input="Generated automatically from `echo $ac_file_in|sed 's%.*/%%'` by configure." - case "$ac_file" in - *Makefile*) ac_comsub="1i\\ -# $configure_input" ;; - *) ac_comsub= ;; - esac - - ac_file_inputs=`echo $ac_file_in|sed -e "s%^%$ac_given_srcdir/%" -e "s%:% $ac_given_srcdir/%g"` - sed -e "$ac_comsub -s%@configure_input@%$configure_input%g -s%@srcdir@%$srcdir%g -s%@top_srcdir@%$top_srcdir%g -" $ac_file_inputs | (eval "$ac_sed_cmds") > $ac_file -fi; done -rm -f conftest.s* - -EOF -cat >> $CONFIG_STATUS <> $CONFIG_STATUS <<\EOF - -exit 0 -EOF -chmod +x $CONFIG_STATUS -rm -fr confdefs* $ac_clean_files -test "$no_create" = yes || ${CONFIG_SHELL-/bin/sh} $CONFIG_STATUS || exit 1 - - -mv alliance_os.mk $ALLIANCE_OS.mk -chmod +x alc_env.sh alc_env.csh alc_env.bat - -# remove config cache -rm -f config.cache - -#cat config.status | grep '^s%' | sed -e 's/^s%@//' -e 's/@%/ /' -e 's/%g$//' | sort | gawk '{printf("%-30s",$1) ; for (i=2 ; i<=NF ; i++) printf("%s ", $i); printf ("\n");}' - -cat << EOF -Done... -Alliance is installed on $ALLIANCE_TOP/$ALLIANCE_OS -OS definitions are in $ALLIANCE_OS.mk -You'll need to 'source alc_env.csh' -or '. alc_env.sh' whether you use csh or sh" -EOF - -# end of configure diff --git a/alliance/share/etc/configure.in b/alliance/share/etc/configure.in deleted file mode 100644 index 4a37efac..00000000 --- a/alliance/share/etc/configure.in +++ /dev/null @@ -1,583 +0,0 @@ -# ,,, -# (o o) -####=====oOO--(_)--OOO=========================================#### -# -# Filename: configure.in -# Copyright (C) 1997, 2000 Czo -# License: GPL (http://www.gnu.org/copyleft/gpl.html) -# Started: Feb 1997 -# Last Change: Monday 25 February 2002, 15:06 -# Edit Time: 5:34:52 -# Description: Alliance CAD system configure.in -# -# $Id: configure.in,v 1.29 2002/02/25 14:08:45 czo Exp $ -# - -AC_REVISION($Revision: 1.29 $)dnl - -AC_INIT(configure.in) - -AC_PREFIX_DEFAULT(/usr/local/alliance) - -# Helps this script to run in bad configured env... - -PATH=/local/beny1/arnaud/bin:$PATH - -#PATH=$PATH:/bin:/usr/bin:/usr/local/bin:/labo/TeX/teTeX/bin:/labo/X11R6/bin:/labo/X11r5/bin:/labo/bin:/labo/gnu/bin:/sbin:/user/local/bin:/usr/X11/bin:/usr/X11R6/bin:/usr/andrew/bin:/usr/bin/X11:/usr/bin/games:/usr/bin:/usr/ccs/bin:/usr/dt/bin:/usr/etc:/usr/games:/usr/lib/teTeX/bin:/usr/local/bin:/usr/local/games:/usr/openwin/bin:/usr/sbin:/usr/ucb/bin:/usr/ucb:/usr/xpg4/bin - -#LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/usr/lib:/usr/local/lib:/labo/gnu/lib:/labo/X11R6/lib:/usr/lib/X11:/labo/X11r5/lib:/usr/X11R6.3/lib - - -# Which platform for Alliance CAD -AC_MSG_CHECKING(for platform) - -# WARNING : if changing this remember to do it on the 3 config files : -# configure.in alc_env.sh.in and alc_env.csh.in - -ALLIANCE_OS=Unknown - -case `uname` in - - Linux*) case `uname -r` in - 1.*) ALLIANCE_OS=Linux_aout ;; - 2.0*) ALLIANCE_OS=Linux_elf ;; - *) ALLIANCE_OS=Linux ;; - esac ;; - - SunOS*) case `uname -r` in - 5*) ALLIANCE_OS=Solaris ;; - *) ALLIANCE_OS=SunOS ;; - esac ;; - - FreeBSD*) ALLIANCE_OS=FreeBSD ;; - - NetBSD*) ALLIANCE_OS=NetBSD ;; - - HP-UX*) ALLIANCE_OS=HPUX ;; - - OSF1*) ALLIANCE_OS=OSF ;; - - CYGWIN*) ALLIANCE_OS=Cygwin ;; - - *) ALLIANCE_OS=Unknown ;; - -esac - -export ALLIANCE_OS -# echo $ALLIANCE_OS - -AC_MSG_RESULT(Configuring Alliance VLSI CAD System on platform : $ALLIANCE_OS) -AC_SUBST(ALLIANCE_OS) - -AC_PROG_MAKE_SET - -if test "$program_suffix" = NONE ; then - if test "$ALLIANCE_OS" = Cygwin ; then - PROGRAM_SUFFIX=".exe" - else - PROGRAM_SUFFIX="" - fi -else - PROGRAM_SUFFIX="$program_suffix" -fi - -AC_SUBST(PROGRAM_SUFFIX) - - -################################################################## Binaries -AC_CHECKING(%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Binaries) - -# AC_CANONICAL_SYSTEM - -# Set default value for CC and CFLAGS -# -DALLIANCE_DISTRIB - -if test -z "$CFLAGS" ; then - CFLAGS="-O -D$ALLIANCE_OS" -fi - -AC_PROG_CC - -AC_PATH_PROG(FULL_CC, $CC) -AC_SUBST(FULL_CC) - -AC_PROG_CPP - -if test "$GCC" = yes ; then - CFLAGS="-O2 -Wall -D$ALLIANCE_OS" -fi - - -# Set default value for MAKE -AC_PATH_PROG(GMAKE, gmake) -AC_PATH_PROG(MAKE, make) -if test -n "$GMAKE" ; then - MAKE=$GMAKE -fi - -ARFLAGS= -AC_SUBST(MAKEFLAGS) - -# Looking for particular programs -# Lex & Yacc -# Do not use AC_PROG_YACC because our yacc grammar -# is not compatible with bison... -# AC_PATH_PROG(YACC, yacc) - -AC_PROG_YACC -AC_PROG_LEX -AC_DECL_YYTEXT - -YACCFLAGS=`echo $YACC | awk '{for (i=2 ; i<=NF ; i++) printf("%s ", $i);printf ("\n"); }'` -AC_SUBST(YACCFLAGS) - -LEXFLAGS=`echo $LEX | awk '{for (i=2 ; i<=NF ; i++) printf("%s ", $i);printf ("\n"); }'` -AC_SUBST(LEXFLAGS) - -AC_PATH_PROG(FULL_LEX, `echo $LEX | awk '{print $1}'`) -AC_SUBST(FULL_LEX) - -AC_PATH_PROG(FULL_YACC, `echo $YACC | awk '{print $1}'`) -AC_SUBST(FULL_YACC) - -# gcc-cpp has the wonderful -MM option to produce nicer dependencies -test "$GCC" = yes && CPP_MM=M; AC_SUBST(CPP_MM) - -AC_PROG_LN_S - -# Looking for ordinary programs - -AC_PATH_PROG(AR, ar) - -ARFLAGS=rv -AC_SUBST(ARFLAGS) - -AC_PATH_PROG(AUTOCONF, autoconf) -AC_PATH_PROG(AUTOHEADER, autoheader) -AC_PATH_PROG(AUTOMAKE, automake) - -AC_PATH_PROG(GAWK, gawk) -AC_PATH_PROG(AWK, awk) -if test -n "$GAWK" ; then - AWK=$GAWK -fi - -AC_PATH_PROG(CHMOD, chmod) -AC_PATH_PROG(CP, cp) -AC_PATH_PROG(CAT, cat) -AC_PATH_PROG(CSH, csh) -AC_PATH_PROG(CUT, cut) -AC_PATH_PROG(ECHO, echo) -AC_PATH_PROG(FALSE, false) -AC_PATH_PROG(FIND, find) -AC_PATH_PROG(GREP, grep) -AC_PATH_PROG(HOSTNAME, hostname) -AC_PATH_PROG(LD, ld) -AC_PATH_PROG(LNDIR, lndir) -AC_PATH_PROG(LS, ls) -AC_PATH_PROG(MKDIR, mkdir) -AC_PATH_PROG(MV, mv) -AC_PATH_PROG(PERL, perl) -AC_PATH_PROG(PWDBIN, pwd) -AC_PATH_PROG(RANLIB, ranlib) -AC_PATH_PROG(RM, rm) -AC_PATH_PROG(SED, sed) - -AC_PATH_PROG(SH, sh) -if test "$SH" != sh ; then - SHELL=$SH -else - SHELL=/bin/sh -fi -AC_SUBST(SHELL) - -AC_PATH_PROG(STRIP, strip) -AC_PATH_PROG(TEST, test) -AC_PATH_PROG(TOUCH, touch) -AC_PATH_PROG(TR, tr) -AC_PATH_PROG(TRUE, true) -AC_PATH_PROG(WC, wc) - - -# SKIPTEST -# if false; then - -# Check that all the utilities are present - -# All but makeinfo, automake, autoconf, autoheader, zsh -if $TEST -z "$AR" \ - -o -z "$AWK" \ - -o -z "$CAT" \ - -o -z "$CHMOD" \ - -o -z "$CP" \ - -o -z "$CUT" \ - -o -z "$ECHO" \ - -o -z "$FALSE" \ - -o -z "$FIND" \ - -o -z "$GREP" \ - -o -z "$HOSTNAME" \ - -o -z "$LD" \ - -o -z "$LS" \ - -o -z "$MKDIR" \ - -o -z "$MV" \ - -o -z "$PERL" \ - -o -z "$PWDBIN" \ - -o -z "$RM" \ - -o -z "$SED" \ - -o -z "$STRIP" \ - -o -z "$TEST" \ - -o -z "$TOUCH" \ - -o -z "$TR" \ - -o -z "$TRUE" \ - -o -z "$WC" -then - AC_MSG_WARN([please install the above utilities that are not present]) -fi - -if test "$ALLIANCE_OS" = Cygwin ; then - STRIP="echo" -fi - - -################################################################## Libraries... -AC_CHECKING(%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Headers and Libraries...) -# Check that Xpm is installed -# ($TRUE is used to avoid inclusion of -lXpm in LIBS) -#AC_CHECK_LIB(Xpm, XpmReadFileToImage, $TRUE, -# AC_MSG_ERROR([please install Xpm])) - -# Check that xforms is installed -#AC_CHECK_LIB(xforms, fl_init_font, $TRUE, -# AC_MSG_ERROR([please install xforms])) - - -if test "$ALLIANCE_OS" = Solaris ; then - x_includes=/usr/openwin/include - x_libraries=/usr/openwin/lib -fi - -AC_PATH_XTRA - -#dnl Check for Motif include files location. -#dnl The LAST one found is used, this makes the highest version to be used, -#dnl e.g. when Motif1.2 and Motif2.0 are both present. - -SKIP_MOTIF= -if test -z "$SKIP_MOTIF"; then - gui_includes="`echo $x_includes|sed 's%/[^/][^/]*$%%'` /local/Motif*/include /local/include/Motif* /usr/local/Motif*/include /usr/local/include/Motif* /usr/include/Motif* /usr/Motif*/include /usr/local/include /usr/local/X11*/include /usr/include /usr/X11*/include /usr/include/X11* /usr/dt/include $MOTIFHOME/include $GUI_INC_LOC" - AC_MSG_CHECKING(for location of Motif GUI includes) - GUI_INC_LOC= - for try in $gui_includes; do - if test -f "$try/Xm/Xm.h"; then - GUI_INC_LOC=$try - fi - done - if test -n "$GUI_INC_LOC"; then - AC_MSG_RESULT($GUI_INC_LOC) - test "$GUI_INC_LOC" = /usr/include && GUI_INC_LOC=. - else - AC_MSG_RESULT() - SKIP_MOTIF=YES - fi -fi - -#dnl Check for Motif library files location. -#dnl The LAST one found is used, this makes the highest version to be used, -#dnl e.g. when Motif1.2 and Motif2.0 are both present. - -if test -z "$SKIP_MOTIF"; then - gui_libs="`echo $x_libraries|sed 's%/[^/][^/]*$%%'` `echo "$GUI_INC_LOC" | sed 's/include/lib/'` /local/Motif*/lib /local/lib/Motif* /usr/local/Motif*/lib /usr/local/lib/Motif* /usr/Motif*/lib /usr/lib/Motif* /usr/local/lib /usr/local/X11*/lib /usr/lib /usr/X11*/lib /usr/lib/X11* /usr/dt/lib $MOTIFHOME/lib $GUI_LIB_LOC" - AC_MSG_CHECKING(for location of Motif GUI libs) - GUI_LIB_LOC= - for try in $gui_libs; do - if test -f "$try/libXm.a" -o -f "$try/libXm.so" -o -f "$try/libXm.sl"; then - GUI_LIB_LOC=$try - if test "`(uname) 2>/dev/null`" = SunOS && - uname -r | grep '^5' >/dev/null; then - GUI_LIB_LOC="$GUI_LIB_LOC -R $try" - fi - fi - done - if test -n "$GUI_LIB_LOC"; then - AC_MSG_RESULT($GUI_LIB_LOC) - else - AC_MSG_RESULT() - SKIP_MOTIF=YES - fi -fi - -MOTIF_INC_LOC="-I$GUI_INC_LOC" -MOTIF_LIB_LOC="-L$GUI_LIB_LOC -lXm" - -# Try static link on Linux -# TODO: faire pareil pour Xpm, voir gvim??? -# ERRORLinux !!!! ca marche pas Xm a besoin de -lXp (pb xfsm) - - if test -f "$GUI_LIB_LOC/libXm.a"; then - if test "$ALLIANCE_OS" = ERRORLinux; then - MOTIF_LIB_LOC="$GUI_LIB_LOC/libXm.a" - fi - fi - -AC_SUBST(MOTIF_INC_LOC) -AC_SUBST(MOTIF_LIB_LOC) - -# Under Cygwin I had problems with the order of libs... -if test "$ALLIANCE_OS" = Cygwin ; then - X_PRE_LIBS="-lXt $X_PRE_LIBS" -fi - -# Check if a small X app compiles - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS" -AC_MSG_CHECKING(if you can link X11 app) -AC_TRY_LINK([#include -#include ], -[ XOpenDisplay (":0");], -AC_MSG_RESULT(yes), -AC_MSG_RESULT(ERROR: BAD X11 environment) -) -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - -# Check if the motif lib needs other libs to link ok - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" - -AC_CHECKING([if you can link Motif/LessTif app]) -AC_MSG_CHECKING([ without additional libs]) -AC_TRY_LINK([# include -# include -# include -# include -# include ], -[ XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app );], -AC_MSG_RESULT(yes), -AC_MSG_RESULT(no) - -# try with Xintl -AC_MSG_CHECKING([ with Xintl]) -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXintl -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" -[ -AC_TRY_LINK([# include -# include -# include -# include -# include ], -[ XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app );], -AC_MSG_RESULT(yes); X_PRE_LIBS="$X_PRE_LIBS -lXintl", -AC_MSG_RESULT(no) - -# try with Xp -AC_MSG_CHECKING([ with Xext and Xp]) -LIBS="$OLD_LIBS -L$GUI_LIB_LOC -lXm $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXext -lXp -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS -I$GUI_INC_LOC" -[ -AC_TRY_LINK([# include -# include -# include -# include -# include ], -[ XtAppContext app; - Widget toplevel; - XmString xm_string; - Arg args[1]; - toplevel = XtVaAppInitialize(&app, "Demos", 0, 0, 0, 0, 0, 0); - xm_string = XmStringCreateSimple("Vive Alliance"); - XtSetArg(args[0], XmNmessageString, xm_string); - XmStringFree(xm_string); - XtAppMainLoop( app );], -AC_MSG_RESULT(yes); X_PRE_LIBS="$X_PRE_LIBS -lXext -lXp", -AC_MSG_RESULT(ERROR: BAD Motif/LessTif environment) -)])]) - -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - - -dnl ##### Check for libXpm. - -XPM_CFLAGS_LOC="" -XPM_LIBS_LOC="-lXpm" - -OLD_LIBS=$LIBS -OLD_CFLAGS=$CFLAGS -LIBS="$OLD_LIBS $XPM_LIBS_LOC $X_LIBS $X_EXTRA_LIBS $X_PRE_LIBS -lXt -lX11" -CFLAGS="$OLD_CFLAGS $X_CFLAGS $XPM_CFLAGS_LOC" -AC_MSG_CHECKING(for libXpm) -AC_TRY_LINK([#include -#include -#include ], -[ XpmWriteFileFromPixmap( NULL, NULL, NULL, NULL, NULL );], -AC_MSG_RESULT(yes); AUTO_HAS="$AUTO_HAS -DAUTO_HAS_XPM", -AC_MSG_RESULT(no);XPM_CFLAGS_LOC="" ; XPM_LIBS_LOC="" -) -LIBS=$OLD_LIBS -CFLAGS=$OLD_CFLAGS - -AC_SUBST(XPM_LIBS_LOC) -AC_SUBST(XPM_CFLAGS_LOC) - -# Check where usefull GNU libs are installed (readline) -#AC_CHECK_LIB(readline, main, $TRUE, -#AC_MSG_WARN(Cannot find readline library), -ltermcap ) - - -# Check for readline include - -SKIP_GNU= -if test -z "$SKIP_GNU"; then - gnu_includes="`echo $LD_LIBRARY_PATH | sed 's/:/ /g' | sed 's/lib/include/g'` /usr/local/include /usr/include $GNUHOME/include $GNU_INC_LOC" - AC_MSG_CHECKING(for location of GNU readline include) - GNU_INC_LOC= -# echo $gnu_includes - for try in $gnu_includes; do - if test -f "$try/readline/readline.h"; then - GNU_INC_LOC=$try - fi - done - if test -n "$GNU_INC_LOC"; then - AC_MSG_RESULT($GNU_INC_LOC) - test "$GNU_INC_LOC" = /usr/include && GNU_INC_LOC=. - else - AC_MSG_RESULT(not found.) - SKIP_GNU=YES - fi -fi - -# Check for readline library - -if test -z "$SKIP_GNU"; then - gnu_libs="`echo $LD_LIBRARY_PATH | sed 's/:/ /g'` `echo "$GNU_INC_LOC" | sed 's/include/lib/'` /usr/local/lib /usr/lib $GNUHOME/lib $GNU_LIB_LOC" - AC_MSG_CHECKING(for location of GNU libs) - GNU_LIB_LOC= -# echo $gnu_libs - for try in $gnu_libs; do - if test -f "$try/libreadline.a" ; then - GNU_LIB_LOC=$try - fi - done - if test -n "$GNU_LIB_LOC"; then - AC_MSG_RESULT($GNU_LIB_LOC) - else - AC_MSG_RESULT(not found. Please install readline and add lib to your LD_LIBRARY_PATH ) - SKIP_GNU=YES - fi -fi - -AC_SUBST(GNU_INC_LOC) -AC_SUBST(GNU_LIB_LOC) - - -################################################################### Headers... -AC_STDC_HEADERS - -#AC_CHECK_SIZEOF(int) - -#AC_CHECK_SIZEOF(void *) - -#AC_MSG_RESULT([kernel name : "$KERNEL_FILE"]) - -################################################################### OS specific... - -vfork=vfork -AC_FUNC_VFORK -AC_MSG_CHECKING(AUTO_HAS_VFORK) -if test $vfork = fork; then -AC_MSG_RESULT(no) -else -AC_MSG_RESULT(yes) -AUTO_HAS="$AUTO_HAS -DAUTO_HAS_VFORK" -fi - -AC_MSG_CHECKING(AUTO_HAS_SA_RESTART) -AC_TRY_LINK([#include -#include -#include ], -[struct sigaction sgct; -sgct.sa_flags = SA_RESTART; -sigaction( SIGCHLD, &sgct , NULL );], -AC_MSG_RESULT(yes); AUTO_HAS="$AUTO_HAS -DAUTO_HAS_SA_RESTART", -AC_MSG_RESULT(no)) - -AC_MSG_CHECKING(AUTO_HAS_DRAND48) -AC_TRY_LINK([#include -#include ], -[ double Proba; - Proba = drand48();], -AC_MSG_RESULT(yes); AUTO_HAS="$AUTO_HAS -DAUTO_HAS_DRAND48", -AC_MSG_RESULT(no)) - -AC_MSG_CHECKING(AUTO_HAS_VALUES_H) -AC_TRY_LINK([#include -#include -#include ], -[ float Proba; - Proba = MAXFLOAT;], -AC_MSG_RESULT(yes); AUTO_HAS="$AUTO_HAS -DAUTO_HAS_VALUES_H", -AC_MSG_RESULT(no)) - -AC_SUBST(AUTO_HAS) - -#fi # SKIPTEST - -################################################################### Alliance ALLIANCE_TOP -AC_MSG_CHECKING(where the Alliance package was installed) -# Avoid problems with soft links and builtin pwd... -ALLIANCE_TOP=`$PWDBIN | sed 's§share/etc$§archi§'` -ALLIANCE_TOP=`echo $ALLIANCE_TOP | sed 's§archi/Cygwin/etc$§archi§'` - -export ALLIANCE_TOP -AC_MSG_RESULT("") -AC_SUBST(ALLIANCE_TOP) - -DATE=`date` -AC_SUBST(DATE) - -HOST=`uname -a` -AC_SUBST(HOST) - -# create output files - -AC_OUTPUT(alliance_os.mk alc_env.sh alc_env.csh alc_env.bat) - -mv alliance_os.mk $ALLIANCE_OS.mk -chmod +x alc_env.sh alc_env.csh alc_env.bat - -# remove config cache -rm -f config.cache - -#cat config.status | grep '^s%' | sed -e 's/^s%@//' -e 's/@%/ /' -e 's/%g$//' | sort | gawk '{printf("%-30s",$1) ; for (i=2 ; i<=NF ; i++) printf("%s ", $i); printf ("\n");}' - -cat << EOF -Done... -Alliance is installed on $ALLIANCE_TOP/$ALLIANCE_OS -OS definitions are in $ALLIANCE_OS.mk -You'll need to 'source alc_env.csh' -or '. alc_env.sh' whether you use csh or sh" -EOF - -# end of configure diff --git a/alliance/share/etc/cvsrmlist.txt b/alliance/share/etc/cvsrmlist.txt deleted file mode 100644 index c57f469a..00000000 --- a/alliance/share/etc/cvsrmlist.txt +++ /dev/null @@ -1,28 +0,0 @@ -a virer !!!!! -mais cmos_12.dreal -n'existe pas - -cmos_10.rds -cmos_11.genview -cmos_11.graal -cmos_11.rds -cmos_7.dreal -cmos_7.genview -cmos_7.graal -cmos_7.rds -cmos_7.rds.1999.09.30 -cmos_8.graal -cmos_8.rds -cmos_9.graal -cmos_9.rds -prol05.elp -prol05.rds -prol10_11.rds -prol10_7.rds -prol10_8.rds -prol10.elp -ecpd07.elp -ecpd10.elp -ecpd12.elp -hcmos05.elp - diff --git a/alliance/share/etc/ecpd07.elp b/alliance/share/etc/ecpd07.elp deleted file mode 100644 index e69de29b..00000000 diff --git a/alliance/share/etc/ecpd10.elp b/alliance/share/etc/ecpd10.elp deleted file mode 100644 index e69de29b..00000000 diff --git a/alliance/share/etc/ecpd12.elp b/alliance/share/etc/ecpd12.elp deleted file mode 100644 index e69de29b..00000000 diff --git a/alliance/share/etc/hcmos05.elp b/alliance/share/etc/hcmos05.elp deleted file mode 100644 index e69de29b..00000000 diff --git a/alliance/share/etc/libraries.mk b/alliance/share/etc/libraries.mk deleted file mode 100644 index c24b5bd9..00000000 --- a/alliance/share/etc/libraries.mk +++ /dev/null @@ -1,437 +0,0 @@ -# ###---------------------------------------------------------### -# file : libraries.mk # -# description : Alliance Shared Libraries and Include Files # -# ###---------------------------------------------------------### - -# $Id: libraries.mk,v 1.36 2002/02/26 13:42:50 czo Exp $ - -# The variables $ALLIANCE_TOP and $ALLIANCE_OS are set by -# alc_env.[c]sh script - -# ###---------------------------------------------------------### -# Common settings # -# ###---------------------------------------------------------### - -ALLIANCE_VERSION = '"4.9.4"' -ALLIANCE_BIN = $(ALLIANCE_TOP)/bin -ALLIANCE_LIB = $(ALLIANCE_TOP)/lib -ALLIANCE_INCLUDE = $(ALLIANCE_TOP)/include -ALLIANCE_CELLS = $(ALLIANCE_TOP)/cells -ALLIANCE_ETC = $(ALLIANCE_TOP)/etc - -# distrib path is now set by make command line -# when building alliance distrib (./build) -#ALLIANCE_INSTALL_DIR = $(ALLIANCE_TOP) -# develloppers path -ALLIANCE_INSTALL_DIR = $(HOME)/labo/$(ALLIANCE_OS) - -TARGET_BIN = $(ALLIANCE_INSTALL_DIR)/bin -TARGET_LIB = $(ALLIANCE_INSTALL_DIR)/lib -TARGET_INCLUDE = $(ALLIANCE_INSTALL_DIR)/include - -# ###---------------------------------------------------------### -# general purpose utilities # -# ###---------------------------------------------------------### - -MUT_L = -lMut325 -MUT_LIB = libMut325.a -MUT_H = mut325.h - -# ###---------------------------------------------------------### -# functions related to cone net-list representation : # -# # -# - cns : cone net_list # -# - yag : cone extractor form transistor net-list # -# ###---------------------------------------------------------### - -CNS_L = -lCns211 -CNS_LIB = libCns211.a -CNS_H = cns211.h - -YAG_L = -lYag350 -YAG_LIB = libYag350.a -YAG_H = yag350.h - -# ###---------------------------------------------------------### -# functions related to net-list representation : # -# # -# - rcn : data structures for resistor representation # -# - mlo : basic data structures # -# # -# - mal : parser & driver for Al format # -# - mcl : parser & driver for COMPASS net-lists # -# - mel : parser & driver for EDIF # -# - mgl : driver for VERILOG net-lists # -# - mhl : driver for GHDL net-list # -# - msl : parser & driver for SPICE # -# - mvl : parser & driver for VHDL net-lists # -# # -# - mlu : user level functions # -# ###---------------------------------------------------------### - - -RCN_L = -lRcn200 -RCN_LIB = libRcn200.a -RCN_H = rcn200.h - -MLO_L = -lMlo502 -MLO_LIB = libMlo502.a -MLO_H = mlo502.h - -MAL_L = -lMal603 -MAL_LIB = libMal603.a - -MCL_L = -lMcl413 -MCL_LIB = libMcl413.a - -MEL_L = -lMel407 -MEL_LIB = libMel407.a - -MHL_L = -lMhl403 -MHL_LIB = libMhl403.a - -MGL_L = -lMgl100 -MGL_LIB = libMgl100.a - -MSL_L = -lMsl700 -MSL_LIB = libMsl700.a -MSL_H = msl700.h - -MVL_L = -lMvl409 -MVL_LIB = libMvl409.a - -MLU_L = -lMlu502 -MLU_LIB = libMlu502.a -MLU_H = mlu502.h - -# ###---------------------------------------------------------### -# functions related to symbolic layout representation : # -# # -# - mph : basic data structures # -# # -# - map : parser & driver for AP format # -# - mcp : parser & driver for COMPASS Compose layout # -# - mmg : parser & driver for MODGEN # -# # -# - mpu : user level functions # -# ###---------------------------------------------------------### - -MPH_L = -lMph413 -MPH_LIB = libMph413.a -MPH_H = mph413.h - -MAP_L = -lMap408 -MAP_LIB = libMap408.a -MCP_L = -lMcp409 -MCP_LIB = libMcp409.a -MMG_L = -lMmg403 -MMG_LIB = libMmg403.a - -MPU_L = -lMpu408 -MPU_LIB = libMpu408.a -MPU_H = mpu408.h - -# ###---------------------------------------------------------### -# user level functions for GENLIB # -# ###---------------------------------------------------------### - -MGN_L = -lMgn330 -MGN_LIB = libMgn330.a -MGN_H = mgn330.h - -# ###---------------------------------------------------------### -# functions related to expression representation : # -# # -# - aut : utilites # -# - abl : lisp-like trees # -# - bdd : binary decision diagram # -# - gef : factorized expression representation # -# ###---------------------------------------------------------### - -AUT_L = -lAut103 -AUT_LIB = libAut103.a -AUT_H = aut103.h - -ABL_L = -lAbl103 -ABL_LIB = libAbl103.a -ABL_H = abl103.h - -BDD_L = -lBdd105 -BDD_LIB = libBdd105.a -BDD_H = bdd105.h - -# attention il s'agit de la lib luc -# ne pas utiliser avec aut abl bdd : utiliser log102... - -LOG_L = -llog201 -LOG_LIB = liblog201.a -LOG_H = log201.h - -# ###---------------------------------------------------------### -# functions related to another behavioural representation : # -# # -# - abe : basic data structures # -# - abt : high level functions # -# - abv : parser & driver for Data-Flow VHDL and user # -# level functions # -# ###---------------------------------------------------------### - -ABE_L = -lAbe201 -ABE_LIB = libAbe201.a -ABE_H = abe201.h -ABT_L = -lAbt201 -ABT_LIB = libAbt201.a -ABT_H = abt201.h -ABV_L = -lAbv201 -ABV_LIB = libAbv201.a -ABV_H = abv201.h - -# ###---------------------------------------------------------### -# functions related to simulation scheduler : # -# # -# - sch : simulation scheduler # -# ###---------------------------------------------------------### - -SCH_L = -lSch110 -SCH_LIB = libSch110.a -SCH_H = sch110.h - -# ###---------------------------------------------------------### -# functions related to schematic : # -# # -# - scl : Schematic Library # -# ###---------------------------------------------------------### - -SCL_L = -lScl105 -SCL_LIB = libScl105.a -SCL_H = scl105.h - -# ###---------------------------------------------------------### -# functions related to behavioural representation : # -# # -# - beh : basic data structures # -# - cst : chain-like set treatment # -# - bhl : high level functions # -# - bvl : parser & driver for Data-Flow VHDL and user # -# level functions # -# ###---------------------------------------------------------### - -BEH_L = -lBeh111 -BEH_LIB = libBeh111.a -BEH_H = beh111.h -CST_L = -lCst100 -CST_LIB = libCst100.a -CST_H = cst100.h -BHL_L = -lBhl111 -BHL_LIB = libBhl111.a -BHL_H = bhl111.h -BVL_L = -lBvl114 -BVL_LIB = libBvl114.a -BVL_H = bvl114.h - -# ###---------------------------------------------------------### -# functions related to finite state machine representation : # -# # -# - fsm : basic data structures # -# - fbh : intermediate data structures # -# # -# - fvh : VHDL parser # -# - fks : KISS parser # -# ###---------------------------------------------------------### - -FSM_L = -lFsm104 -FSM_LIB = libFsm104.a -FSM_H = fsm104.h - -FVH_L = -lFvh104 -FVH_LIB = libFvh104.a -FVH_H = fvh104.h -FKS_L = -lFks104 -FKS_LIB = libFks104.a -FKS_H = fks104.h - -FTL_L = -lFtl104 -FTL_LIB = libFtl104.a -FTL_H = ftl104.h - -# ###---------------------------------------------------------### -# functions related to simulation patterns representation : # -# # -# - pat : basic data structures # -# - phl : high level functions # -# - ppt : parser & driver for PAT format and user level # -# functions # -# - pgn : user level functions for GENPAT # -# ###---------------------------------------------------------### - -PAT_L = -lPat109 -PAT_LIB = libPat109.a -PAT_H = pat109.h -PHL_L = -lPhl109 -PHL_LIB = libPhl109.a -PHL_H = phl109.h -PPT_L = -lPpt109 -PPT_LIB = libPpt109.a -PPT_H = ppt109.h -PGN_L = -lPgn103 -PGN_LIB = libPgn103.a -PGN_H = Pgn102.h - -# ###---------------------------------------------------------### -# functions related to physical (micron) layout : # -# # -# - rds : basic data structures # -# - rut : user level functions # -# # -# - rdf : parser & driver for CIF format # -# - rgs : parser & driver for GDSII format # -# - rfm : physical layout from symbolic layout # -# - rpr : parser for technology file # -# - rwi : windowing functions # -# # -# - rtl : user level functions # -# ###---------------------------------------------------------### - -RDS_L = -lRds210 -RDS_LIB = libRds210.a -RDS_H = rds210.h - -RUT_L = -lRut209 -RUT_LIB = libRut209.a -RUT_H = rut209.h - -RCF_L = -lRcf112 -RCF_LIB = libRcf112.a -RFM_L = -lRfm212 -RFM_LIB = libRfm212.a -RFM_H = rfm212.h -RGS_L = -lRgs113 -RGS_LIB = libRgs113.a -RPR_L = -lRpr214 -RPR_LIB = libRpr214.a -RPR_H = rpr214.h -RWI_L = -lRwi110 -RWI_LIB = libRwi110.a -RWI_H = rwi110.h - -RTL_L = -lRtl111 -RTL_LIB = libRtl111.a -RTL_H = rtl111.h - -# ###---------------------------------------------------------### -# functions related to icon representation : # -# # -# - icn : basic data structures # -# # -# - ica : parser & driver for Alliance icon format # -# - icc : parser & driver for Compass icon format # -# # -# - icu : user level functions # -# ###---------------------------------------------------------### - -ICN_L = -lIcn201 -ICN_LIB = libIcn201.a -ICN_H = icn201.h - -IAC_H = iac201.h - -ICA_L = -lIca201 -ICA_LIB = libIca201.a -ICC_L = -lIcc201 -ICC_LIB = libIcc201.a - -ICU_L = -lIcu201 -ICU_LIB = libIcu201.a -ICU_H = icu201.h - -# ###---------------------------------------------------------### -# functions related to portable blocks generators : # -# # -# - gbs : barrel shifter # -# - gga : fast adder # -# - ggr : rom # -# - grf : register file # -# - gam : array pipelined multiplier # -# - gfp : data path simple operators # -# ###---------------------------------------------------------### - -GBS_L = -lGbs201 -GBS_LIB = libGbs201.a -GBS_H = gbs201.h - -GGA_L = -lGga301 -GGA_LIB = libGga301.a -GGA_H = gga301.h - -GGR_L = -lGgr001 -GGR_LIB = libGgr001.a -GGR_H = ggr001.h - -GRF_L = -lGrf605 -GRF_LIB = libGrf605.a -GRF_H = grf605.h - -GAM_L = -lGam000 -GAM_LIB = libGam000.a -GAM_H = gam000.h - -GFP_L = -lGfp116 -GFP_LIB = libGfp116.a -GFP_H = gfp116.h - -# ###---------------------------------------------------------### -# place & route functions # -# ###---------------------------------------------------------### - -APR_L = -lApr103 -APR_LIB = libApr103.a -APR_H = apr103.h - -# ###---------------------------------------------------------### -# design rule checker functions # -# ###---------------------------------------------------------### - -VRD_L = -lVrd304 -VRD_LIB = libVrd304.a -VRD_H = vrd304.h - -# ###---------------------------------------------------------### -# user level functions for FPGEN # -# ###---------------------------------------------------------### - -FGN_L = -lFgn116 -FGN_LIB = libFgn116.a -FGN_H = Fgn115.h - - -# ###---------------------------------------------------------### -# Timing Analysis # -# # -# - ttv : basic timing data structures # -# # -# - inf : information file parser # -# - elp : electrical parameters' file parser # -# - tas : static delay analysis functions # -# ###---------------------------------------------------------### - -TTV_L = -lTtv110 -TTV_LIB = libTtv110.a -TTV_H = ttv110.h - -INF_L = -lInf112 -INF_LIB = libInf112.a -INF_H = inf112.h - -ELP_L = -lElp105 -ELP_LIB = libElp105.a -ELP_H = elp105.h - -TAS_L = -lTas542 -TAS_LIB = libTas542.a -TAS_H = tas542.h - -FCL_L = -lFcl110 -FCL_LIB = libFcl110.a -FCL_H = fcl110.h - -# end of libraries.mk diff --git a/alliance/share/etc/multiconf b/alliance/share/etc/multiconf deleted file mode 100755 index c2eb9d1c..00000000 --- a/alliance/share/etc/multiconf +++ /dev/null @@ -1,37 +0,0 @@ -#! /bin/sh -# -# Author : Olivier.Sirol@lip6.fr -# Date : dec 1998 -# Description : -# -# (C) Czo 1998,99 -# This code is released under GPL -# $Id: multiconf,v 1.2 2001/05/18 14:37:16 czo Exp $ -# - - -# I made this script to build alliance on multiple architectures -# Modify it to suit you site - -# TODO : change this to a makefile... - -#set +x -#set -x - -TMPFILE=/tmp/albuild.$$ - -ALLIANCEDIR=`pwd` - -for WKS in beny bip - -do -echo "Configuring $WKS..." -ssh -n $WKS "cd $ALLIANCEDIR; ./configure" 2>&1 | tee $TMPFILE -grep "^or .*whether you use csh or sh" $TMPFILE -if [ $? -ne 0 ] ; then echo "Error, $WKS, exiting" ; exit 4 ; fi -rm $TMPFILE -done - -echo "done..." -echo "########### O K pour tout le monde #############" - diff --git a/alliance/share/etc/prol035.elp b/alliance/share/etc/prol035.elp deleted file mode 100644 index 92ddb79c..00000000 --- a/alliance/share/etc/prol035.elp +++ /dev/null @@ -1,56 +0,0 @@ -#TAS PARAMETER FILE - -Technologie : prol035 Version : 1.0 - -#Reference Simulator -ESIM = eldo -MODEL = MOS -LEVEL = 59 - -#shrink parameters (micron) -DLN = 0.026 -DLP = -0.038 -DWN = -0.20 -DWP = -0.13 - -#transistor characteristics -#NMOS -VTN = 0.6 -BN = 1.4 -AN = 0.00010 -RNT = 10400 - -#PMOS -VTP = 0.58 -BP = 0.56 -AP = 2.0e-05 -RPT = 29000 - -#general parameters -VDDmax = 2.7 -VTHR = 1.35 -VSSdeg = 0.77 -VDDdeg = 2 -TEMP = 85 - -#dynamic capacitance: grid capacitance (in pF/u and pF/u2) -CGSN = 0.0032 -CGSP = 0.0032 -CGPN = 0.00016 -CGPP = 0.00014 - -#dynamic capacitance: drain capacitance (in pF/u and pF/u2) -CDSN = 0.00083 -CDSP = 0.00036 -CDPN = 0.00026 -CDPP = 0.00036 -CDWN = 0.00018 -CDWP = 0.00022 - -#dynamic capacitance: source capacitance (in pF/u and pF/u2) -CSSN = 0.00083 -CSSP = 0.00036 -CSPN = 0.00026 -CSPP = 0.00036 -CSWN = 0.00018 -CSWP = 0.00022 diff --git a/alliance/share/etc/prol035.rds b/alliance/share/etc/prol035.rds deleted file mode 100644 index ba788615..00000000 --- a/alliance/share/etc/prol035.rds +++ /dev/null @@ -1,324 +0,0 @@ -DEFINE PHYSICAL_GRID 0.025 - -DEFINE LAMBDA 0.300 - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.950 1.900 0.000 ALL - PWELL RDS_PWELL VW 0.950 1.900 0.000 ALL - NDIF RDS_NDIF VW 0.100 -0.100 0.000 EXT\ - RDS_ACTIV VW 0.100 -0.100 0.000 DRC\ - RDS_NIMP VW 0.400 0.500 0.000 DRC\ - RDS_PWELL VW 1.200 2.100 0.000 DRC - PDIF RDS_PDIF VW 0.100 -0.100 0.000 EXT\ - RDS_ACTIV VW 0.100 -0.100 0.000 DRC\ - RDS_PIMP VW 0.400 0.500 0.000 DRC\ - RDS_NWELL VW 1.200 2.100 0.000 DRC - NTIE RDS_NTIE VW 0.100 -0.100 0.000 EXT\ - RDS_ACTIV VW 0.100 -0.100 0.000 DRC\ - RDS_NIMP VW 0.400 0.500 0.000 EXT\ - RDS_NWELL VW 1.200 2.100 0.000 DRC - PTIE RDS_PTIE VW 0.100 -0.100 0.000 EXT\ - RDS_ACTIV VW 0.100 -0.100 0.000 DRC\ - RDS_PIMP VW 0.400 0.500 0.000 DRC\ - RDS_PWELL VW 1.200 2.100 0.000 DRC - NTRANS RDS_GATE VW 0.000 0.050 0.000 EXT\ - RDS_NDIF LCW -0.500 0.750 0.025 EXT\ - RDS_NDIF RCW -0.500 0.750 0.025 EXT\ - RDS_POLY VW 0.000 0.050 0.000 DRC\ - RDS_ACTIV VW -0.500 1.350 0.000 DRC\ - RDS_NIMP VW -0.200 1.950 0.000 DRC\ - RDS_PWELL VW 0.600 3.550 0.000 ALL - PTRANS RDS_GATE VW 0.000 0.050 0.000 EXT\ - RDS_PDIF LCW -0.500 0.750 0.025 EXT\ - RDS_PDIF RCW -0.500 0.750 0.025 EXT\ - RDS_POLY VW 0.000 0.050 0.000 DRC\ - RDS_ACTIV VW -0.500 1.350 0.000 DRC\ - RDS_PIMP VW -0.200 1.950 0.000 DRC\ - RDS_NWELL VW 0.600 3.550 0.000 ALL - POLY RDS_POLY VW 0.175 0.050 0.000 ALL - ALU1 RDS_ALU1 VW 0.300 0.300 0.000 ALL - ALU2 RDS_ALU2 VW 0.350 0.100 0.000 ALL - ALU3 RDS_ALU3 VW 0.450 0.000 0.000 ALL - ALU4 RDS_ALU4 VW 0.450 0.000 0.000 ALL - CALU1 RDS_ALU1 VW 0.300 0.300 0.000 ALL - CALU2 RDS_ALU2 VW 0.350 0.100 0.000 ALL - CALU3 RDS_ALU3 VW 0.450 0.000 0.000 ALL - CALU4 RDS_ALU4 VW 0.450 0.000 0.000 ALL -END -TABLE MBK_TO_RDS_CONNECTOR - POLY RDS_POLY 0.175 0.050 - ALU1 RDS_ALU1 0.300 0.300 - ALU2 RDS_ALU2 0.350 0.100 - ALU3 RDS_ALU3 0.450 0.000 - ALU4 RDS_ALU4 0.450 0.000 -END -TABLE MBK_TO_RDS_REFERENCE - REF_REF RDS_REF 0.600 - REF_CON RDS_REF 0.600 -END -TABLE MBK_TO_RDS_VIA - CONT_BODY_N \ - RDS_ALU1 0.900 ALL\ - RDS_CONT 0.400 ALL\ - RDS_ACTIV 0.800 DRC\ - RDS_NIMP 1.400 DRC\ - RDS_NWELL 3.000 DRC\ - RDS_NTIE 0.800 EXT - CONT_BODY_P \ - RDS_ALU1 0.900 ALL\ - RDS_CONT 0.400 ALL\ - RDS_ACTIV 0.800 DRC\ - RDS_PIMP 1.400 DRC\ - RDS_PWELL 3.000 DRC\ - RDS_PTIE 0.800 EXT - CONT_DIF_N \ - RDS_ALU1 0.900 ALL\ - RDS_CONT 0.400 ALL\ - RDS_ACTIV 0.800 DRC\ - RDS_NIMP 1.400 DRC\ - RDS_PWELL 3.000 DRC\ - RDS_NDIF 0.800 EXT - CONT_DIF_P \ - RDS_ALU1 0.900 ALL\ - RDS_CONT 0.400 ALL\ - RDS_ACTIV 0.800 DRC\ - RDS_PIMP 1.400 DRC\ - RDS_NWELL 3.000 DRC\ - RDS_PDIF 0.800 EXT - CONT_POLY \ - RDS_ALU1 0.900 ALL\ - RDS_CONT 0.400 ALL\ - RDS_POLY 0.950 ALL - CONT_VIA \ - RDS_ALU1 0.900 ALL\ - RDS_VIA1 0.400 ALL\ - RDS_ALU2 1.000 ALL - CONT_VIA2 \ - RDS_ALU2 1.000 ALL\ - RDS_VIA2 0.400 ALL\ - RDS_ALU3 0.900 ALL - CONT_VIA3 \ - RDS_ALU3 0.900 ALL\ - RDS_VIA3 0.400 ALL\ - RDS_ALU4 0.900 ALL - C_X_N \ - RDS_POLY 0.350 DRC\ - RDS_ACTIV 1.650 DRC\ - RDS_NIMP 2.250 DRC\ - RDS_PWELL 3.850 DRC\ - RDS_GATE 0.350 EXT\ - RDS_NDIF 1.650 EXT - C_X_P \ - RDS_POLY 0.350 DRC\ - RDS_ACTIV 1.650 DRC\ - RDS_PIMP 2.250 DRC\ - RDS_NWELL 3.850 DRC\ - RDS_GATE 0.350 EXT\ - RDS_PDIF 1.650 EXT -END -TABLE CIF_LAYER - RDS_NWELL NWEL - RDS_POLY POLY - RDS_CONT CONTACT - RDS_ALU1 METAL1 - RDS_TALU1 ? - RDS_VIA1 VIA1 - RDS_ALU2 METAL2 - RDS_TALU2 ? - RDS_ACTIV ACTIVE - RDS_NIMP NPLUS - RDS_PIMP PPLUS - RDS_CPAS PAD - RDS_ALU3 METAL3 - RDS_VIA2 VIA2 - RDS_ALU4 METAL4 - RDS_VIA3 VIA3 -END -TABLE GDS_LAYER - RDS_NWELL 1 - RDS_POLY 13 - RDS_CONT 19 - RDS_ALU1 23 - RDS_VIA1 25 - RDS_ALU2 27 - RDS_ACTIV 2 - RDS_NIMP 16 - RDS_PIMP 17 - RDS_CPAS 31 - RDS_ALU3 34 - RDS_VIA2 32 - RDS_ALU4 36 - RDS_VIA3 35 -END -TABLE S2R_OVERSIZE_DENOTCH - RDS_NWELL 0.700 - RDS_PWELL 0.000 - RDS_POLY 0.250 - RDS_ALU1 -0.025 - RDS_ALU2 -0.025 - RDS_ACTIV 0.325 - RDS_NIMP 0.250 - RDS_PIMP 0.250 - RDS_ALU3 -0.025 - RDS_ALU4 -0.025 -END -TABLE S2R_BLOC_RING_WIDTH - RDS_NWELL 1.400 - RDS_PWELL 0.000 - RDS_POLY 0.550 - RDS_ALU1 0.000 - RDS_ALU2 0.000 - RDS_ACTIV 0.700 - RDS_NIMP 0.500 - RDS_PIMP 0.500 - RDS_ALU3 0.000 - RDS_ALU4 0.000 -END -TABLE S2R_MINIMUM_LAYER_WIDTH - RDS_NWELL 1.700 - RDS_PWELL 1.700 - RDS_POLY 0.350 - RDS_ALU1 0.600 - RDS_ALU2 0.700 - RDS_ACTIV 0.500 - RDS_NIMP 0.500 - RDS_PIMP 0.500 - RDS_ALU3 0.900 - RDS_ALU3 0.900 -END -TABLE S2R_POST_TREAT - RDS_NWELL TREAT NULL - RDS_PWELL TREAT NULL - RDS_POLY TREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_ACTIV TREAT NULL - RDS_NIMP TREAT RDS_PIMP - RDS_PIMP TREAT RDS_NIMP - RDS_ABOX NOTREAT NULL - RDS_VIA2 NOTREAT NULL - RDS_ALU3 TREAT NULL - RDS_VIA3 NOTREAT NULL - RDS_ALU4 TREAT NULL -END -TABLE LYNX_TRANSISTOR -NTRANS NTRANS C_X_N RDS_GATE RDS_NDIF RDS_NDIF RDS_PWELL -PTRANS PTRANS C_X_P RDS_GATE RDS_PDIF RDS_PDIF RDS_NWELL -END -TABLE LYNX_DIFFUSION -END -TABLE LYNX_RESISTOR - RDS_POLY 6 - RDS_ALU1 0.087 - RDS_ALU2 0.066 - RDS_ALU3 0.066 - RDS_ALU3 0.066 - RDS_ALU4 0.066 - RDS_CONT 12 - RDS_VIA1 4 - RDS_VIA2 4 - RDS_VIA3 4 -END -TABLE LYNX_GRAPH - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# RDS_NWELL RDS_NTIE RDS_NWELL -# RDS_PWELL RDS_PTIE RDS_PWELL -# RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL -# RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL -# RDS_NDIF RDS_CONT RDS_NDIF -# RDS_PDIF RDS_CONT RDS_PDIF - - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - - RDS_POLY RDS_CONT RDS_GATE RDS_POLY - RDS_GATE RDS_POLY RDS_GATE - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_REF RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 RDS_VIA3 - RDS_VIA3 RDS_ALU3 RDS_ALU4 RDS_VIA3 - RDS_ALU4 RDS_VIA3 RDS_ALU4 -END -TABLE LYNX_CAPA - RDS_POLY 0.000101 9.8e-05 - RDS_ALU1 2.65e-05 8.6e-05 - RDS_ALU2 1.3e-05 7.6e-05 - RDS_ALU3 8.4e-06 6.8e-05 - RDS_ALU4 6.2e-06 6.34e-05 -END -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - -##--------------------------- -# -# Modifie par L.Jacomme (Pb Bulk/Alim avec Lynx) -# 23.11.99 -# -# NWELL EXPLICIT -# PWELL IMPLICIT - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_HOLE : -# -# MBK via RDS Hole -# name name side step mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_HOLE - -CONT_VIA RDS_VIA1 .4 1.1 ALL -CONT_VIA2 RDS_VIA2 .4 1.1 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_METAL : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_METAL - -CONT_VIA RDS_ALU1 .3 .0 ALL RDS_ALU2 .1 .0 ALL -CONT_VIA2 RDS_ALU2 .1 .0 ALL RDS_ALU3 .0 .0 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_TURNVIA : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_TURNVIA - -CONT_TURN1 RDS_ALU1 .3 ALL -CONT_TURN2 RDS_ALU2 .1 ALL -CONT_TURN3 RDS_ALU3 .0 ALL - -END - diff --git a/alliance/share/etc/prol05.elp b/alliance/share/etc/prol05.elp deleted file mode 100644 index d3c5e234..00000000 --- a/alliance/share/etc/prol05.elp +++ /dev/null @@ -1,58 +0,0 @@ -#Fichier de parametrisation de TAS, HCMOS05, LEVEL 3, ST-SPICE -#Les parametres sont calcules en tenant compte des shrinks -#Par DIOURY karim, le 15/06/1995 - -Technologie : prol05 Version : 2.0 - -#Reference Simulator -ESIM = ST-SPICE -MODEL = MOS -LEVEL = 3.0 - -#shrink parameters (micron) -DLN = 0.058 -DLP = 0.015 -DWN = -0.068 -DWP = -0.008 - -#transistor characteristics -#NMOS -VTN = 0.709 -BN = 1.2177 -AN = 7.63e-5 -RNT = 13764.0 - -#PMOS -VTP = 0.676 -BP = 0.3302 -AP = 1.65e-05 -RPT = 34740.0 - -#general parameters -VDDmax = 3.0 -VTHR = 1.5 -VSSdeg = 0.952 -VDDdeg = 2.05 -TEMP = 70.0 - -#dynamic capacitance: grid capacitance (in pF/u and pF/u2) -CGSN = 2704.0e-6 -CGSP = 2704.0e-6 -CGPN = 430.0e-6 -CGPP = 380.0e-6 - -#dynamic capacitance: drain capacitance (in pF/u and pF/u2) -CDSN = 840.0e-6 -CDSP = 915.0e-6 -CDPN = 270.0e-6 -CDPP = 220.0e-6 -CDWN = 430.0e-6 -CDWP = 380.0e-6 - -#dynamic capacitance: source capacitance (in pF/u and pF/u2) -CSSN = 840.0e-6 -CSSP = 915.0e-6 -CSPN = 270.0e-6 -CSPP = 220.0e-6 -CSWN = 430.0e-6 -CSWP = 380.0e-6 diff --git a/alliance/share/etc/prol05.rds b/alliance/share/etc/prol05.rds deleted file mode 100644 index c3978ae9..00000000 --- a/alliance/share/etc/prol05.rds +++ /dev/null @@ -1,278 +0,0 @@ -# $Id: prol05.rds,v 1.4 2000/09/14 10:28:40 syf Exp $ - -DEFINE PHYSICAL_GRID 0.050 - -DEFINE LAMBDA 0.500 - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 1.550 3.300 0.000 ALL - PWELL RDS_PWELL VW 1.550 3.300 0.000 ALL - NDIF RDS_NDIF VW 0.350 0.000 0.000 EXT\ - RDS_ACTIV VW 0.350 0.000 0.000 DRC\ - RDS_NIMP VW 0.850 1.000 0.000 DRC\ - RDS_PWELL VW 2.150 3.600 0.000 DRC - PDIF RDS_PDIF VW 0.350 0.000 0.000 EXT\ - RDS_ACTIV VW 0.350 0.000 0.000 DRC\ - RDS_PIMP VW 0.850 1.000 0.000 DRC\ - RDS_NWELL VW 2.150 3.600 0.000 DRC - NTIE RDS_NTIE VW 0.350 0.000 0.000 EXT\ - RDS_ACTIV VW 0.350 0.000 0.000 DRC\ - RDS_NIMP VW 0.850 1.000 0.000 DRC\ - RDS_NWELL VW 2.150 3.600 0.000 DRC - PTIE RDS_PTIE VW 0.350 0.000 0.000 EXT\ - RDS_ACTIV VW 0.350 0.000 0.000 DRC\ - RDS_PIMP VW 0.850 1.000 0.000 DRC\ - RDS_PWELL VW 2.150 3.600 0.000 DRC - NTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_NDIF LCW -0.650 1.000 0.000 EXT\ - RDS_NDIF RCW -0.650 1.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -0.650 2.000 0.000 DRC\ - RDS_NIMP VW -0.150 3.000 0.000 DRC\ - RDS_PWELL VW 1.150 5.600 0.000 ALL - PTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_PDIF LCW -0.650 1.000 0.000 EXT\ - RDS_PDIF RCW -0.650 1.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -0.650 2.000 0.000 DRC\ - RDS_PIMP VW -0.150 3.000 0.000 DRC\ - RDS_NWELL VW 1.150 5.600 0.000 ALL - POLY RDS_POLY VW 0.250 0.000 0.000 ALL - ALU1 RDS_ALU1 VW 0.400 0.300 0.000 ALL - ALU2 RDS_ALU2 VW 0.500 0.000 0.000 ALL - ALU3 RDS_ALU3 VW 0.650 -0.200 0.000 ALL - CALU1 RDS_ALU1 VW 0.400 0.300 0.000 ALL - CALU2 RDS_ALU2 VW 0.500 0.000 0.000 ALL - CALU3 RDS_ALU3 VW 0.650 -0.200 0.000 ALL -END -TABLE MBK_TO_RDS_CONNECTOR - POLY RDS_POLY 0.250 0.000 - ALU1 RDS_ALU1 0.400 0.300 - ALU2 RDS_ALU2 0.500 0.000 - ALU3 RDS_ALU3 0.650 -0.200 -END -TABLE MBK_TO_RDS_REFERENCE - REF_REF RDS_REF 0.800 - REF_CON RDS_REF 0.800 -END -TABLE MBK_TO_RDS_VIA - CONT_BODY_N \ - RDS_ALU1 1.300 ALL\ - RDS_CONT 0.600 ALL\ - RDS_ACTIV 1.500 DRC\ - RDS_NIMP 2.500 DRC\ - RDS_NWELL 5.100 DRC\ - RDS_NTIE 1.500 EXT - CONT_BODY_P \ - RDS_ALU1 1.300 ALL\ - RDS_CONT 0.600 ALL\ - RDS_ACTIV 1.500 DRC\ - RDS_PIMP 2.500 DRC\ - RDS_PWELL 5.100 DRC\ - RDS_PTIE 1.500 EXT - CONT_DIF_N \ - RDS_ALU1 1.300 ALL\ - RDS_CONT 0.600 ALL\ - RDS_ACTIV 1.500 DRC\ - RDS_NIMP 2.500 DRC\ - RDS_PWELL 5.100 DRC\ - RDS_NDIF 1.500 EXT - CONT_DIF_P \ - RDS_ALU1 1.300 ALL\ - RDS_CONT 0.600 ALL\ - RDS_ACTIV 1.500 DRC\ - RDS_PIMP 2.500 DRC\ - RDS_NWELL 5.100 DRC\ - RDS_PDIF 1.500 EXT - CONT_POLY \ - RDS_ALU1 1.300 ALL\ - RDS_CONT 0.600 ALL\ - RDS_POLY 1.500 ALL - CONT_VIA \ - RDS_ALU1 1.300 ALL\ - RDS_VIA1 0.600 ALL\ - RDS_ALU2 1.500 ALL - CONT_VIA2 \ - RDS_ALU2 1.500 ALL\ - RDS_VIA2 0.700 ALL\ - RDS_ALU3 1.500 ALL - C_X_N \ - RDS_POLY 0.500 DRC\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.500 DRC\ - RDS_PWELL 6.100 DRC\ - RDS_POLY 0.500 EXT\ - RDS_NDIF 2.500 EXT - C_X_P \ - RDS_POLY 0.500 DRC\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.500 DRC\ - RDS_NWELL 6.100 DRC\ - RDS_POLY 0.500 EXT\ - RDS_PDIF 2.500 EXT -END -TABLE CIF_LAYER - RDS_NWELL NWELL - RDS_PWELL PWELL - RDS_POLY POLYSILICON - RDS_CONT CONTACTS - RDS_ALU1 METAL1 - RDS_VIA1 VIA1 - RDS_ALU2 METAL2 - RDS_ACTIV ACTIVEAREA - RDS_PIMP PIMPLANT - RDS_NIMP NIMPLANT - RDS_CPAS NITRIDE - RDS_ALU3 METAL3 - RDS_VIA2 VIA2 -END - -TABLE GDS_LAYER - RDS_NWELL 1 - RDS_POLY 13 - RDS_CONT 19 - RDS_ALU1 23 - RDS_VIA1 25 - RDS_ALU2 27 - RDS_ACTIV 2 - RDS_PIMP 17 - RDS_CPAS 31 - RDS_ALU3 34 - RDS_VIA2 32 -END -TABLE S2R_OVERSIZE_DENOTCH - RDS_NWELL 1.500 - RDS_PWELL 1.500 - RDS_POLY 0.350 - RDS_ALU1 0.350 - RDS_ALU2 0.400 - RDS_ACTIV 0.500 - RDS_NIMP 0.400 - RDS_PIMP 0.400 - RDS_ALU3 0.550 -END -TABLE S2R_BLOC_RING_WIDTH - RDS_NWELL 3.000 - RDS_PWELL 3.000 - RDS_POLY 0.800 - RDS_ALU1 0.800 - RDS_ALU2 0.900 - RDS_ACTIV 1.100 - RDS_NIMP 0.800 - RDS_PIMP 0.800 - RDS_ALU3 1.200 -END -TABLE S2R_MINIMUM_LAYER_WIDTH - RDS_NWELL 2.400 - RDS_PWELL 2.400 - RDS_POLY 0.500 - RDS_ALU1 0.800 - RDS_ALU2 1.000 - RDS_ACTIV 0.800 - RDS_NIMP 0.800 - RDS_PIMP 0.800 - RDS_ALU3 1.300 -END -TABLE S2R_POST_TREAT - RDS_NWELL TREAT NULL - RDS_PWELL NOTREAT NULL - RDS_POLY TREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_ACTIV TREAT NULL - RDS_NIMP TREAT RDS_PIMP - RDS_PIMP TREAT RDS_NIMP - RDS_ABOX NOTREAT NULL - RDS_VIA2 NOTREAT NULL - RDS_ALU3 TREAT NULL -END -TABLE LYNX_TRANSISTOR -NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_ACTIV RDS_PWELL -PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_ACTIV RDS_NWELL -END - -##------------------------------------------------------------------- -# TABLE LYNX_BULK_IMPLICIT : -# -# RDS layer Bulk type -# name EXPLICIT/IMPLICIT -##------------------------------------------------------------------- - -TABLE LYNX_BULK_IMPLICIT - NWELL EXPLICIT - PWELL IMPLICIT -END - -TABLE LYNX_GRAPH - RDS_NWELL RDS_NTIE RDS_NWELL - RDS_PWELL RDS_PTIE RDS_PWELL - RDS_NTIE RDS_CONT RDS_NTIE RDS_NWELL - RDS_PTIE RDS_CONT RDS_PTIE RDS_PWELL - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_REF RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 -END -TABLE LYNX_CAPA - RDS_POLY 8.3e-05 10.0e-05 - RDS_ALU1 3.2e-05 9.2e-05 - RDS_ALU2 2.2e-05 8.4e-05 - RDS_ALU3 1.6e-05 8.4e-05 -END -TABLE LYNX_RESISTOR -END -TABLE LYNX_DIFFUSION - RDS_PDIF RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 1 - RDS_PTIE RDS_ACTIV 1 RDS_PIMP 1 RDS_PWELL 1 - RDS_NDIF RDS_ACTIV 1 RDS_NIMP 1 RDS_PWELL 1 - RDS_NTIE RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 1 -END -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_HOLE : -# -# MBK via RDS Hole -# name name side step mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_HOLE - -# CONT_VIA RDS_VIA1 1 2 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_BIGVIA_METAL : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_BIGVIA_METAL - -# CONT_VIA RDS_ALU1 3 4 ALL RDS_ALU2 4 5 ALL - -END - -##------------------------------------------------------------------- -# TABLE MBK_TO_RDS_TURNVIA : -# -# MBK via RDS layer 1 ... -# name name delta-width overlap mode -##------------------------------------------------------------------- - -TABLE MBK_TO_RDS_TURNVIA - -# CONT_TURN1 - -END - - diff --git a/alliance/share/etc/prol10.elp b/alliance/share/etc/prol10.elp deleted file mode 100644 index e205d65e..00000000 --- a/alliance/share/etc/prol10.elp +++ /dev/null @@ -1,58 +0,0 @@ -#Fichier de parametrisation de TAS, PROL10, LEVEL 2, HSPICE -#Les parametres sont calcules en tenant compte des shrinks -#Par DIOURY karim, le 15/06/1995 - -Technologie : prol10 Version : 2.0 - -#Reference Simulator -ESIM = HSPICE -MODEL = MOS -LEVEL = 2.0 - -#shrink parameters (micron) -DLN = 0.0 -DLP = 0.0 -DWN = 0.0 -DWP = 0.0 - -#transistor characteristics -#NMOS -VTN = 0.8 -BN = 0.7 -AN = 4.8e-05 -RNT = 11000.0 - -#PMOS -VTP = 1.2 -BP = 0.25 -AP = 1.7e-05 -RPT = 26000.0 - -#general parameters -VDDmax = 4.50 -VTHR = 2.250 -VSSdeg = 1.6 -VDDdeg = 3.5 -TEMP = 70.0 - -#dynamic capacitance: grid capacitance (in pF/u and pF/u2) -CGSN = 1500.0e-6 -CGSP = 1500.0e-6 -CGPN = 200.0e-6 -CGPP = 200.0e-6 - -#dynamic capacitance: drain capacitance (in pF/u and pF/u2) -CDSN = 400.0e-6 -CDSP = 600.0e-6 -CDPN = 500.0e-6 -CDPP = 800.0e-6 -CDWN = 200.0e-6 -CDWP = 200.0e-6 - -#dynamic capacitance: source capacitance (in pF/u and pF/u2) -CSSN = 400.0e-6 -CSSP = 600.0e-6 -CSPN = 500.0e-6 -CSPP = 800.0e-6 -CSWN = 200.0e-6 -CSWP = 200.0e-6 diff --git a/alliance/share/etc/prol10_11.rds b/alliance/share/etc/prol10_11.rds deleted file mode 100644 index 100ae169..00000000 --- a/alliance/share/etc/prol10_11.rds +++ /dev/null @@ -1,211 +0,0 @@ -DEFINE PHYSICAL_GRID 0.050 - -DEFINE LAMBDA 1.000 - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.500 1.000 0.000 ALL - NDIF RDS_NDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC - PDIF RDS_PDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 1.500 2.000 0.000 DRC - NTIE RDS_NTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 0.900 0.800 0.000 DRC - PTIE RDS_PTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC - NTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_NDIF LCW -1.500 2.000 0.000 EXT\ - RDS_NDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_NIMP VW -1.100 4.800 0.000 DRC - PTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_PDIF LCW -1.500 2.000 0.000 EXT\ - RDS_PDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_PIMP VW -1.100 4.800 0.000 DRC\ - RDS_NWELL VW -0.500 6.000 0.000 DRC - POLY RDS_POLY VW 0.500 0.000 0.000 ALL - ALU1 RDS_ALU1 VW 0.750 0.500 0.000 ALL - ALU2 RDS_ALU2 VW 0.750 -0.500 0.000 ALL -END -TABLE MBK_TO_RDS_CONNECTOR - POLY RDS_POLY 0.500 0.000 - ALU1 RDS_ALU1 0.750 0.500 - ALU2 RDS_ALU2 0.750 -0.500 -END -TABLE MBK_TO_RDS_REFERENCE - REF_REF RDS_REF 1.500 - REF_CON RDS_REF 1.500 -END -TABLE MBK_TO_RDS_BIGVIA_HOLE -END -TABLE MBK_TO_RDS_BIGVIA_METAL -END -TABLE MBK_TO_RDS_TURNVIA -END - - -TABLE MBK_TO_RDS_VIA - CONT_BODY_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NWELL 3.300 DRC\ - RDS_NTIE 2.500 EXT - CONT_BODY_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_PTIE 2.500 EXT - CONT_DIF_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NDIF 2.500 EXT - CONT_DIF_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_NWELL 4.500 DRC\ - RDS_PDIF 2.500 EXT - CONT_POLY \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_POLY 2.500 ALL - CONT_VIA \ - RDS_ALU1 2.500 ALL\ - RDS_VIA1 1.500 ALL\ - RDS_ALU2 2.500 ALL - C_X_N \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_NIMP 5.800 DRC\ - RDS_POLY 1.000 EXT\ - RDS_NDIF 5.000 EXT - C_X_P \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_PIMP 5.800 DRC\ - RDS_NWELL 7.000 DRC\ - RDS_POLY 1.000 EXT\ - RDS_PDIF 5.000 EXT -END -TABLE CIF_LAYER - RDS_NWELL CNW - RDS_POLY CP - RDS_CONT CC - RDS_ALU1 CM - RDS_TALU1 AM1 - RDS_VIA1 CC2 - RDS_ALU2 CM2 - RDS_TALU2 AM2 - RDS_ACTIV AR - RDS_NIMP CND - RDS_PIMP CPD - RDS_NDIF CNDI - RDS_PDIF CPDI - RDS_NTIE CNTI - RDS_PTIE CPTI - RDS_CPAS CG - RDS_REF LREF -END -TABLE GDS_LAYER - RDS_NWELL 1 - RDS_POLY 11 - RDS_CONT 16 - RDS_ALU1 17 - RDS_VIA1 18 - RDS_ALU2 19 - RDS_ACTIV 2 - RDS_NIMP 12 - RDS_PIMP 14 - RDS_CPAS 20 -END -TABLE S2R_OVERSIZE_DENOTCH - RDS_NWELL 4.000 - RDS_POLY 0.950 - RDS_ALU1 0.950 - RDS_ALU2 0.950 - RDS_ACTIV 1.000 - RDS_NIMP 0.250 - RDS_PIMP 0.250 -END -TABLE S2R_BLOC_RING_WIDTH - RDS_NWELL 8.000 - RDS_POLY 2.000 - RDS_ALU1 2.000 - RDS_ALU2 2.000 - RDS_ACTIV 2.100 - RDS_NIMP 0.500 - RDS_PIMP 0.500 -END -TABLE S2R_MINIMUM_LAYER_WIDTH - RDS_NWELL 4.000 - RDS_POLY 1.000 - RDS_ALU1 1.500 - RDS_ALU2 1.500 - RDS_ACTIV 2.000 - RDS_NIMP 2.000 - RDS_PIMP 2.000 -END -TABLE S2R_POST_TREAT - RDS_NWELL TREAT NULL - RDS_POLY TREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_ACTIV TREAT NULL - RDS_NIMP TREAT RDS_PIMP - RDS_PIMP TREAT RDS_NIMP - RDS_ABOX NOTREAT NULL -END - -TABLE LYNX_DIFFUSION - RDS_NDIF RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 0 - RDS_PDIF RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 1 - RDS_NTIE RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 1 - RDS_PTIE RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 0 -END - -TABLE LYNX_TRANSISTOR - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_ACTIV RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_ACTIV RDS_NWELL -END - -TABLE LYNX_BULK_IMPLICIT -END - -TABLE LYNX_GRAPH - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_REF RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 -END -TABLE LYNX_CAPA - RDS_POLY 7e-05 6e-05 - RDS_ALU1 3e-05 5e-05 - RDS_ALU2 2e-05 6e-05 -END -TABLE LYNX_RESISTOR -END diff --git a/alliance/share/etc/prol10_7.rds b/alliance/share/etc/prol10_7.rds deleted file mode 100644 index 4be27cea..00000000 --- a/alliance/share/etc/prol10_7.rds +++ /dev/null @@ -1,200 +0,0 @@ -DEFINE PHYSICAL_GRID 0.050 - -DEFINE LAMBDA 1.000 - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.500 1.000 0.000 ALL - NDIF RDS_NDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC - PDIF RDS_PDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 1.500 2.000 0.000 DRC - NTIE RDS_NTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 0.900 0.800 0.000 DRC - PTIE RDS_PTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC - NTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_NDIF LCW -1.500 2.000 0.000 EXT\ - RDS_NDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_NIMP VW -1.100 4.800 0.000 DRC - PTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_PDIF LCW -1.500 2.000 0.000 EXT\ - RDS_PDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_PIMP VW -1.100 4.800 0.000 DRC\ - RDS_NWELL VW -0.500 6.000 0.000 DRC - POLY RDS_POLY VW 0.500 0.000 0.000 ALL - ALU1 RDS_ALU1 VW 0.750 0.500 0.000 ALL - ALU2 RDS_ALU2 VW 0.750 -0.500 0.000 ALL -END -TABLE MBK_TO_RDS_CONNECTOR - POLY RDS_POLY 0.500 0.000 - ALU1 RDS_ALU1 0.750 0.500 - ALU2 RDS_ALU2 0.750 -0.500 -END -TABLE MBK_TO_RDS_REFERENCE - REF_REF RDS_REF 1.500 - REF_CON RDS_REF 1.500 -END -TABLE MBK_TO_RDS_VIA - CONT_BODY_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NWELL 3.300 DRC\ - RDS_NTIE 2.500 EXT - CONT_BODY_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_PTIE 2.500 EXT - CONT_DIF_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NDIF 2.500 EXT - CONT_DIF_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_NWELL 4.500 DRC\ - RDS_PDIF 2.500 EXT - CONT_POLY \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_POLY 2.500 ALL - CONT_VIA \ - RDS_ALU1 2.500 ALL\ - RDS_VIA1 1.500 ALL\ - RDS_ALU2 2.500 ALL - C_X_N \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_NIMP 5.800 DRC\ - RDS_POLY 1.000 EXT\ - RDS_NDIF 5.000 EXT - C_X_P \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_PIMP 5.800 DRC\ - RDS_NWELL 7.000 DRC\ - RDS_POLY 1.000 EXT\ - RDS_PDIF 5.000 EXT -END -TABLE CIF_LAYER - RDS_NWELL CNW - RDS_POLY CP - RDS_CONT CC - RDS_ALU1 CM - RDS_TALU1 AM1 - RDS_VIA1 CC2 - RDS_ALU2 CM2 - RDS_TALU2 AM2 - RDS_ACTIV AR - RDS_NIMP CND - RDS_PIMP CPD - RDS_NDIF CNDI - RDS_PDIF CPDI - RDS_NTIE CNTI - RDS_PTIE CPTI - RDS_CPAS CG - RDS_REF LREF -END -TABLE GDS_LAYER - RDS_NWELL 1 - RDS_POLY 11 - RDS_CONT 16 - RDS_ALU1 17 - RDS_VIA1 18 - RDS_ALU2 19 - RDS_ACTIV 2 - RDS_NIMP 12 - RDS_PIMP 14 - RDS_CPAS 20 -END -TABLE S2R_OVERSIZE_DENOTCH - RDS_NWELL 4.000 - RDS_POLY 0.950 - RDS_ALU1 0.950 - RDS_ALU2 0.950 - RDS_ACTIV 1.000 - RDS_NIMP 0.250 - RDS_PIMP 0.250 -END -TABLE S2R_BLOC_RING_WIDTH - RDS_NWELL 8.000 - RDS_POLY 2.000 - RDS_ALU1 2.000 - RDS_ALU2 2.000 - RDS_ACTIV 2.100 - RDS_NIMP 0.500 - RDS_PIMP 0.500 -END -TABLE S2R_MINIMUM_LAYER_WIDTH - RDS_NWELL 4.000 - RDS_POLY 1.000 - RDS_ALU1 1.500 - RDS_ALU2 1.500 - RDS_ACTIV 2.000 - RDS_NIMP 2.000 - RDS_PIMP 2.000 -END -TABLE S2R_POST_TREAT - RDS_NWELL TREAT NULL - RDS_POLY TREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_ACTIV TREAT NULL - RDS_NIMP TREAT RDS_PIMP - RDS_PIMP TREAT RDS_NIMP - RDS_ABOX NOTREAT NULL -END - -TABLE LYNX_DIFFUSION - RDS_NDIF RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 0 - RDS_PDIF RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 1 - RDS_NTIE RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 1 - RDS_PTIE RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 0 -END - -TABLE LYNX_TRANSISTOR - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_ACTIV - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_ACTIV -END - -TABLE LYNX_GRAPH - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_REF RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 -END -TABLE LYNX_CAPA - RDS_POLY 7e-05 6e-05 - RDS_ALU1 3e-05 5e-05 - RDS_ALU2 2e-05 6e-05 -END -TABLE LYNX_RESISTOR -END diff --git a/alliance/share/etc/prol10_8.rds b/alliance/share/etc/prol10_8.rds deleted file mode 100644 index 1ac238fe..00000000 --- a/alliance/share/etc/prol10_8.rds +++ /dev/null @@ -1,203 +0,0 @@ -DEFINE PHYSICAL_GRID 0.050 - -DEFINE LAMBDA 1.000 - -TABLE MBK_TO_RDS_SEGMENT - - NWELL RDS_NWELL VW 0.500 1.000 0.000 ALL - NDIF RDS_NDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC - PDIF RDS_PDIF VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 1.500 2.000 0.000 DRC - NTIE RDS_NTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_NIMP VW 0.900 0.800 0.000 DRC\ - RDS_NWELL VW 0.900 0.800 0.000 DRC - PTIE RDS_PTIE VW 0.500 0.000 0.000 EXT\ - RDS_ACTIV VW 0.500 0.000 0.000 DRC\ - RDS_PIMP VW 0.900 0.800 0.000 DRC - NTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_NDIF LCW -1.500 2.000 0.000 EXT\ - RDS_NDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_NIMP VW -1.100 4.800 0.000 DRC - PTRANS RDS_POLY VW 0.000 0.000 0.000 EXT\ - RDS_PDIF LCW -1.500 2.000 0.000 EXT\ - RDS_PDIF RCW -1.500 2.000 0.000 EXT\ - RDS_POLY VW 0.000 0.000 0.000 DRC\ - RDS_ACTIV VW -1.500 4.000 0.000 DRC\ - RDS_PIMP VW -1.100 4.800 0.000 DRC\ - RDS_NWELL VW -0.500 6.000 0.000 DRC - POLY RDS_POLY VW 0.500 0.000 0.000 ALL - ALU1 RDS_ALU1 VW 0.750 0.500 0.000 ALL - ALU2 RDS_ALU2 VW 0.750 -0.500 0.000 ALL -END -TABLE MBK_TO_RDS_CONNECTOR - POLY RDS_POLY 0.500 0.000 - ALU1 RDS_ALU1 0.750 0.500 - ALU2 RDS_ALU2 0.750 -0.500 -END -TABLE MBK_TO_RDS_REFERENCE - REF_REF RDS_REF 1.500 - REF_CON RDS_REF 1.500 -END -TABLE MBK_TO_RDS_VIA - CONT_BODY_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NWELL 3.300 DRC\ - RDS_NTIE 2.500 EXT - CONT_BODY_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_PTIE 2.500 EXT - CONT_DIF_N \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_NIMP 3.300 DRC\ - RDS_NDIF 2.500 EXT - CONT_DIF_P \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_ACTIV 2.500 DRC\ - RDS_PIMP 3.300 DRC\ - RDS_NWELL 4.500 DRC\ - RDS_PDIF 2.500 EXT - CONT_POLY \ - RDS_ALU1 2.500 ALL\ - RDS_CONT 1.500 ALL\ - RDS_POLY 2.500 ALL - CONT_VIA \ - RDS_ALU1 2.500 ALL\ - RDS_VIA1 1.500 ALL\ - RDS_ALU2 2.500 ALL - C_X_N \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_NIMP 5.800 DRC\ - RDS_POLY 1.000 EXT\ - RDS_NDIF 5.000 EXT - C_X_P \ - RDS_POLY 1.000 DRC\ - RDS_ACTIV 5.000 DRC\ - RDS_PIMP 5.800 DRC\ - RDS_NWELL 7.000 DRC\ - RDS_POLY 1.000 EXT\ - RDS_PDIF 5.000 EXT -END -TABLE CIF_LAYER - RDS_NWELL CNW - RDS_POLY CP - RDS_CONT CC - RDS_ALU1 CM - RDS_TALU1 AM1 - RDS_VIA1 CC2 - RDS_ALU2 CM2 - RDS_TALU2 AM2 - RDS_ACTIV AR - RDS_NIMP CND - RDS_PIMP CPD - RDS_NDIF CNDI - RDS_PDIF CPDI - RDS_NTIE CNTI - RDS_PTIE CPTI - RDS_CPAS CG - RDS_REF LREF -END -TABLE GDS_LAYER - RDS_NWELL 1 - RDS_POLY 11 - RDS_CONT 16 - RDS_ALU1 17 - RDS_VIA1 18 - RDS_ALU2 19 - RDS_ACTIV 2 - RDS_NIMP 12 - RDS_PIMP 14 - RDS_CPAS 20 -END -TABLE S2R_OVERSIZE_DENOTCH - RDS_NWELL 4.000 - RDS_POLY 0.950 - RDS_ALU1 0.950 - RDS_ALU2 0.950 - RDS_ACTIV 1.000 - RDS_NIMP 0.250 - RDS_PIMP 0.250 -END -TABLE S2R_BLOC_RING_WIDTH - RDS_NWELL 8.000 - RDS_POLY 2.000 - RDS_ALU1 2.000 - RDS_ALU2 2.000 - RDS_ACTIV 2.100 - RDS_NIMP 0.500 - RDS_PIMP 0.500 -END -TABLE S2R_MINIMUM_LAYER_WIDTH - RDS_NWELL 4.000 - RDS_POLY 1.000 - RDS_ALU1 1.500 - RDS_ALU2 1.500 - RDS_ACTIV 2.000 - RDS_NIMP 2.000 - RDS_PIMP 2.000 -END -TABLE S2R_POST_TREAT - RDS_NWELL TREAT NULL - RDS_POLY TREAT NULL - RDS_CONT NOTREAT NULL - RDS_ALU1 TREAT NULL - RDS_VIA1 NOTREAT NULL - RDS_ALU2 TREAT NULL - RDS_ACTIV TREAT NULL - RDS_NIMP TREAT RDS_PIMP - RDS_PIMP TREAT RDS_NIMP - RDS_ABOX NOTREAT NULL -END - -TABLE LYNX_DIFFUSION - RDS_NDIF RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 0 - RDS_PDIF RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 1 - RDS_NTIE RDS_ACTIV 1 RDS_NIMP 1 RDS_NWELL 1 - RDS_PTIE RDS_ACTIV 1 RDS_PIMP 1 RDS_NWELL 0 -END - -TABLE LYNX_TRANSISTOR - NTRANS NTRANS C_X_N RDS_POLY RDS_NDIF RDS_ACTIV RDS_PWELL - PTRANS PTRANS C_X_P RDS_POLY RDS_PDIF RDS_ACTIV RDS_NWELL -END - -TABLE LYNX_BULK_IMPLICIT -END - -TABLE LYNX_GRAPH - RDS_NDIF RDS_CONT RDS_NDIF - RDS_PDIF RDS_CONT RDS_PDIF - RDS_NTIE RDS_CONT RDS_NTIE - RDS_PTIE RDS_CONT RDS_PTIE - RDS_POLY RDS_CONT RDS_POLY - RDS_CONT RDS_PDIF RDS_NDIF RDS_POLY RDS_PTIE RDS_NTIE RDS_ALU1 RDS_CONT - RDS_ALU1 RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_REF RDS_CONT RDS_VIA1 RDS_ALU1 RDS_REF - RDS_VIA1 RDS_ALU1 RDS_ALU2 RDS_VIA1 - RDS_ALU2 RDS_VIA1 RDS_VIA2 RDS_ALU2 - RDS_VIA2 RDS_ALU2 RDS_ALU3 RDS_VIA2 - RDS_ALU3 RDS_VIA2 RDS_ALU3 -END -TABLE LYNX_CAPA - RDS_POLY 7e-05 6e-05 - RDS_ALU1 3e-05 5e-05 - RDS_ALU2 2e-05 6e-05 -END -TABLE LYNX_RESISTOR -END diff --git a/alliance/share/etc/se_defaults.mac b/alliance/share/etc/se_defaults.mac deleted file mode 100644 index c56cb3c5..00000000 --- a/alliance/share/etc/se_defaults.mac +++ /dev/null @@ -1,33 +0,0 @@ -# -# $Id: se_defaults.mac,v 1.4 2000/12/21 10:45:19 czo Exp $ -# -# /------------------------------------------------------------------\ -# | | -# | A l l i a n c e C A D S y s t e m | -# | S i l i c o n E n s e m b l e / A l l i a n c e | -# | | -# | Author : Jean-Paul CHAPUT | -# | E-mail : alliance-support@asim.lip6.fr | -# | ================================================================ | -# | SE script : "se_defaults.mac" | -# | **************************************************************** | -# | U p d a t e s | -# | | -# \------------------------------------------------------------------/ -# - - - SET VARIABLE draw.swire.at ON ; - SET VARIABLE userlevel EXPERT ; - SET VARIABLE Plan.RGrid.M1Offset 0 ; - SET VARIABLE Plan.RGrid.M2Offset 0 ; - SET VARIABLE Plan.RGrid.M3Offset 0 ; - SET VARIABLE Plan.RGrid.M4Offset 0 ; - SET VARIABLE Plan.Lowerleft.Origin TRUE ; - SET VARIABLE QPlace.Fix.Placed.Cell TRUE ; - SET VARIABLE Qplace.Place.Pin.Preferred.Layer - "(left L_ALU2)(right L_ALU2)(top L_ALU3)(bottom L_ALU3)" ; - SET VARIABLE GRoute.AutoGGrid TRUE ; - SET VARIABLE GRoute.Check.Unmarked.Pgnet FALSE ; - SET VARIABLE FRoute.AutoSearchAndRepair TRUE ; - diff --git a/alliance/share/etc/spimodel.cfg b/alliance/share/etc/spimodel.cfg deleted file mode 100644 index 8b53f6f7..00000000 --- a/alliance/share/etc/spimodel.cfg +++ /dev/null @@ -1,7 +0,0 @@ -# MBK_SPI_MODEL -# configure the transistor models of spi parser/driver -# - -TN N -TP P - diff --git a/alliance/share/etc/sxlib.scapin b/alliance/share/etc/sxlib.scapin deleted file mode 100644 index ff9a8586..00000000 --- a/alliance/share/etc/sxlib.scapin +++ /dev/null @@ -1,67 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Tool : Parameter File for Scan Tool | -# | | -# | File : sxlib.scan | -# | | -# | Authors : Jacomme Ludovic | -# | Kazi Tani Ilhem | -# | | -# | Date : 29.06.2000 | -# | | -# \------------------------------------------------------------*/ - -BEGIN_MUX - -MUX_MODEL mx2_x2 -MUX_SEL cmd -MUX_INPUT_SEL i1 -MUX_INPUT_NSEL i0 -MUX_VDD vdd -MUX_VSS vss -MUX_OUTPUT q - -END_MUX - - -BEGIN_REG - -REG_MODEL sff1_x4 -REG_CLK ck -REG_INPUT i -REG_VDD vdd -REG_VSS vss -REG_OUTPUT q -REG_MUX mx2_x2 -REG_REG_MUX sff2_x4 - -END_REG - - -BEGIN_REG_MUX - -REG_MUX_MODEL sff2_x4 -REG_MUX_SEL cmd -REG_MUX_INPUT_SEL i1 -REG_MUX_INPUT_NSEL i0 -REG_MUX_CLK ck -REG_MUX_VDD vdd -REG_MUX_VSS vss -REG_MUX_OUTPUT q -REG_MUX_MUX mx2_x2 -REG_MUX_REG sff1_x4 - -END_REG_MUX - - -BEGIN_BUF - -BUF_MODEL buf_x2 -BUF_INPUT i -BUF_VDD vdd -BUF_VSS vss -BUF_OUTPUT q - -END_BUF - - diff --git a/alliance/share/etc/xfsm.par b/alliance/share/etc/xfsm.par deleted file mode 100644 index 0e043a6c..00000000 --- a/alliance/share/etc/xfsm.par +++ /dev/null @@ -1,64 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Xfsm | -# | | -# | Date : 01.01.95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XFSM_UNIT 64 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XFSM_LOWER_GRID_STEP 50 - -# /*------------------------------------------------------------\ -# | | -# | Xfsm Color | -# | | -# \------------------------------------------------------------*/ - -DEFINE XFSM_CURSOR_COLOR_NAME Gray -DEFINE XFSM_BACKGROUND_COLOR_NAME Black -DEFINE XFSM_FOREGROUND_COLOR_NAME White -DEFINE XFSM_ACCEPT_COLOR_NAME magenta -DEFINE XFSM_CONNECT_COLOR_NAME White - -# /*------------------------------------------------------------\ -# | | -# | Xfsm Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE XFSM_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Xfsm Layer Color | -# | | -# \------------------------------------------------------------*/ - -TABLE XFSM_LAYER_NAME - - 0 Arc Cyan Black - 1 Reset red Black - 2 Initial yellow Black - 3 Layer_3 pink Black - 4 Layer_4 lawn_green Black - 5 Layer_5 red Black - 6 Layer_6 yellow Black - 7 Layer_7 white Black - 8 Layer_8 pink Black - 9 Layer_9 red Black - - -END diff --git a/alliance/share/etc/xpat.par b/alliance/share/etc/xpat.par deleted file mode 100644 index 1ab59ec5..00000000 --- a/alliance/share/etc/xpat.par +++ /dev/null @@ -1,65 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Xpat | -# | | -# | Author : Jacomme Ludovic | -# | | -# | Date : 28.05.96 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XPAT_UNIT 2 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XPAT_LOWER_GRID_STEP 25 - -# /*------------------------------------------------------------\ -# | | -# | Xpat Color | -# | | -# \------------------------------------------------------------*/ - -DEFINE XPAT_CURSOR_COLOR_NAME Gray -DEFINE XPAT_BACKGROUND_COLOR_NAME Black -DEFINE XPAT_FOREGROUND_COLOR_NAME White -DEFINE XPAT_ACCEPT_COLOR_NAME magenta -DEFINE XPAT_CONNECT_COLOR_NAME White - -# /*------------------------------------------------------------\ -# | | -# | Xpat Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE XPAT_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Xpat Layer Color | -# | | -# \------------------------------------------------------------*/ - -TABLE XPAT_LAYER_NAME - - 0 Zero DeepSkyBlue Black - 1 One red Black - 2 Down Cyan Black - 3 Up pink Black - 4 Dont_care orchid Black - 5 Vector MediumSlateBlue Black - 6 Unused gray Black - 7 Unused gray Black - 8 Unused gray Black - 9 Unused gray Black - -END diff --git a/alliance/share/etc/xsch.par b/alliance/share/etc/xsch.par deleted file mode 100644 index 81dae574..00000000 --- a/alliance/share/etc/xsch.par +++ /dev/null @@ -1,457 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Xsch | -# | | -# | Author : Ludovic Jacomme | -# | | -# | Date : 03.29.2000 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XSCH_UNIT 64 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XSCH_LOWER_GRID_STEP 50 - -# /*------------------------------------------------------------\ -# | | -# | Xsch Color | -# | | -# \------------------------------------------------------------*/ - -DEFINE XSCH_CURSOR_COLOR_NAME Black -DEFINE XSCH_BACKGROUND_COLOR_NAME Black -DEFINE XSCH_FOREGROUND_COLOR_NAME White -DEFINE XSCH_ACCEPT_COLOR_NAME magenta -DEFINE XSCH_CONNECT_COLOR_NAME magenta - -# /*------------------------------------------------------------\ -# | | -# | Xsch Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE XSCH_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Xsch Layer Color | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_LAYER_NAME - - 0 Gates cyan Black 0070ff - 1 Inputs red Black ff0000 - 2 Outputs light_blue Black 00ff00 - 3 Signals pink Black 0000ff - 4 Debug spring_green Black 00a000 - 5 Layer_0 #0000ff Black 0000ff - 6 Layer_1 #0020ff Black 0020ff - 7 Layer_2 #0040ff Black 0040ff - 8 Layer_3 #0060ff Black 0060ff - 9 Layer_4 #0080ff Black 0080ff - 10 Layer_5 #00a0ff Black 00a0ff - 11 Layer_6 #00c0ff Black 00c0ff - 12 Layer_7 #00e0ff Black 00e0ff - 13 Layer_8 #00ffff Black 00ffff - 14 Layer_9 #00ffe0 Black 00ffe0 - 15 Layer_10 #00ffc0 Black 00ffc0 - 16 Layer_11 #00ffa0 Black 00ffa0 - 17 Layer_12 #00ff80 Black 00ff80 - 18 Layer_13 #00ff60 Black 00ff60 - 19 Layer_14 #00ff40 Black 00ff40 - 20 Layer_15 #00ff20 Black 00ff20 - 21 Layer_16 #00ff00 Black 00ff00 - 22 Layer_17 #20ff00 Black 20ff00 - 23 Layer_18 #40ff00 Black 40ff00 - 24 Layer_19 #60ff00 Black 60ff00 - 25 Layer_20 #80ff00 Black 80ff00 - 26 Layer_21 #a0ff00 Black a0ff00 - 27 Layer_22 #c0ff00 Black c0ff00 - 28 Layer_23 #e0ff00 Black e0ff00 - 29 Layer_24 #ffff00 Black ffff00 - 30 Layer_25 #ffe000 Black ffe000 - 31 Layer_26 #ffc000 Black ffc000 - 32 Layer_27 #ffa000 Black ffa000 - 33 Layer_28 #ff8000 Black ff8000 - 34 Layer_29 #ff6000 Black ff6000 - 35 Layer_30 #ff4000 Black ff4000 - 36 Layer_31 #ff2000 Black ff2000 - 37 Layer_32 #ff0000 Black ff0000 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Buffer | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_BUFFER - -# model inputs output not_in not_out - -# SXLIB - - buf_x2 i q 0 0 - buf_x4 i q 0 0 - buf_x8 i q 0 0 - - inv_x1 i nq 0 1 - inv_x2 i nq 0 1 - inv_x4 i nq 0 1 - inv_x8 i nq 0 1 - -# SCLIB - - b1_y i t 0 0 - d1_y i t 0 0 - p1_y i t 0 0 - - n1_y i f 0 1 - np1_y i f 0 1 - ndrv_y i f 0 1 - ndrvp_y i f 0 1 - -# DP_SXLIB - - dp_rom2_buf i nix 0 1 - -# RFLIB - - rf_out_buf_2 nck xcks 0 1 - rf_out_buf_4 nck xcks 0 1 - rf_dec_nbuf i nq 0 1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell And | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_AND - -# model inputs output number_in not_in not_out - -# SXLIB - - a2_x2 i0,i1 q 2 0 0 - a2_x4 i0,i1 q 2 0 0 - a3_x2 i0,i1,i2 q 3 0 0 - a3_x4 i0,i1,i2 q 3 0 0 - a4_x2 i0,i1,i2,i3 q 4 0 0 - a4_x4 i0,i1,i2,i3 q 4 0 0 - - na2_x1 i0,i1 nq 2 0 1 - na2_x4 i0,i1 nq 2 0 1 - na3_x1 i0,i1,i2 nq 3 0 1 - na3_x4 i0,i1,i2 nq 3 0 1 - na4_x1 i0,i1,i2,i3 nq 4 0 1 - na4_x4 i0,i1,i2,i3 nq 4 0 1 - - an12_x1 i0,i1 q 2 2 0 - an12_x4 i0,i1 q 2 2 0 - -# SCLIB - - a2_y i0,i1 t 2 0 0 - a2p_y i0,i1 t 2 0 0 - a3_y i0,i1,i2 t 3 0 0 - a3p_y i0,i1,i2 t 3 0 0 - a4_y i0,i1,i2,i3 t 4 0 0 - a4p_y i0,i1,i2,i3 t 4 0 0 - - na2_y i0,i1 f 2 0 1 - na2p_y i0,i1 f 2 0 1 - na3_y i0,i1,i2 f 3 0 1 - na3p_y i0,i1,i2 f 3 0 1 - na4_y i0,i1,i2,i3 f 4 0 1 - na4p_y i0,i1,i2,i3 f 4 0 1 - -# RFLIB - - rf_dec_nand2 i0,i1 nq 2 0 1 - rf_dec_nand3 i0,i1,i2 nq 3 0 1 - rf_dec_nand4 i0,i1,i2,i3 nq 4 0 1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Or | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_OR - -# model inputs output number_in not_in not_out - -# SXLIB - - o2_x2 i0,i1 q 2 0 0 - o2_x4 i0,i1 q 2 0 0 - o3_x2 i0,i1,i2 q 3 0 0 - o3_x4 i0,i1,i2 q 3 0 0 - o4_x2 i0,i1,i2,i3 q 4 0 0 - o4_x4 i0,i1,i2,i3 q 4 0 0 - - no2_x1 i0,i1 nq 2 0 1 - no2_x4 i0,i1 nq 2 0 1 - no3_x1 i0,i1,i2 nq 3 0 1 - no3_x4 i0,i1,i2 nq 3 0 1 - no4_x1 i0,i1,i2,i3 nq 4 0 1 - no4_x4 i0,i1,i2,i3 nq 4 0 1 - - on12_x1 i0,i1 q 2 2 0 - on12_x4 i0,i1 q 2 2 0 - -# SCLIB - - o2_y i0,i1 t 2 0 0 - op2_y i0,i1 t 2 0 0 - o3_y i0,i1,i2 t 3 0 0 - op3_y i0,i1,i2 t 3 0 0 - - no2_y i0,i1 f 2 0 1 - nop2_y i0,i1 f 2 0 1 - no3_y i0,i1,i2 f 3 0 1 - nop3_y i0,i1,i2 f 3 0 1 - -# RFLIB - - rf_dec_nor3 i0,i1,i2 nq 3 0 1 - rf_fifo_inc ckm,nreset,nval inc 3 1 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Xor | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_XOR - -# model inputs output number_in not_in not_out - -# SXLIB - - xr2_x1 i0,i1 q 2 0 0 - xr2_x4 i0,i1 q 2 0 0 - - nxr2_x1 i0,i1 nq 2 0 1 - nxr2_x4 i0,i1 nq 2 0 1 - -# SCLIB - - xr2_y i0,i1 t 2 0 0 - nxr2_y i0,i1 f 2 0 1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Tristate | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_TRISTATE - -# model inputs output not_in not_out - -# SXLIB - - nts_x1 cmd,i nq 0 1 - nts_x2 cmd,i nq 0 1 - - ts_x4 cmd,i q 0 0 - ts_x8 cmd,i q 0 0 - -# SCLIB - - ts_y v,i t 0 0 - tsp_y v,i t 0 0 - - tsn_y v,i f 0 1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Register | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_REGISTER - -# model inputs output number_in not_in clock_in not_out edge - -# SXLIB - - sff1_x4 i,ck q 2 0 1 0 1 - sff2_x4 cmd,i0,i1,ck q 4 0 1 0 1 - sff3_x4 cmd0,cmd1,i0,i1,i2,ck q 6 0 1 0 1 - -# SCLIB - - ms_y i,l t 2 0 1 0 2 - msdp2_y di,ck t 2 0 1 0 2 - msdp4_y di,ck t 2 0 1 0 2 - - ms2dp2_y di,si,se,ck t 4 0 1 0 2 - ms2dp4_y di,si,se,ck t 4 0 1 0 2 - -# RFLIB - - rf_out_mem rbus,xcks dataout 2 0 1 0 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell One | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_CONSTANT - -# model outputs number_out value - -# SXLIB - one_x0 q 1 1 - zero_x0 nq 1 0 - -# SCLIB - one_y t 1 1 - zero_y f 1 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Or_And | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_ORAND - -# model inputs output number_in not_in not_out - -# SXLIB - - ao22_x2 i0,i1,i2 q 3 0 0 - ao22_x4 i0,i1,i2 q 3 0 0 - ao2o22_x2 i0,i1,i2,i3 q 4 0 0 - ao2o22_x4 i0,i1,i2,i3 q 4 0 0 - - nao22_x1 i0,i1,i2 nq 3 0 1 - nao22_x4 i0,i1,i2 nq 3 0 1 - nao2o22_x1 i0,i1,i2,i3 nq 4 0 1 - nao2o22_x4 i0,i1,i2,i3 nq 4 0 1 - -# SCLIB - - mx2_y i0,l0,i1,l1 t 4 0 0 - mx2p_y i0,l0,i1,l1 t 4 0 0 - mx3_y i0,l0,i1,l1,i2,l2 t 6 0 0 - mx4_y i0,l0,i1,l1,i2,l2,i3,l3 t 8 0 0 - nmx2_y j0,i0,j1,i1 t 4 0 1 - nao3_y i0,i1,i2 f 3 0 1 - -# RFLIB - - rf_dec_nao3 i0,i1,i2 nq 3 0 1 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell And_Or | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_ANDOR - -# model inputs output number_in not_in not_out - -# SXLIB - - noa22_x1 i0,i1,i2 nq 3 0 1 - noa22_x4 i0,i1,i2 nq 3 0 1 - noa2a22_x1 i0,i1,i2,i3 nq 4 0 1 - noa2a22_x4 i0,i1,i2,i3 nq 4 0 1 - noa2a2a23_x1 i0,i1,i2,i3,i4,i5 nq 6 0 1 - noa2a2a23_x4 i0,i1,i2,i3,i4,i5 nq 6 0 1 - noa2a2a2a24_x1 i0,i1,i2,i3,i4,i5,i6,i7 nq 8 0 1 - noa2a2a2a24_x4 i0,i1,i2,i3,i4,i5,i6,i7 nq 8 0 1 - - oa22_x2 i0,i1,i2 q 3 0 0 - oa22_x4 i0,i1,i2 q 3 0 0 - oa2a22_x2 i0,i1,i2,i3 q 4 0 0 - oa2a22_x4 i0,i1,i2,i3 q 4 0 0 - oa2a2a23_x2 i0,i1,i2,i3,i4,i5 q 6 0 0 - oa2a2a23_x4 i0,i1,i2,i3,i4,i5 q 6 0 0 - oa2a2a2a24_x2 i0,i1,i2,i3,i4,i5,i6,i7 q 8 0 0 - oa2a2a2a24_x4 i0,i1,i2,i3,i4,i5,i6,i7 q 8 0 0 - - -# SCLIB - - noa3_y i0,i1,i2 f 3 0 1 - annup_y i1,i2,i3,i4 f 4 0 1 - -# RFLIB - - rf_fifo_orand4 a0,b0,a1,b1 rippleout 4 0 0 - rf_fifo_orand5 a0,b0,a1,b1,ripplein rippleout 5 0 0 - -END - -# /*------------------------------------------------------------\ -# | | -# | Xsch Icon Cell Mux | -# | | -# \------------------------------------------------------------*/ - -TABLE XSCH_ICON_CELL_MUX - -# model inputs output number_sel number_in not_in not_out - -# SXLIB - - mx2_x2 cmd,i0,i1 q 1 2 0 0 - mx2_x4 cmd,i0,i1 q 1 2 0 0 - - mx3_x2 cmd0,cmd1,i0,i1,i2 q 2 3 0 0 - mx3_x4 cmd0,cmd1,i0,i1,i2 q 2 3 0 0 - - nmx2_x1 cmd,i0,i1 nq 1 2 0 1 - nmx2_x4 cmd,i0,i1 nq 1 2 0 1 - - nmx3_x1 cmd0,cmd1,i0,i1,i2 nq 2 3 0 1 - nmx3_x4 cmd0,cmd1,i0,i1,i2 nq 2 3 0 1 - -# DP_SXLIB - - dp_mux_x2 sel0,sel1,i0,i1 q 2 2 0 0 - dp_mux_x4 sel0,sel1,i0,i1 q 2 2 0 0 - dp_nmux_x1 sel0,sel1,i0,i1 nq 2 2 0 1 - -# RFLIB - - rf_inmux_mem sel0,sel1,datain0,datain1 dinx 2 2 0 0 - -END diff --git a/alliance/share/etc/xvpn.par b/alliance/share/etc/xvpn.par deleted file mode 100644 index 31b8403a..00000000 --- a/alliance/share/etc/xvpn.par +++ /dev/null @@ -1,63 +0,0 @@ -# /*------------------------------------------------------------\ -# | | -# | Title : Parameters File for Xvpn | -# | | -# | Date : 01.01.95 | -# | | -# \------------------------------------------------------------*/ -# /*------------------------------------------------------------\ -# | | -# | Unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XVPN_UNIT 32 - -# /*------------------------------------------------------------\ -# | | -# | Lower Grid Step in pixel by unit | -# | | -# \------------------------------------------------------------*/ - -DEFINE XVPN_LOWER_GRID_STEP 50 - -# /*------------------------------------------------------------\ -# | | -# | Xvpn Cursor Color Name | -# | | -# \------------------------------------------------------------*/ - -DEFINE XVPN_CURSOR_COLOR_NAME Black -DEFINE XVPN_BACKGROUND_COLOR_NAME Black -DEFINE XVPN_FOREGROUND_COLOR_NAME White -DEFINE XVPN_ACCEPT_COLOR_NAME magenta -DEFINE XVPN_CONNECT_COLOR_NAME pink - -# /*------------------------------------------------------------\ -# | | -# | Xvpn Cursor Size in pixel | -# | | -# \------------------------------------------------------------*/ - -DEFINE XVPN_CURSOR_SIZE 10 - -# /*------------------------------------------------------------\ -# | | -# | Xvpn Layer Color | -# | | -# \------------------------------------------------------------*/ - -TABLE XVPN_LAYER_NAME - - 0 Process Cyan Black - 1 Function sky_blue Black - 2 Wait pink Black - 3 Assign lawn_green Black - 4 Guard red Black - 5 Asg-Guard yellow Black - 6 Token magenta Black - 7 Unused_7 gray Black - 8 Unused_8 gray Black - 9 Unused_9 gray Black - -END diff --git a/alliance/share/man/README.man b/alliance/share/man/README.man deleted file mode 100644 index a40e5e00..00000000 --- a/alliance/share/man/README.man +++ /dev/null @@ -1 +0,0 @@ -Some man pages might be obsolete diff --git a/alliance/share/man/makewhatis b/alliance/share/man/makewhatis deleted file mode 100755 index b7d0886d..00000000 --- a/alliance/share/man/makewhatis +++ /dev/null @@ -1,334 +0,0 @@ -#!/bin/sh -# makewhatis: create the whatis database -# Created: Sun Jun 14 10:49:37 1992 -# Revised: Sat Jan 8 14:12:37 1994 by faith@cs.unc.edu -# Revised: Sat Mar 23 17:56:18 1996 by micheal@actrix.gen.nz -# Copyright 1992, 1993, 1994 Rickard E. Faith (faith@cs.unc.edu) -# May be freely distributed and modified as long as copyright is retained. -# -# Wed Dec 23 13:27:50 1992: Rik Faith (faith@cs.unc.edu) applied changes -# based on Mitchum DSouza (mitchum.dsouza@mrc-apu.cam.ac.uk) cat patches. -# Also, cleaned up code and make it work with NET-2 doc pages. -# -# makewhatis-1.4: aeb 940802, 941007, 950417 -# Fixed so that the -c option works correctly for the cat pages -# on my machine. Fix for -u by Nan Zou (nan@ksu.ksu.edu). -# Many minor changes. -# The -s option is undocumented, and may well disappear again. -# -# Sat Mar 23 1996: Michael Hamilton (michael@actrix.gen.nz). -# I changed the script to invoke gawk only once for each directory tree. -# This speeds things up considerably (from 30 minutes down to 1.5 minutes -# on my 486DX66). -# 960401 - aeb: slight adaptation to work correctly with cat pages. -# 960510 - added fixes by brennan@raven.ca.boeing.com, author of mawk. -# 971012 - replaced "test -z" - it doesnt work on SunOS 4.1.3_U1. -# 980710 - be more careful with TMPFILE -# -# Note for Slackware users: "makewhatis -v -w -c" will work. - -PATH=/usr/bin:/bin - -DEFMANPATH=/usr/man -DEFCATPATH=/usr/man/preformat:/usr/man - -# AWK=/usr/bin/gawk -AWK=/bin/gawk - -# Find a place for our temporary files. If security is not a concern, use -# TMPFILE=/tmp/whatis$$; TMPFILEDIR=none -# Of course makewhatis should only have the required permissions -# (for reading and writing directories like /usr/man). -# We try here to be careful (and avoid preconstructed symlinks) -# in case makewhatis is run as root, by creating a subdirectory of /tmp. -# If that fails we use $HOME. -# The code below uses test -O which doesnt work on all systems. -TMPFILE=$HOME/whatis$$ -TMPFILEDIR=/tmp/whatis$$ -if [ ! -d $TMPFILEDIR ]; then - mkdir $TMPFILEDIR - chmod 0700 $TMPFILEDIR - if [ -O $TMPFILEDIR ]; then - TMPFILE=$TMPFILEDIR/w - fi -fi - -topath=manpath - -defmanpath=$DEFMANPATH -defcatpath= - -sections="1 2 3 4 5 6 7 8 9 n l" - -for name in $* -do -if [ -n "$setsections" ]; then - setsections= - sections=$name - continue -fi -case $name in - -c) topath=catpath - defmanpath= - defcatpath=$DEFCATPATH - continue;; - -s) setsections=1 - continue;; - -u) findarg="-ctime 0" - update=1 - continue;; - -v) verbose=1 - continue;; - -w) manpath=`man --path` - continue;; - -*) echo "Usage: makewhatis [-u] [-v] [-w] [manpath] [-c [catpath]]" - echo " This will build the whatis database for the man pages" - echo " found in manpath and the cat pages found in catpath." - echo " -u: update database with new pages" - echo " -v: verbose" - echo " -w: use manpath obtained from \`man --path\`" - echo " [manpath]: man directories (default: $DEFMANPATH)" - echo " [catpath]: cat directories (default: the first existing" - echo " directory in $DEFCATPATH)" - exit;; - *) if [ -d $name ] - then - eval $topath="\$$topath":$name - else - echo "No such directory $name" - exit - fi;; -esac -done - -manpath=`echo ${manpath-$defmanpath} | tr : ' '` -if [ x"$catpath" = x ]; then - for d in `echo $defcatpath | tr : ' '` - do - if [ -d $d ]; then catpath=$d; break; fi - done -fi -catpath=`echo ${catpath} | tr : ' '` - -# first truncate all the whatis files that will be created new, -# then only update - we might visit the same directory twice -if [ x$update = x ]; then - for pages in man cat - do - eval path="\$$pages"path - for mandir in $path - do - cp /dev/null $mandir/whatis - done - done -fi - -for pages in man cat -do - export pages - eval path="\$$pages"path - for mandir in $path - do - if [ x$verbose != x ]; then - echo "about to enter $mandir" > /dev/tty - fi - if [ -s ${mandir}/whatis -a $pages = man ]; then - if [ x$verbose != x ]; then - echo skipping $mandir - we did it already > /dev/tty - fi - else - here=`pwd` - cd $mandir - for i in $sections - do - if [ -d ${pages}$i ] - then - cd ${pages}$i - section=$i - export section verbose - find . -name '*' $findarg -print | $AWK ' - - function readline() { - if (use_zcat) { - result = (pipe_cmd | getline); - if (result < 0) { - print "Pipe error: " pipe_cmd " " ERRNO > "/dev/stderr"; - } - } else { - result = (getline < filename); - if (result < 0) { - print "Read file error: " filename " " ERRNO > "/dev/stderr"; - } - } - return result; - } - - function closeline() { - if (use_zcat) { - return close(pipe_cmd); - } else { - return close(filename); - } - } - - function do_one() { - after = 0; insh = 0; thisjoin = 1; charct = 0; - - if (verbose) { - print "adding " filename > "/dev/tty" - } - - use_zcat = (filename ~ /\.Z$/ || filename ~ /\.z$/ || - filename ~ /\.gz$/); - match(filename, "/[^/]+$"); - progname = substr(filename, RSTART + 1, RLENGTH - 1); - if (match(progname, "\\." section "[A-Za-z]+")) { - actual_section = substr(progname, RSTART + 1, RLENGTH - 1); - } else { - actual_section = section; - } - sub(/\..*/, "", progname); - if (use_zcat) { - pipe_cmd = "zcat " filename; - } - - while (readline() > 0) { - gsub(/.\b/, ""); - if (($1 ~ /^\.[Ss][Hh]/ && - ($2 ~ /[Nn][Aa][Mm][Ee]/ || - $2 ~ /^JMÉNO/ || $2 ~ /^NAVN/ || - $2 ~ /^BEZEICHNUNG/ || $2 ~ /^NOMBRE/ || - $2 ~ /^NIMI/ || $2 ~ /^NOM/ || $2 ~ /^IME/ || - $2 ~ /^NOME/ || $2 ~ /^NAAM/)) || - (pages == "cat" && $1 ~ /^NAME/)) { - if (!insh) - insh = 1; - else { - printf "\n"; - closeline(); - return; - } - } else if (insh) { - if ($1 ~ /^\.[Ss][HhYS]/ || - (pages == "cat" && - ($1 ~ /^S[yYeE]/ || $1 ~ /^DESCRIPTION/ || - $1 ~ /^COMMAND/ || $1 ~ /^OVERVIEW/ || - $1 ~ /^STRUCTURES/ || $1 ~ /^INTRODUCTION/))) { - # end insh for Synopsis, Syntax, but also for - # DESCRIPTION (e.g., XFree86.1x), - # COMMAND (e.g., xspread.1) - # OVERVIEW (e.g., TclCommandWriting.3) - # STRUCTURES (e.g., XEvent.3x) - # INTRODUCTION (e.g., TclX.n) - printf "\n"; - closeline(); - return; - } else { # derived from Tom Christiansen perl script - if (!after && $0 ~ progname"-") { # Fix old cat pages - sub(progname"-", progname" - "); - } - gsub(/ /, " "); # Translate tabs to spaces - gsub(/ +/, " "); # Collapse spaces - gsub(/ *, */, ", "); # Fix comma spacings - sub(/^ /, ""); # Kill initial spaces - sub(/ $/, ""); # Kill trailing spaces - sub(/__+/, "_"); # Collapse underscores - if ($0 ~ /[^ ]-$/) { - sub(/-$/, ""); # Handle Hyphenations - nextjoin = 1; - } else - nextjoin = 0; - sub(/^.[IB] /, ""); # Kill bold and italics - sub(/^.Nm /, ""); # Kill bold - sub(/^.Tn /, ""); # Kill normal - sub(/^.Li /, ""); # Kill .Li - sub(/^.Dq /, ""); # Kill .Dq - sub(/^.Nd */, "- "); # Convert .Nd to dash - gsub(/\\f[PRIB0123]/, ""); # Kill font changes - gsub(/\\s[-+0-9]*/, ""); # Kill size changes - gsub(/\\&/, ""); # Kill \& - gsub(/\\\((ru|ul)/, "_"); # Translate - gsub(/\\\((mi|hy|em)/, "-"); # Translate - gsub(/\\\*\(../, ""); # Kill troff strings - sub(/^\.\\\".*/, ""); # Kill comments - gsub(/\\/, ""); # Kill all backslashes - if ($1 ~ /^\.../ || $1 == "") { - if (after && !needmore) { - printf "\n"; - thisjoin = 1; - charct = 0; - after = 0; - } - } else { - if ($0 ~ /^- /) { - sub("- ", " - "); - } else if (!thisjoin && $0 !~ /^- /) { - printf " "; - charct += 1; - } - thisjoin = nextjoin; - if ($0 !~ / - / && $0 !~ / -$/ && $0 !~ /^- /) { - printf "%s", $0; - charct += length(); - needmore = 0; - } else { - after = 1 - if ($0 ~ / - /) { - where = match( $0 , / - /); - } else if ($0 ~ / -$/) { - where = match( $0, / -$/); - } else { - where = 1; - } - if ((width = 20-charct) < 0) width=0 - printf "%-*s", width, sprintf( "%s (%s)", - substr( $0, 1, where-1 ), actual_section ); - printf "%s", substr( $0, where ) - if ($0 ~ /- *$/) { - needmore = 1; - } else { - needmore = 0; - } - } - } - } - } - } - closeline(); - } - - { # Main action - process each filename read in. - filename = $0; - do_one(); - } - ' pages=$pages section=$section verbose=$verbose - cd .. - fi - done > $TMPFILE - - cd $here - - # kludge for Slackware's /usr/man/preformat - if [ $mandir = /usr/man/preformat ] - then - mandir1=/usr/man - else - mandir1=$mandir - fi - - if [ -f ${mandir1}/whatis ] - then - cat ${mandir1}/whatis >> $TMPFILE - fi - sed '/^$/d' < $TMPFILE | sort | uniq > ${mandir1}/whatis - - chmod 644 ${mandir1}/whatis - rm $TMPFILE - fi - done -done - -# remove the dir if we created it -if [ $TMPFILE = $TMPFILEDIR/w ]; then - rmdir $TMPFILEDIR -fi diff --git a/alliance/share/man/man1/MBK_CATAL_NAME.1 b/alliance/share/man/man1/MBK_CATAL_NAME.1 deleted file mode 100644 index f8aa25aa..00000000 --- a/alliance/share/man/man1/MBK_CATAL_NAME.1 +++ /dev/null @@ -1,54 +0,0 @@ -.\" $Id: MBK_CATAL_NAME.1,v 1.2 2000/10/17 15:35:12 czo Exp $ -.\" @(#)MBK_CATAL_NAME.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_CATAL_NAME -.XE \} -.TH MBK_CATAL_NAME 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_CATAL_NAME \- define the mbk catalog file -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_CATAL_NAME file -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_CATAL_NAME\fP sets the name of the catalog file, that contains -information about the cells of a design. The catalog file syntax is a cellname, -plus a flag. The cellname may appear many times with a different flag. -.TP -Three flags are available: - C : tells the flatten functions to stop a this level. -.br - G : informs the user that this is a phantom cell. -.br - F : says that this is a feed through. -.br -The seaching mecanism first look in \fBMBK_WORK_LIB\fP(1), and then -in \fBMBK_CATA_LIB\fP(1). So it is recommended to have a catalog file in -the \fBMBK_WORK_LIB\fP(1). -.br -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_CATAL_NAME catalog -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_CATA_LIB.1 b/alliance/share/man/man1/MBK_CATA_LIB.1 deleted file mode 100644 index 2a14b69f..00000000 --- a/alliance/share/man/man1/MBK_CATA_LIB.1 +++ /dev/null @@ -1,63 +0,0 @@ -.\" $Id: MBK_CATA_LIB.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_CATA_LIB.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_CATA_LIB -.XE \} -.TH MBK_CATA_LIB 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_CATA_LIB \- define the mbk catalog directory -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_CATA_LIB path1:path2:path3:...:...:pathn -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_CATA_LIB\fP sets the directories that are to be searched thru for -reading. When instanciating a cell for example, the first cell that is found -with the given name is loaded in memory. -.br -The seaching mecanism first look in -\fBMBK_WORK_LIB\fP(1), and then, in path1 thru pathn, in the order defined by the -user when typing the setenv command. -This directories are considered to be, from a mbk point of view, read only. -.br -The pathi arguments must be actually accessible pathes on your host machine. -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"mbk_fopen : can't open file 'unix_path/file.xx' thru directories : path1, ..., pathn" -.ft R -.RS -This occurs when either the unix path is irrelevent, or when the file doesn't -exist. This can also be a unix right problem if the file is not accessible for -reading, but this is seldom. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_CATA_LIB ~fred/crechan/uom:/labo/sclib -.ft R -.fi -.SH DIAGNOSTICS -Only the first path may be given with a '~', since the shell extents it only -when seen first. -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_WORK_LIB (1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_FILTER_SFX.1 b/alliance/share/man/man1/MBK_FILTER_SFX.1 deleted file mode 100644 index bdd6c19e..00000000 --- a/alliance/share/man/man1/MBK_FILTER_SFX.1 +++ /dev/null @@ -1,33 +0,0 @@ -.\" $Id: MBK_FILTER_SFX.1,v 1.2 2000/11/20 12:43:37 gregoire Exp $ - -.TH MBK_FILTER_SFX 1 "October 1, 1999" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" - -.SH NAME -MBK_FILTER_SFX \- define the input\/output filter suffixe. - -.so man1/alc_origin.1 - -.SH DESCRIPTION -\fBMBK_FILTER_SFX\fP tells to Alliance the extention set by compression tools. -This variable must be set in order to activate filters. Note the leading points -of extention must be set if necessary. - -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -For compressed files with gzip : - setenv MBK_FILTER_SFX ".gz" -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR MBK_IN_FILTER (1), -.BR MBK_OUT_FILTER (1), -.BR mbkenv (3). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_IN_FILTER.1 b/alliance/share/man/man1/MBK_IN_FILTER.1 deleted file mode 100644 index 7c435725..00000000 --- a/alliance/share/man/man1/MBK_IN_FILTER.1 +++ /dev/null @@ -1,39 +0,0 @@ -.\" $Id: MBK_IN_FILTER.1,v 1.2 2000/11/20 12:43:37 gregoire Exp $ - -.TH MBK_IN_FILTER 1 "October 1, 1999" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" - -.SH NAME -MBK_IN_FILTER \- define the input filter - -.so man1/alc_origin.1 - -.SH DESCRIPTION -\fBMBK_IN_FILTER\fP set the input filter for reading compressed Alliance files. -Filter is typically a string containing filename and options. This filter -must read compressed data flow on it standard input and write non compressed -data flow on it standard output. Files are taken in the first directory where -they are found according to the environment variable \fbMBK_CATA_LIB\fb. If a -file compressed version and a file non compressed version exist booth in the -same directory, the non compressed is opended, and a warning message is -supllyed. To activate filters, variable \fbMBK_FILTER_SFX\fb must be set. - -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -Opening compressed files with gzip : - setenv MBK_IN_FILTER "/asim/gnu/bin/gunzip -c" - setenv MBK_FILTER_SFX ".gz" -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR MBK_FILTER_SFX (1), -.BR MBK_OUT_FILTER (1), -.BR mbkenv (3). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_IN_LO.1 b/alliance/share/man/man1/MBK_IN_LO.1 deleted file mode 100644 index 0fcd45ba..00000000 --- a/alliance/share/man/man1/MBK_IN_LO.1 +++ /dev/null @@ -1,64 +0,0 @@ -.\" $Id: MBK_IN_LO.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_IN_LO.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_IN_LO -.XE \} -.TH MBK_IN_LO 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_IN_LO \- define the logical input format of mbk and genlib -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_IN_LO format -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_IN_LO\fP sets the logical input format of the mbk database. The database -will be filled with informations found in the given format file. -.TP -valid formats are : -\- \fBal\fP, \fBalx\fP, that are alliance logical formats -.br -\- \fBedi\fP, that is edif standart netlist format -.br -\- \fBhns\fP, \fBfns\fP, \fBfne\fP, \fBfdn\fP, \fBhdn\fP, that are vti logical -formats -.br -\- \fBspi\fP, that's spice netlist -.br -\- \fBvst\fP, that structural vhdl description -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"MBK_IN_LO : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal logical input format for mbk. -You must changed it before any other action. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_IN_LO al -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_OUT_LO (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_IN_PH.1 b/alliance/share/man/man1/MBK_IN_PH.1 deleted file mode 100644 index 0bd8f66b..00000000 --- a/alliance/share/man/man1/MBK_IN_PH.1 +++ /dev/null @@ -1,58 +0,0 @@ -.\" $Id: MBK_IN_PH.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_IN_PH.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_IN_PH -.XE \} -.TH MBK_IN_PH 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_IN_PH \- define the physical input format of mbk and genlib -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_IN_PH format -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_IN_PH\fP sets the physical input format of the mbk data structure. -The data structure will be filled with informations found in the given format -file. -.TP -valid formats are : -\- \fBap\fP, alliance physical format -.br -\- \fBcp\fP, vti physical format -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"MBK_IN_PH : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal physical input format for mbk. -You must changed it before any other action. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_IN_PH al -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_OUT_PH (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_OUT_FILTER.1 b/alliance/share/man/man1/MBK_OUT_FILTER.1 deleted file mode 100644 index a40751c8..00000000 --- a/alliance/share/man/man1/MBK_OUT_FILTER.1 +++ /dev/null @@ -1,39 +0,0 @@ -.\" $Id: MBK_OUT_FILTER.1,v 1.2 2000/11/20 12:43:37 gregoire Exp $ - -.TH MBK_OUT_FILTER 1 "October 1, 1999" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" - -.SH NAME -MBK_OUT_FILTER \- define the input filter - -.so man1/alc_origin.1 - -.SH DESCRIPTION -\fBMBK_OUT_FILTER\fP sets the output filter for writting compressed Alliance -files. Filter is typically a string containing filename and options. This filter -must read non compressed data flow on it standard input and write compressed -data flow on it standard output. If a non compressed version of a file exist in -the same target directory the designer want the save a file's compressed -version, to ensure that file will be read later and not the non compressed one, -the non compressed file is DELETED. To activate filters, variable -MBK_FILTER_SFX must be set. - -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -Writing compressed files with gzip : - setenv MBK_OUT_FILTER "/asim/gnu/bin/gzip -c" - setenv MBK_FILTER_SFX ".gz" -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR MBK_FILTER_SFX (1), -.BR MBK_IN_FILTER (1), -.BR mbkenv (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_OUT_LO.1 b/alliance/share/man/man1/MBK_OUT_LO.1 deleted file mode 100644 index e49823de..00000000 --- a/alliance/share/man/man1/MBK_OUT_LO.1 +++ /dev/null @@ -1,70 +0,0 @@ -.\" $Id: MBK_OUT_LO.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_OUT_LO.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_OUT_LO -.XE \} -.TH MBK_OUT_LO 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_OUT_LO \- define the logical output format of mbk and genlib -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_OUT_LO format -.ft R -.fi -.so man1/alc_origin.1 -.SH PARAMETERS -.TP 20 -\fIparam\fP -pwet -.SH DESCRIPTION -\fBMBK_OUT_LO\fP sets the logical output format of the mbk data structure. -The files resulting of the work on mbk will have the given format. -.TP -valid formats are : -\- \fBal\fP, \fBalx\fP, that are alliance logical formats -.br -\- \fBcct\fP, that is genrad hilo netlist format -.br -\- \fBedi\fP, that is edif standart netlist format -.br -\- \fBhns\fP, \fBfns\fP, \fBfne\fP, \fBfdn\fP, \fBhdn\fP, that are vti logical -formats -.br -\- \fBspi\fP, that's spice netlist -.br -\- \fBvst\fP, that is structural vhdl description -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"MBK_OUT_LO : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal logical output format for mbk. -You must changed it before any other action. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_OUT_LO al -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_IN_LO (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_OUT_PH.1 b/alliance/share/man/man1/MBK_OUT_PH.1 deleted file mode 100644 index bc408844..00000000 --- a/alliance/share/man/man1/MBK_OUT_PH.1 +++ /dev/null @@ -1,57 +0,0 @@ -.\" $Id: MBK_OUT_PH.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_OUT_PH.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_OUT_PH -.XE \} -.TH MBK_OUT_PH 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_OUT_PH \- define the physical output format of mbk and genlib -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_OUT_PH format -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_OUT_PH\fP sets the physical output format of the mbk data structure. -The files resulting of the work on mbk will have the given format. -.TP -valid formats are : -\- \fBap\fP, for alliance physical output -.br -\- \fBcp\fP, in order to obtain a vti physical file -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"MBK_OUT_PH : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal physical output format for mbk. -You must changed it before any other action. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_OUT_PH al -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_IN_PH (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_SEPAR.1 b/alliance/share/man/man1/MBK_SEPAR.1 deleted file mode 100644 index 6f949b05..00000000 --- a/alliance/share/man/man1/MBK_SEPAR.1 +++ /dev/null @@ -1,43 +0,0 @@ -.\" $Id: MBK_SEPAR.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_SEPAR.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_SEPAR -.XE \} -.TH MBK_SEPAR 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_SEPAR \- define the separator character for hierarchy -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_SEPAR character -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_SEPAR\fP sets the character that is to be used while concatening -names, during a flatten, for example. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_SEPAR / -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR concatname (3), -.BR nameindex (3). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_TRACE_GETENV.1 b/alliance/share/man/man1/MBK_TRACE_GETENV.1 deleted file mode 100644 index 2e2ca013..00000000 --- a/alliance/share/man/man1/MBK_TRACE_GETENV.1 +++ /dev/null @@ -1,30 +0,0 @@ -.\" Alliance man -.\" Author: Czo -.\" $Id: MBK_TRACE_GETENV.1,v 1.1 2001/11/02 14:51:10 czo Exp $ -.TH MBK_TRACE_GETENV 1 "$Date: 2001/11/02 14:51:10 $" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -\fBMBK_TRACE_GETENV\fP \- defines getenv() debug output - -.so man1/alc_origin.1 - -.SH SYNOPSIS -.TP -.TP -Bourne Shell : \fBMBK_TRACE_GETENV\fR=\fIyes\fR; export MBK_TRACE_GETENV -.TP -C-shell : sentenv \f4MBK_TRACE_GETENV\fR \fIyes\fR - -.SH DESCRIPTION -If \fBMBK_TRACE_GETENV\fR is set to "yes", all alliance tools will print debug info to stdout each time a getenv() syscall is done. - -.SH OUTPUT EXAMPLE -.RS -\f4--- mbk --- mbkgetenv VH_PATSFX : pat\fR - -.SH SEE ALSO -.PP -.BR mbk(1) -.BR mbkgetenv(3). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_VDD.1 b/alliance/share/man/man1/MBK_VDD.1 deleted file mode 100644 index 0e44b0d3..00000000 --- a/alliance/share/man/man1/MBK_VDD.1 +++ /dev/null @@ -1,46 +0,0 @@ -.\" $Id: MBK_VDD.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_VDD.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_VDD -.XE \} -.TH MBK_VDD 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_VDD \- define the high level power name pattern -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_VDD powername -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_VDD\fP sets the pattern to be matched in a name to indicate a power -supply for the tools based upon \fBmbk\fP. -Its default value is \fBvdd\fP. -Therefore all names of the form `*\fBvdd\fP*' indicates a power supply. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_VDD vcc -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR isvdd (3), -.BR isvss (3), -.BR MBK_VSS (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_VSS.1 b/alliance/share/man/man1/MBK_VSS.1 deleted file mode 100644 index 899f990f..00000000 --- a/alliance/share/man/man1/MBK_VSS.1 +++ /dev/null @@ -1,46 +0,0 @@ -.\" $Id: MBK_VSS.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_VSS.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_VSS -.XE \} -.TH MBK_VSS 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_VSS \- define the ground power name pattern -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_VSS groundname -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_VSS\fP sets the pattern to be matched in a name to indicate a -ground node for the tools based upon -Its default value is \fBvss\fP. -Therefore all names of the form `*\fBvss\fP*' in indicates a ground node. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_VSS gnd -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR isvss (3), -.BR isvdd (3), -.BR MBK_VDD (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/MBK_WORK_LIB.1 b/alliance/share/man/man1/MBK_WORK_LIB.1 deleted file mode 100644 index 0098a534..00000000 --- a/alliance/share/man/man1/MBK_WORK_LIB.1 +++ /dev/null @@ -1,60 +0,0 @@ -.\" $Id: MBK_WORK_LIB.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)MBK_WORK_LIB.8 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.if t \{\ -.so man1/alc_contents.mac -.XS \n% -.ti 0.2i -MBK_WORK_LIB -.XE \} -.TH MBK_WORK_LIB 1 "October 1, 1997" "ASIM/LIP6" "MBK ENVIRONMENT VARIABLES" -.SH NAME -MBK_WORK_LIB \- define the mbk working directory -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv MBK_WORK_LIB unix path -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBMBK_WORK_LIB\fP sets the directory where are saved the results of an -invocation of mbk or genlib. This directory is considered to be, from an -mbk point of view, read and write. -.br -Also, when a file is searched for -reading, the first directory to be looked at is the \fBMBK_WORK_LIB\fP, and then -the one defined in \fBMBK_CATA_LIB\fP(1). -.br -The unix path argument must be a actually accessible path on your host machine. -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"mbk_fopen : can't open file 'unix_path/file.xx'" -.ft R -.RS -This occurs when either the unix path is irrelevent, or when the file doesn't -exist if it is open for reading, or when you don't have the right on the file -or directory while trying to write it. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv MBK_WORK_LIB ~fred/crechan/uom -.ft R -.fi -.SH SEE ALSO -.BR mbk (1), -.BR genlib (1), -.BR MBK_CATA_LIB (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/RDS_IN.1 b/alliance/share/man/man1/RDS_IN.1 deleted file mode 100644 index 1501d4e0..00000000 --- a/alliance/share/man/man1/RDS_IN.1 +++ /dev/null @@ -1,90 +0,0 @@ -.\" $Id: RDS_IN.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)RDS_IN.1 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.TH RDS_IN 1 "October 1, 1997" "ASIM/LIP6" "RDS ENVIRONEMENT VARIABLES" -.SH NAME -\fBRDS_IN\fP \- define the real layout input file format of rds -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv RDS_IN format -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBRDS_IN\fP sets the physical real input file format of the rds data structure. -The data structure will be filled with informations found in the given format -files. -.TP -valid formats are : -.RS -\- \fBcif\fP, caltech intermediate file format -.RS -Some cif standard extensions are known : -.TP -\fB9\fP \fIname\fP; -defines the name associated to the Define Symbol construct. -.TP -\fB4A\fP \fIx0 y0 x1 y1\fP; -describes the abutment box of a model. see \fBmbk\fP(1) for more on -abutment box. -\fIx0, y0, x1, y1\fP are respectively the lower left corner, and the upper -right corner of the abutment box. -.TP -\fB4I\fP \fIinstancename\fP; -assigns a name to a Call Symbol. -.TP -\fB4X\fP \fIconnectorname width x y\fP; -defines the pin called \fIconnectorname\fP, at \fIx,y\fP location, -with the given \fIwidth\fP. -This doesn't define a rectangle. -.TP -\fB4N\fP \fInodename x y\fP; -gives a name to every object from the current layer that include the given -point. -.RS -None of those extensions are generating layout, so a tool that skips cif extension will still have a correct and complete layout. -.RE -.br -\- \fBgds\fP, calma format -.RS -The gds known is a subset without text, or specific extensions for connectors. -.RE -.RE -.PP -The licit objects are square polygones, with angle multiple of 90 -.ie t \(de. -.el degrees. -Circles, triangle, and other exotic objects, are strictly forbidden. -You shall ensure that your real pads follow these rules before parsing them. -.br -The variable default value is ``gds''. -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"RDS_IN : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal layout input format for rds. -You must changed it before any other action. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv RDS_IN gds -.ft R -.fi -.SH SEE ALSO -.BR s2r (1), -.BR RDS_OUT (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/RDS_OUT.1 b/alliance/share/man/man1/RDS_OUT.1 deleted file mode 100644 index 459db5b2..00000000 --- a/alliance/share/man/man1/RDS_OUT.1 +++ /dev/null @@ -1,56 +0,0 @@ -.\" $Id: RDS_OUT.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)RDS_OUT.1 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot -.TH RDS_OUT 1 "October 1, 1997" "ASIM/LIP6" "RDS ENVIRONEMENT VARIABLES" -.SH NAME -\fBRDS_OUT\fP \- define the real layout output format of rds -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv RDS_OUT format -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBRDS_OUT\fP sets the physical real output format of the rds data structure. -The data structure will be written in files of the given format. -.TP -valid formats are : -\- \fBcif\fP, caltech intermediat format -.br -\- \fBgds\fP, calma format -.PP -The output file contains only rectangles, boxes for cif, and five vertices -polygones for gds. -.br -The variable default value is ``gds''. -.SH ERRORS -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -"RDS_OUT : 'xxx' unknown format" -.ft R -.RS -The argument given to the setenv is not a legal layout output format for rds. -You must changed it before any other action. -.RE -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv RDS_OUT gds -.ft R -.fi -.SH SEE ALSO -.BR s2r (1), -.BR RDS_IN (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/RDS_TECHNO_NAME.1 b/alliance/share/man/man1/RDS_TECHNO_NAME.1 deleted file mode 100644 index 7b1ba240..00000000 --- a/alliance/share/man/man1/RDS_TECHNO_NAME.1 +++ /dev/null @@ -1,39 +0,0 @@ -.\" $Id: RDS_TECHNO_NAME.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)RDS_TECHNO_NAME.1 2.11 92/09/16; Labo Cao-vlsi; Author : Frederic Petrot -.TH RDS_TECHNO_NAME 1 "October 1, 1997" "ASIM/LIP6" "RDS ENVIRONEMENT VARIABLES" -.SH NAME -\fBRDS_TECHNO_NAME\fP \- define the rds technology file -.SH SYNOPSYS -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} -c-shell running -setenv RDS_TECHNO_NAME file -.ft R -.fi -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBRDS_TECHNO_NAME\fP sets the name of the technology file that indicates -how to translate from symbolic layout to real process layout. -This file is to be edited by a technologist in order to parametrize the -\fBs2r\fP(1) tool for proper operation. -.br -It default value is \fBALLIANCE_ETC/prol15.rds\fP. -.SH EXAMPLE -.nf -.if n \{\ -.ft B \} -.if t \{\ -.ft CR \} - setenv RDS_TECHNO_NAME /alliance/etc/PROL15.rds - setenv RDS_TECHNO_NAME idps.rds -.ft R -.fi -.SH SEE ALSO -.BR s2r (1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/abl.1 b/alliance/share/man/man1/abl.1 deleted file mode 100644 index 4e88adcb..00000000 --- a/alliance/share/man/man1/abl.1 +++ /dev/null @@ -1,235 +0,0 @@ -.\" $Id: abl.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)log.l 0.0 92/08/01 UPMC; Author: Luc Burgun -.pl -.4 -.TH ABL 1 "October 1, 1997" "ASIM/LIP6" "cao\-vlsi reference manual" -.SH NAME -\fBabl\fP \- Prefixed representation for boolean functions -.so man1/alc_origin.1 -.SH DESCRIPTION -\fIlibablmmm.a\fP is a library that enables to represent a boolean function in a LISP-like form. An ABL is a prefixed internal representation for a boolean function having standard operators as OR,NOR,NAND,XOR,NOT and AND. An ABL is only made up of doublets. A doublet is composed of two fields wich are accessible by the functionnal \fI#define\fP \fICAR\fP and \fICDR\fP. A doublet is implemented with a MBK \fIchain_list\fP. -.br -\fIExpression\fP is the generic term for a boolean function represented by an ABL. An expression can be an atomic expression or an operator expression. The function \fBf = a\fP is represented by an atomic expression whereas \fBf = (or a b)\fP is represented by an operator expression. An atomic expression is made up of a single doublet having the \fINEXT\fP pointer equal to NULL and \fIDATA\fP pointer equal to the identifier pointer. A constant atomic expression is an atomic expression having the string "'0'" or "'1'" as identifier. -.br -An operator expression is more complicated than an atomic expression. It's a list of items, the first item is the head operator of the expression and the following items are the arguments of the expression. It's possible to go trough the arguments by calling the functionnal \fI#define\fP \fICDR\fP. Then each argument is accessible by the functionnal \fI#define\fP \fICAR\fP. An argument can be recursively an atomic or an operator expression. The arity of an operator expression is the number of arguments of the first level. -.br -.br -Functions are divided into two groups, the low level functions are written with \fI#define\fP and are used to manage the ABL internal form, the high level functions are used to manage the boolean expressions. All functions are defined in the file "prefbib.c" (\fI#define\fP in "logmmm.h"). -.TP -\fIFunctionnal #define\fP -.TP 20 -\fBATOM\fP -\- checks the kind of an expression (atomic or operator expression). -.TP 20 -\fBCAR\fP -\- returns the \fIDATA\fP pointer of a doublet. -.TP 20 -\fBCADR\fP -\- returns the \fIDATA\fP pointer of the \fINEXT\fP pointer of a doublet. -.TP 20 -\fBCDR\fP -\- returns the \fINEXT\fP pointer of a doublet. -.TP 20 -\fBOPER\fP -\- returns the operator number of an operator expression. -.TP 20 -\fBVALUE_ATOM\fP -\- returns the associated \fIchar *\fP of an atomic expression. -.br -.TP -\fIFunctions and procedures\fP -.TP 20 -\fBaddHExpr\fP -\- adds a new arguments at the head of an operator expression. -.TP 20 -\fBaddQExpr\fP -\- adds a new arguments at the queue of an operator expression. -.TP 20 -\fBanyExpr\fP -\- returns the value of a logical OR applied on the results of the application of a function on the arguments of an operator expression. -.TP 20 -\fBchangeOperExpr\fP -\- changes the operator of the head of an expression. -.TP 20 -\fBcharToOper\fP -\- converts an operator string into an operator number. -.TP 20 -\fBcopyExpr\fP -\- copies an expression. -.TP 20 -\fBcreateAtom\fP -\- creates an atomic expression. -.TP 20 -\fBcreateBinExpr\fP -\- creates a binary operator expression with an eventual merging of the operator. -.TP 20 -\fBcreateExpr\fP -\- creates the head of an operator expression. -.TP 20 -\fBdeleteNumExpr\fP -\- removes the i-th argument in an operator expression. -.TP 20 -\fBdevXor2Expr\fP -\- converts XOR 2 to OR-AND. -.TP 20 -\fBdevXorExpr\fP -\- removes XOR in an expression. -.TP 20 -\fBdisplayExpr\fP -\- displays an expression in a prefixed notation. -.TP 20 -\fBdisplayInfExpr\fP -\- displays an expression in infixed notation. -.TP 20 -\fBequalExpr\fP -\- checks that two expressions are strictly equal. -.TP 20 -\fBequalVarExpr\fP -\- checks that two expressions are syntactically equal. -.TP 20 -\fBeveryExpr\fP -\- returns the value of a logical AND applied on the results of the application of a function on the arguments of an operator expression. -.TP 20 -\fBexprToChar\fP -\- converts an expression into a string. -.TP 20 -\fBcharToExpr\fP -\- converts a string into an expression. -.TP 20 -\fBflatArityExpr\fP -\- flattens the operators of an expression. -.TP 20 -\fBflatPolarityExpr\fP -\- translates the inverters of an expression to the level of atomic expressions. -.TP 20 -\fBfreeExpr\fP -\- frees an expression. -.TP 20 -\fBidentExpr\fP -\- gives an identifier from an operator expression. -.TP 20 -\fBlengthExpr\fP -\- returns the number of arguments in an expression. -.TP 20 -\fBmapCarExpr\fP -\- creates a new expression by applying a function to all arguments of an operator expression. -.TP 20 -\fBmapExpr\fP -\- applies a procedure to all the arguments of an operator expression. -.TP 20 -\fBmaxExpr\fP -\- returns the highest argument of an operator expression. -.TP 20 -\fBminExpr\fP -\- returns the lowest argument of an operator expression. -.TP 20 -\fBnormExpr\fP -\- normalizes an expression. -.TP 20 -\fBnotExpr\fP -\- complements an expression and eventually does a simplification. -.TP 20 -\fBnumberAtomExpr\fP -\- returns the number of atoms in an expression. -.TP 20 -\fBnumberOccExpr\fP -\- returns the number of time an atom appears in an expression. -.TP 20 -\fBnumberOperBinExpr\fP -\- returns the number of equivalent binary operators in an expression. -.TP 20 -\fBoperToChar\fP -\- converts an operator number into an operator string. -.TP 20 -\fBprofExpr\fP -\- returns the depth of an expression. -.TP 20 -\fBprofAOExpr\fP -\- returns the depth of an expression without taking the inverters into account. -.TP 20 -\fBsearchExpr\fP -\- searches for a specific atom in an expression. -.TP 20 -\fBsearchNumExpr\fP -\- fetches the i-th argument in an operator expression. -.TP 20 -\fBsearchOperExpr\fP -\- searches for an operator in an expression. -.TP 20 -\fBsimplif10Expr\fP -\- makes simplifications on an expression including constant atomic expressions. -.TP 20 -\fBsimplifNotExpr\fP -\- makes simplifications on an expression including inverters. -.TP 20 -\fBsortExpr\fP -\- sorts an expression. -.TP 20 -\fBsubstExpr\fP -\- copies an expression by substituting a given atom by an expression. -.TP 20 -\fBsubstPhyExpr\fP -\- substitutes an atomic expression by an expression within an expression. -.TP 20 -\fBsupportChain_listExpr\fP -\- returns the support of an expression in a \fIchain_list\fP. -.TP 20 -\fBsupportPtype_listExpr\fP -\- returns the support of an expression in a \fIptype_list\fP. -.TP 20 -\fBwPMExpr\fP -\- returns 1 if the pattern matching is possible between two expressions. - -.br -.SH SEE ALSO -.BR log (1), -.BR mbk (1), -.BR addHExpr (3), -.BR addQExpr (3), -.BR anyExpr (3), -.BR changeOperExpr (3), -.BR charToExpr (3), -.BR charToOper (3), -.BR copyExpr (3), -.BR createAtom (3), -.BR createBinExpr (3), -.BR createExpr (3), -.BR deleteNumExpr (3), -.BR devXor2Expr (3), -.BR devXorExpr (3), -.BR displayExpr (3), -.BR displayInfExpr (3), -.BR equalExpr (3), -.BR equalVarExpr (3), -.BR everyExpr (3), -.BR exprToChar (3), -.BR flatArityExpr (3), -.BR flatPolarityExpr (3), -.BR freeExpr (3), -.BR identExpr (3), -.BR lengthExpr (3), -.BR mapCarExpr (3), -.BR mapExpr (3), -.BR maxExpr (3), -.BR minExpr (3), -.BR notExpr (3), -.BR normExpr (3), -.BR numberAtomExpr (3), -.BR numberOccExpr (3), -.BR numberOperBinExpr (3), -.BR operToChar (3), -.BR profExpr (3), -.BR profAOExpr (3), -.BR searchExpr (3), -.BR searchNumExpr (3), -.BR searchOperExpr (3), -.BR simplif10Expr (3), -.BR simplifNotExpr (3), -.BR sortExpr (3), -.BR substExpr (3), -.BR substPhyExpr (3), -.BR supportChain_listExpr (3), -.BR supportPtype_listExpr (3). -.BR PMExpr (3). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/abl101.1 b/alliance/share/man/man1/abl101.1 deleted file mode 100644 index d648691c..00000000 --- a/alliance/share/man/man1/abl101.1 +++ /dev/null @@ -1,310 +0,0 @@ -.\" $Id: abl101.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)abl.1 1.01 96/02/07 UPMC; Author : Jacomme Ludovic -.TH ABL101 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE ABL LIBRARY" -.SH NAME -abl \- Prefixed representation for boolean functions -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBabl\fP is a library that enables to represent a boolean -function in a LISP-like form. An \fIABL\fP is a prefixed representation -for a boolean function having standard operators as ABL_NOT, ABL_AND, ABL_OR, -ABL_XOR, ABL_NAND, ABL_NOR, ABL_NXOR and CTL operators as ABL_AF, ABL_AG, ABL_AX, -ABL_AU, ABL_EF, ABL_EG, ABL_EX and ABL_EU. -An ABL is only made up of doublets. A doublet is composed of two fields -wich are accessible by \fIABL_CAR\fP and \fIABL_CDR\fP macro-functions. -A doublet is implemented with a \fImbk\fP \fIchain_list\fP. -"Expression" is the generic term for a boolean function represented by an ABL. -An expression can be an atomic expression or an operator expression. -The function \fBf = a\fP is represented by an atomic expression whereas -\fBf = (or a b)\fP is represented by an operator expression. -An atomic expression is made up of a single doublet having -the \fINEXT\fP pointer equal to NULL -and \fIDATA\fP pointer equal to the identifier pointer. -A constant atomic expression is an atomic expression having the -string "'0'", "'1'" or "'d'" as identifier. -An operator expression is more complicated than an atomic expression. -It's a list of items, the first item is the head operator of the expression and -the following items are the arguments of the expression. -It's possible to go trough the arguments by calling \fIABL_CDR\fP. -Then each argument is accessible by \fIABL_CAR\fP. -An argument can be recursively an atomic or an operator expression. -The arity of an operator expression is the number of arguments of the first level. - -.TP -Macro-functions : -.TP 20 -.br -\fBABL_CDR( E )\fP -\- gives the \fINEXT\fP field of a \fIchain_list\fP. -.TP -\fBABL_CAR( E )\fP -\- gives the \fIDATA\fP field of a \fIchain_list\fP. -.TP -\fBABL_CADR( E )\fP -\- gives the \fINEXT->DATA\fP field. -.TP -\fBABL_CDDR( E )\fP -\- gives the \fINEXT->NEXT\fP field. -.TP -\fBABL_ATOM( E )\fP -\- True if the expression is atomic. -.TP -\fBABL_ATOM_VALUE( E )\fP -\- Value of an atom in an expression. -.TP -\fBABL_OPER( E )\fP -\- Operator number in an expression. - -.TP -Functions : -.TP 20 -.br -\fBaddablqexpr\fP -\- appends an expression to another one. -.TP -\fBaddablhexpr\fP -\- adds an expression in the head of another one. -.TP -\fBcreateablatom\fP -\- creates an atomic expression. -.TP -\fBcreateabloper\fP -\- creates a the head of an operator expression. -.TP -\fBcreateablbinexpr\fP -\- creates a binary expression. -.TP -\fBcreateablnotexpr\fP -\- complements an expression. -.TP -\fBcreateablxorbinexpr\fP -\- creates an 'xor' or 'xnor' operator expression. -.TP -\fBcreateablunaryexpr\fP -\- creates an unary expression. -.TP -\fBdelablexpr\fP -\- deletes an expression. -.TP -\fBdelablexprnum\fP -\- deletes a specified operand. -.TP -\fBdevdupablxorexpr\fP -\- duplicates and develops 'xor', 'nxor'. -.TP -\fBdevablxorexpr\fP -\- develops 'xor', 'xnor'. -.TP -\fBdupablexpr\fP -\- duplicates an expression. -.TP -\fBflatablexpr\fP -\- merges the operators of an expression. -.TP -\fBfreeablexpr\fP -\- deletes an expression. -.TP -\fBgetablopername\fP -\- gives the name of an operator number. -.TP -\fBgetabloperuppername\fP -\- gives the upper name of an operator number. -.TP -\fBgetabloperpolar\fP -\- gives the polarity of an operator. -.TP -\fBgetablopernot\fP -\- gives the complement of an operator. -.TP -\fBgetabloperbyname\fP -\- gives the operator number using a name. -.TP -\fBgetablatomone\fP -\- gives the name "'1'" -.TP -\fBgetablatomzero\fP -\- gives the name "'0'" -.TP -\fBgetablatomdc\fP -\- gives the name "'d'" -.TP -\fBgetablexprdepth\fP -\- returns the depth of an expression. -.TP -\fBgetablexprlength\fP -\- returns the length of an expression. -.TP -\fBgetablexprnumatom\fP -\- returns the number of atom in an expression. -.TP -\fBgetablexprnumbinoper\fP -\- returns the number of binary operator. -.TP -\fBgetablexprsupport\fP -\- gives the support of an expression. -.TP -\fBgetablexprnumocc\fP -\- gives the number of occurent of a name. -.TP -\fBgetablexprmax\fP -\- applies a maximum cost function. -.TP -\fBgetablexprmin\fP -\- applies a minimum cost function. -.TP -\fBgetablexprnum\fP -\- returns a specified operand. -.TP -\fBinitablatomname\fP -\- initialize atom static name. -.TP -\fBinitablopername\fP -\- initialize operator static name. -.TP -\fBinitabloperbinary\fP -\- sets the binary operator mode on. -.TP -\fBinitablname\fP -\- initialize all the static names. -.TP -\fBisablunaryoper\fP -\- tests if an operator is unary. -.TP -\fBisablbinaryoper\fP -\- tests if an operator is binary. -.TP -\fBisabloperinexpr\fP -\- tests if an oper appears in an expression. -.TP -\fBisablnameinexpr\fP -\- tests if a name appears in an expression. -.TP -\fBisablequalexpr\fP -\- tests if two expressions are equals. -.TP -\fBisablsimilarexpr\fP -\- tests if two expressions are similars. -.TP -\fBmapablexpr\fP -\- applies a function to the operand's expression. -.TP -\fBmapabloperexpr\fP -\- applies a function to the operand's expression. -.TP -\fBmapablanyexpr\fP -\- applies a function to the operand's expression. -.TP -\fBmapableveryexpr\fP -\- applies a function to the operand's expression. -.TP -\fBpolardupablexpr\fP -\- moves and duplicates inverters to the atomic level. -.TP -\fBpolarablexpr\fP -\- moves inverters to the atomic level. -.TP -\fBsimpdupablexpr\fP -\- duplicates and simplifies an expression. -.TP -\fBsimpablexpr\fP -\- simplifies an expression. -.TP -\fBstrablexpr\fP -\- parses a prefixed string an creates expression. -.TP -\fBsubstablexpr\fP -\- substitutes an expression in another one. -.TP -\fBsubstdupablexpr\fP -\- duplicates and substitutes an expression in another one. -.TP -\fBunflatablexpr\fP -\- unflats the operators of an expression. -.TP -\fBvhdlablname\fP -\- returns a compatible VHDL name. -.TP -\fBvhdlablvector\fP -\- gives the index and the name of a vector. -.TP -\fBviewablexprfile\fP -\- displays an expression in a file. -.TP -\fBviewablexpr\fP -\- displays an expression. -.TP -\fBviewablexprstr\fP -\- displays an expression in a string. - -.TP 0 -libAbl101.a : - -\fBaddablqexpr\fP, -\fBaddablhexpr\fP, -\fBcreateablatom\fP, -\fBcreateabloper\fP, -\fBcreateablbinexpr\fP, -\fBcreateablnotexpr\fP, -\fBcreateablxorbinexpr\fP, -\fBcreateablunaryexpr\fP, -\fBnormablctlexpr\fP, -\fBsimpablctlexpr\fP, -\fBdelablexpr\fP, -\fBdelablexprnum\fP, -\fBdevdupablxorexpr\fP, -\fBdevablxorexpr\fP, -\fBdupablexpr\fP, -\fBflatablexpr\fP, -\fBfreeablexpr\fP, -\fBgetablopername\fP, -\fBgetabloperuppername\fP, -\fBgetabloperpolar\fP, -\fBgetablopernot\fP, -\fBgetabloperbyname\fP, -\fBgetablatomone\fP, -\fBgetablatomzero\fP, -\fBgetablatomdc\fP, -\fBgetablexprdepth\fP, -\fBgetablexprlength\fP, -\fBgetablexprnumatom\fP, -\fBgetablexprnumbinoper\fP, -\fBgetablexprsupport\fP, -\fBgetablexprnumocc\fP, -\fBgetablexprmax\fP, -\fBgetablexprmin\fP, -\fBgetablexprnum\fP, -\fBinitablatomname\fP, -\fBinitablopername\fP, -\fBinitabloperbinary\fP, -\fBinitablname\fP, -\fBisablunaryoper\fP, -\fBisablbinaryoper\fP, -\fBisabloperinexpr\fP, -\fBisablnameinexpr\fP, -\fBisablequalexpr\fP, -\fBisablsimilarexpr\fP, -\fBmapablexpr\fP, -\fBmapabloperexpr\fP, -\fBmapablanyexpr\fP, -\fBmapableveryexpr\fP, -\fBpolardupablexpr\fP, -\fBpolarablexpr\fP, -\fBsimpdupexpr\fP, -\fBsimpdupablexpr\fP, -\fBsimpablexpr\fP, -\fBstrablexpr\fP, -\fBsubstablexpr\fP, -\fBsubstdupablexpr\fP, -\fBunflatablexpr\fP, -\fBvhdlablname\fP, -\fBvhdlablvector\fP, -\fBviewablexprfile\fP, -\fBviewablexpr\fP, -\fBviewablexprstr\fP. - -.SH SEE ALSO -.BR \fBmbk\fP(1), -.BR \fBaut\fP(1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/alc_bug_report.1 b/alliance/share/man/man1/alc_bug_report.1 deleted file mode 100644 index e87aefdf..00000000 --- a/alliance/share/man/man1/alc_bug_report.1 +++ /dev/null @@ -1,18 +0,0 @@ -.\" $Id: alc_bug_report.1,v 1.2 1999/09/22 13:53:19 czo Exp $ -.\" -.\" Generic footer for alliance man pages -.\" - -.SH BUG REPORT - -This tool is under development at the -.B ASIM/LIP6/UPMC -laboratory, cao-vlsi research team. -.br -We need your feedbak to improve documentation and tools. -.br -If you find bugs, please fill-in the form at -.br -.I http://www\-asim.lip6.fr/alliance/support/bug\-report/ -.br -Thanks for doing this. diff --git a/alliance/share/man/man1/alc_contents.mac b/alliance/share/man/man1/alc_contents.mac deleted file mode 100644 index 82df59c1..00000000 --- a/alliance/share/man/man1/alc_contents.mac +++ /dev/null @@ -1,275 +0,0 @@ -.\" $Id: alc_contents.mac,v 1.1 1999/05/31 17:30:14 alliance Exp $ -.\" -.\" **************************** -.\" ******** module toc ******** -.\" **************************** -.\" Table of contents generation. -.de XS -.da toc*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA "\\$1" -.el .XA -.. -.de @div-end!toc*div -.XE -.. -.de XA -.ie '\\n(.z'toc*div' \{\ -. if d toc*num .toc*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc*num -. el .ds toc*num "\\$1 -. \} -. el .ds toc*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA without XS -.. -.de XE -.ie '\\n(.z'toc*div' \{\ -. if d toc*num .toc*end-entry -. ev -. di -.\} -.el .@error XS without XE -.. -.de toc*end-entry -\\a\\t\\*[toc*num] -.br -.rm toc*num -.. -.de PX -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc*div -.par@reset -.. -.\" Table of contents generation. -.de XS0 -.da toc0*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA0 "\\$1" -.el .XA0 -.. -.de @div-end!toc0*div -.XE0 -.. -.de XA0 -.ie '\\n(.z'toc0*div' \{\ -. if d toc0*num .toc0*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc0*num -. el .ds toc0*num "\\$1 -. \} -. el .ds toc0*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA0 without XS0 -.. -.de XE0 -.ie '\\n(.z'toc0*div' \{\ -. if d toc0*num .toc0*end-entry -. ev -. di -.\} -.el .@error XS0 without XE0 -.. -.de toc0*end-entry -\\a\\t\\*[toc0*num] -.br -.rm toc0*num -.. -.de PX0 -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc0*div -.par@reset -.. -.\" Table of contents generation. -.de XS1 -.da toc1*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA1 "\\$1" -.el .XA1 -.. -.de @div-end!toc1*div -.XE1 -.. -.de XA1 -.ie '\\n(.z'toc1*div' \{\ -. if d toc1*num .toc1*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc1*num -. el .ds toc1*num "\\$1 -. \} -. el .ds toc1*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA1 without XS1 -.. -.de XE1 -.ie '\\n(.z'toc1*div' \{\ -. if d toc1*num .toc1*end-entry -. ev -. di -.\} -.el .@error XS1 without XE1 -.. -.de toc1*end-entry -\\a\\t\\*[toc1*num] -.br -.rm toc1*num -.. -.de PX1 -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc1*div -.par@reset -.. -.\" Table of contents generation. -.de XS2 -.da toc2*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA2 "\\$1" -.el .XA2 -.. -.de @div-end!toc2*div -.XE2 -.. -.de XA2 -.ie '\\n(.z'toc2*div' \{\ -. if d toc2*num .toc2*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc2*num -. el .ds toc2*num "\\$1 -. \} -. el .ds toc2*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA2 without XS2 -.. -.de XE2 -.ie '\\n(.z'toc2*div' \{\ -. if d toc2*num .toc2*end-entry -. ev -. di -.\} -.el .@error XS2 without XE2 -.. -.de toc2*end-entry -\\a\\t\\*[toc2*num] -.br -.rm toc2*num -.. -.de PX2 -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc2*div -.par@reset -.. -.\" Table of contents generation. -.de XS3 -.da toc3*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA3 "\\$1" -.el .XA3 -.. -.de @div-end!toc3*div -.XE3 -.. -.de XA3 -.ie '\\n(.z'toc3*div' \{\ -. if d toc3*num .toc3*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc3*num -. el .ds toc3*num "\\$1 -. \} -. el .ds toc3*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA3 without XS3 -.. -.de XE3 -.ie '\\n(.z'toc3*div' \{\ -. if d toc3*num .toc3*end-entry -. ev -. di -.\} -.el .@error XS3 without XE3 -.. -.de toc3*end-entry -\\a\\t\\*[toc3*num] -.br -.rm toc3*num -.. -.de PX3 -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc3*div -.par@reset -.. -.\" Table of contents generation. -.de XS4 -.da toc4*div -.ev h -.par@reset -.fi -.ie \\n[.$] .XA4 "\\$1" -.el .XA4 -.. -.de @div-end!toc4*div -.XE4 -.. -.de XA4 -.ie '\\n(.z'toc4*div' \{\ -. if d toc4*num .toc4*end-entry -. ie \\n[.$] \{\ -. ie '\\$1'no' .ds toc4*num -. el .ds toc4*num "\\$1 -. \} -. el .ds toc4*num \\n[PN] -. in (n;0\\$2) -.\} -.el .@error XA4 without XS4 -.. -.de XE4 -.ie '\\n(.z'toc4*div' \{\ -. if d toc4*num .toc4*end-entry -. ev -. di -.\} -.el .@error XS4 without XE4 -.. -.de toc4*end-entry -\\a\\t\\*[toc4*num] -.br -.rm toc4*num -.. -.de PX4 -.nf -.lc . -.ta (u;\\n[.l]-\\n[.i]-\w'000') (u;\\n[.l]-\\n[.i])R -.sp 2 -.toc4*div -.par@reset -.. diff --git a/alliance/share/man/man1/alc_origin.1 b/alliance/share/man/man1/alc_origin.1 deleted file mode 100644 index 937d5124..00000000 --- a/alliance/share/man/man1/alc_origin.1 +++ /dev/null @@ -1,34 +0,0 @@ -.\" $Id: alc_origin.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" -.\" Generic header for alliance man pages -.\" - -.SH ORIGIN -This software belongs to the -.I ALLIANCE -CAD system from the -CAO-VLSI team at -.B ASIM/LIP6/UPMC -laboratory. -.br -.ce -LIP6/ASIM -.br -.ce -University P. et M. Curie -.br -.ce -4, place Jussieu -.br -.ce -75252 PARIS Cedex 05 -.br -.ce -FRANCE -.br -Fax : {33/0} 1.44.27.62.86 -.br -E-mail support : -.I alliance\-support@asim.lip6.fr - - diff --git a/alliance/share/man/man1/alcbanner.1 b/alliance/share/man/man1/alcbanner.1 deleted file mode 100644 index 90a09895..00000000 --- a/alliance/share/man/man1/alcbanner.1 +++ /dev/null @@ -1,78 +0,0 @@ - -.TH ALCBANNER 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS" - -.SH NAME -\fBalcbanner\fP \- Display a standardized banner for Alliance tools - -.so man1/alc_origin.1 - - -.SH SYNOPSIS -.TP -\f4alcbanner\fR \fItool toolversion purpose copyrightdates\fR - -.SH DESCRIPTION -\f4alcbanner\fR display on \f4stdout\fP a standardized banner for the Alliance -tools. -This is a compiled version of the \f4alliancebanner\fR(2) function. - - -.SH EXAMPLE -.RS -\f4alcbanner GenPat 3.1 "Procedural GENeration of test PATterns" 1991\fR - -.RE -will display : -.ft 4 -.nf - - - @@@@ @ @@@@@@@ - @@ @@ @@ @@ @ - @@ @ @@ @@ @@ - @@ @@@@@ @@@ @@@ @@ @@ @@@@ @@ - @@ @ @ @@@ @ @@ @@ @@ @ @@@@@@@@ - @@ @@@@@ @@ @@ @@ @@ @@@@@ @@ @@ @@ - @@ @ @@ @@@@@@@@@ @@ @@ @@ @@@@@ @@ - @@ @ @@ @@ @@ @@ @@ @@ @@ @@ - @@ @@ @@ @ @@ @@ @@ @@ @@ @@ - @@ @@ @@ @@ @@ @@ @@ @@ @@@ @@ @ - @@@@ @@@@ @@@@ @@@@ @@@@@@ @@@@ @@ @@@@ - - Procedural GENeration of test PATterns - - Alliance CAD System 3.2b, genpat 3.1 - Copyright (c) 1991-1997, ASIM/LIP6/UPMC - E-mail support: alliance-support@asim.lip6.fr - - -.fi -.ft R - -.SH SEE ALSO -.PP -.BR mbk(1) -.BR alliancebanner (3). - - -.SH DIAGNOSTICS - -The output is centered for a 80 columns screen, so it can be used on most -display easilly, and not found at execution time. - -\f4alliancebanner: Error: Resulting size bigger than 80 columns not allowed\fR -.RS -The \fItool\fR argument must be such that its resulting size isn't wider that -80 culumns. -This means, since the character set is proportional, that the longest name -to be output is about 8 characters long. -.RE -\f4alliancebanner: Error: Character out of [0-9A-Za-z] range\fR -.RS -The \fItool\fR parameter has a non allowed character in it. -For simplicity purposes, only numbers and letters are accepted. -.RE - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/algue.1 b/alliance/share/man/man1/algue.1 deleted file mode 100644 index 770b61b0..00000000 --- a/alliance/share/man/man1/algue.1 +++ /dev/null @@ -1,18 +0,0 @@ -.\" $Id: algue.1,v 1.1 1999/10/12 15:42:23 czo Exp $ - -.TH algue 1 "$Date: 1999/10/12 15:42:23 $" "ASIM/LIP6" "ALLIANCE Reference Manual" - -.SH NAME -algue \- ALliance Graphic User Environement - -.so man1/alc_origin.1 - -.SH DESCRIPTION -Algue is a graphical environnement that let you lauch every -Alliance tool in press button way. - -.SH SEE ALSO -.BR alliance(1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/ali.1 b/alliance/share/man/man1/ali.1 deleted file mode 100644 index d2d16ec1..00000000 --- a/alliance/share/man/man1/ali.1 +++ /dev/null @@ -1,51 +0,0 @@ -.\" $Id: ali.1,v 1.4 2000/08/25 12:01:41 syf Exp $ - -.TH ali 1 "$Date: 2000/08/25 12:01:41 $" "ASIM/LIP6" "ALLIANCE Reference Manual" - -.SH NAME -ali \- ALliance Information - -.so man1/alc_origin.1 - -.SH DESCRIPTION -ali is a small script used to display Alliance environnemnt variables - -.SH EXAMPLE - -Alliance settings : - -ALLIANCE_OS = Linux_elf -ALLIANCE_OS = Linux_elf -ALLIANCE_TOP = /users/cao/czo/cvstree/alliance/archi/Linux_elf -ALLIANCE_TOP = /users/cao/czo/cvstree/alliance/archi/Linux_elf -ALLIANCE_VERSION = '"3.5.9"' - -DREAL_TECHNO_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/cmos_7.dreal -ELP_TECHNO_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/prol10.elp -GRAAL_TECHNO_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/cmos_7.graal -MBK_C4_LIB=./cellsC4 -MBK_CATAL_NAME=CATAL -MBK_CATA_LIB=.:/users/cao/czo/cvstree/alliance/archi/Linux_elf/cells/sxlib:/users/cao/cz -o/cvstree/alliance/archi/Linux_elf/cells/padlib -MBK_IN_LO=vst -MBK_IN_PH=ap -MBK_OUT_LO=vst -MBK_OUT_PH=ap -MBK_SCALE_X=10 -MBK_TARGET_LIB=/users/cao/czo/cvstree/alliance/archi/Linux_elf/cells/sxlib -MBK_VDD=vdd -MBK_VSS=vss -MBK_WORK_LIB=. -RDS_TECHNO_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/cmos_7.rds -VH_BEHSFX=vbe -VH_DLYSFX=dly -VH_MAXERR=10 -VH_PATSFX=pat -XFSM_PARAM_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/xfsm.par -XPAT_PARAM_NAME=/users/cao/czo/cvstree/alliance/archi/Linux_elf/etc/xpat.par - -.SH SEE ALSO -.BR alliance(1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/amg.1 b/alliance/share/man/man1/amg.1 deleted file mode 100644 index 89383c0a..00000000 --- a/alliance/share/man/man1/amg.1 +++ /dev/null @@ -1,165 +0,0 @@ -.\" $Id: amg.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)LABO.1 0.0 91/04/02 UPMC;AUTHOR:Philippe ROYANNEZ -.TH AMG 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS" -.SH NAME -AMG \- Array Multiplior Generator -.so man1/alc_origin.1 -.SH SYNOPSIS -.B amg -.I -.I -.B [ -t0 -t1 -n= ] -.B [ -virtual -msb0 ] -.B [ -layout -vhdl -datasheet -icon -patterns] -.B [ -o ] -.SH DESCRIPTION - amg provides several different views of a booth multiplier with or without pipeline. -The multiplier generated respects a bit-slice topologie and can be inserted in a data path. -.LP -The Interface is the following - -.br -.ul -unpipelined multiplier: -.br - -ENTITY \fIamg\fP IS -.TP -PORT ( -\fIa\fP: IN BIT_VECTOR (\fIM-1\fP DOWNTO 0); -.br -\fIb\fP: IN BIT_VECTOR (\fIN-1\fP DOWNTO 0); -.br -\fIp\fP: OUT BIT_VECTOR (\fI(N+M-1)\fP DOWNTO 0); -.br -\fIVdd\fP: IN BIT; -.br -\fIVss\fP: IN BIT -.br -); -.br -END \fIamg\fP; -.br - -.TP -.ul -pipelined multiplier: -.TP -ENTITY \fIamg\fP IS -.TP -PORT ( -\fIa\fP: IN BIT_VECTOR (\fIM-1\fP DOWNTO 0), -.br -\fIb\fP: IN BIT_VECTOR (\fIN-1\fP DOWNTO 0), -.br -\fIp\fP: OUT BIT_VECTOR (\fI(N+M-1)\fP DOWNTO 0), -.br -\fIck\fP: IN BIT, -.br -\fIsd\fP: IN BIT, -.br -\fIst\fP: IN BIT, -.br -.br -\fIscin\fP: IN BIT, -.br -\fIscout\fP: OUT BIT -.br -\fIVdd\fP: IN BIT; -.br -\fIVss\fP: IN BIT -); -.br -END \fIamg\fP; - -.br -.SH OPTIONS -.TP 12 -.IB size1: -is the first operand size. The range is from 6 to 64.It's an even number. -.TP 12 -.IB size2: -is the second operand size. The range is from 6 to 64. It's an even number. -.TP 12 -.IB -msb0 -Default is index 0 for the least significant bit. When \fB-msb0\fP is present -the the most significant bit is indexed with 0. -.TP 12 -.IB -virtual -Default blocks contain fixed terminals. Virtual terminals can be obtained -using this option. This way, -.BR dpr (1) router should optimized the resultant routed data-path. -.TP 12 -.IB -layout: -provides the layout view of the multiplier. -.TP 12 -.IB -vhdl: -gives a behavioural vhdl description of the multiplier -.TP 12 -.IB -datasheet: -provides technical informations about the multiplier like size value or propagation delays . -.TP 12 -.IB -icon: -provides an icon representing the generated multiplier -.TP 12 -.IB -patterns: -provides a set of test vectors in .pat format which is the format used by asimut -.TP 12 -.IB -t0,-t1,-n: -These parameters specifie the pipelined configuration -.TP 12 -The global topologie is the following - -____________________________________________________ -.br - | | - DNC MUX+CSA CLA - | | -____________________________________________________ - -.br -As it can be seen on the figure, the multiplier can be -divided into three parts: -.br --> The input part is the DNC part. -.br --> The central part is a succession of "mux column" and "csa column". -.br --> The output part is the final adder of the multiplication. -.br - -t0: This parameter indicates if a "master-slave column" must be placed after the first part. -.br -* t0 -> after -.br -* default -> none -.br - -t1: This parameter indicates if a "master-slave column" must be placed before the CLA. -.br -* t1 -> before -.br -* default -> none -.br - -n: This parameter indicates the number of "master-slave columns" in the central part -.br -.TP 12 -.BI -o BlockName: -specifies the name of the generated multiplier. -(default name is mx ) -.SH EXAMPLES -.IP -amg 32 32 -t0 -t1 -n=3 -layout -datasheet -vhdl -o mult32 -.br - -Produces the layout, the datasheet, and the vhdl view of a 32 X 32 size multiplier with pipeline. -.SH SEE ALSO -.BR MBK_CATA_LIB (1) , -.BR MBK_WORK_LIB (1) , -.BR MBK_OUT_PH (1) , -.BR MBK_OUT_LO (1) , -.BR MBK_IN_PH (1) , - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/asimut.1 b/alliance/share/man/man1/asimut.1 deleted file mode 100644 index 03f698f5..00000000 --- a/alliance/share/man/man1/asimut.1 +++ /dev/null @@ -1,200 +0,0 @@ -.\" $Id: asimut.1,v 1.3 1999/10/05 09:48:32 simcity Exp $ -.\" @(#)asimut.1 1.92 Nov 30 1995 UPMC; Pirouz BAZARGAN SABET -.TH ASIMUT 1 "October 1, 1997" "ASIM/LIP6" "cao\-vlsi reference manual" - -.SH NAME -.PP -\fBasimut\fP \- A simulation tool for hardware descriptions - -.so man1/alc_origin.1 -.SH SYNOPSIS -.PP -asimut \fI[options] [root_file] [pattern_file] [result_file]\fP - -.SH DESCRIPTION -.PP -\fBasimut\fP is a logical simulation tool for hardware descriptions. It -compiles and loads a complete hardware description written in VHDL (Very -high speed integrated circuits Hardware Description Language). The hardware -description may be structural (a hierarchy of instances) or behavioural. -Only a subset of VHDL is supported. Descriptions that do not -match this subset cause a syntax error during compilation. See \fBvhdl(5)\fP -for detailed information about the supported subset of VHDL. - -.PP -Once a hardware description is loaded, \fBasimut\fP looks for a simulation -pattern description file. This file is to be written in \fBpat\fP format. -The file is compiled, loaded and linked with the hardware description. Then, -the simulation is started. When patterns are processed, a result file in -\fBpat\fP format is produced. - -.PP -If a save action has been requested in the pattern description file (see -\fBpat (5)\fP), \fBasimut\fP creates also a save file representing the state -of the description at the end of the simulation of the last pattern. The save -file is named \fIroot_file\fP.sav, where \fIroot_file\fP is the name of the -description. - -.PP -The save file can be used in a later simulation sequence to initialize the -state of the (same) hardware description before the simulation begins. -Using this mechanism, a large sequence of patterns can be breaked onto -several small sequences, each one initializing the hardware description with -the save file resulted from the previous sequence. - -.PP -\fBasimut\fP reads several parameters from the environment variables : - -.TP 20 -\fIMBK_CATA_LIB\fP -list of directories containing description and pattern files (using $PATH -syntax). The default path is the current directory (see mbk(1)). -.TP 20 -\fIMBK_WORK_LIB\fP -specifies the current working directory. The working directory idicates the -place where all output files are written. -.TP 20 -\fIMBK_CATAL_NAME\fP -Indicates the file where the behavioral description files are listed. This -file is used to leaf cells of a structural description.(see mbk(1)) -.TP 20 -\fIMBK_IN_LO\fP -file extension for structural entity. (see mbk(1)) -.TP 20 -\fIVH_BEHSFX\fP -list of file extensions for behavioural entities (using $PATH syntax). The -default file extension is \fBvbe\fP. -.TP 20 -\fIVH_PATSFX\fP -list of file extensions for pattern description entities (using $PATH syntax). -The default file extension is \fBpat\fP. -.TP 20 -\fIVH_DLYSFX\fP -list of file extensions for delays description entities (using $PATH syntax). -The default file extension is \fBdly\fP. -.TP 20 -\fIVH_MAXERR\fP -maximum number of errors allowed during simulation phase. If the number of -errors occured during simulation reaches VH_MAXERR, \fBasimut\fP stops -the simulation at the end of processing the current pattern. Patterns following -the current pattern remain unprocessed and are reproduced in the result file. -The default value of \fIVH_MAXERR\fP is 10. - -.PP -\fIroot_file\fP is the name of the description. - -.PP -By default \fBasimut\fP looks for a structural description. It uses the -\fIMBK_IN_LO\fP environment variables to identify both the format and the -extension of structural description files. To load structural VHDL files -\fIMBK_IN_LO\fP must be set to \fBvst\fP. - -.PP -To load a pure behavioural description \fB\-b\fP option must be specified. In -such a case \fBasimut\fP loads a data flow VHDL description file. The -\fIVH_BEHSFX\fP environment variable gives the extensions to be used. - -.PP -\fIpattern_file\fP is the entity name of the pattern description. The file -containing this entity must be named \fIpattern_file.ext\fP , where \fIext\fP -is one of the extension specified in \fIVH_PATSFX\fP. - -.PP -\fIresult_file\fP is the result file produced by \fBasimut\fP. The result file -is a pattern description file with the extension specified by \fIVH_PATSFX\fP. - -.SH OPTIONS -.TP 20 -\fI\-b\fP -consider the \fIroot_file\fP description as a behavioural description -.TP 20 -\fI\-backdelay [min, max, typ] delay_file\fP -use file \fIdelay_file.ext\fP for delays backannotation, where \fIext\fP -is one of the extension specified in \fIVH_DLYSFX\fP. -.TP 20 -\fI\-bdd\fP -use BDDs (Binary Decision Diagram) to represent expressions. Using this option -makes the simulation be two times faster but increases memory requirement -.TP 20 -\fI\-c\fP -run only the compilation stage -.TP 20 -\fI\-core core_file\fP -at the first error encountered, dump the state of the circuit in both an -ascii file (suffixed .cor) and a binary save file (suffixed .sav) which can -be used as initialization file in a further session. If the \fI\-nores\fP -option is specified a pattern file is also produced. -.TP 20 -\fI\-dbg[sbpldc]\fP -call the debugger (developper usage) -.TP 20 -\fI\-defaultdelay (\-dd)\fP -only null delays (no after clause in the VHDL file) are changed if -backannotated delays or fixed delays are specified. -.TP 20 -\fI\-fixeddelay value (\-fd value)\fP -all delays of the description are fixed to \fIvalue\fP. -.TP 20 -\fI\-h\fP -display this help file -.TP 20 -\fI\-i value\fP -initialize all signals of the description with \fIvalue\fP. \fIValue\fP can -be 0 or 1 -.TP 20 -\fI\-i save_file\fP -read a save file and use it to initialize the state of the description before -processing the first pattern (the file name cannot be 1 nor 0) -.TP 20 -\fI\-inspect instance_name\fP -produce a pattern file corresponding to the interface of the instance -identified by \fIinstance-name\fP -.TP 20 -\fI\-l n\fP -print at most \fIn\fP characters for pattern labels. The default value for -\fIn\fP is 15. -.TP 20 -\fI\-nores\fP -do not generate result file -.TP 20 -\fI\-p n\fP -load at most \fIn\fP patterns from input pattern file each time. Using this -feature reduces memory allocation when a great number of patterns are to be -simulated. In addition after the \fIn\fP patterns have been processed, the -simulation result is printed in the result pattern file. The default value -for \fIn\fP is 0 which makes the whole pattern -file be loaded. -.TP 20 -\fI\-t\fP -trace signals when making BDDs (developper usage). -.TP 20 -\fI\-transport\fP -use transport delay model (default is inertial). -.TP 20 -\fI\-zerodelay (\-zd)\fP -all the delays of the VHDL description are supposed to be null delays. - -.SH EXAMPLE -.PP -asimut \-b \-i init_add adder_32 adder_patterns res_add -.PP -simulates a behavioural description held in the file named 'adder_32.vbe -using the pattern file `adder_patterns.pat'. The simulation results is -written into 'res_add.pat' and the description is initialized with the -values contained in 'init_add.sav'. - -.SH DIAGNOSTICS -.PP -Register initializations in the pattern file allows changing the value of -a register into a known value. However, using this feature to initialize a -register before executing the first pattern is not recommended. Registers -value (defined by the initialization statement) may be overwritten since -description has not a coherent state before the first pattern. - -.SH SEE ALSO -.PP -vhdl(5), pat(5), genpat(1), mbk(1) - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/aut101.1 b/alliance/share/man/man1/aut101.1 deleted file mode 100644 index 35003672..00000000 --- a/alliance/share/man/man1/aut101.1 +++ /dev/null @@ -1,143 +0,0 @@ -.\" $Id: aut101.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)aut.1 1.01 96/02/07 UPMC; Author : Jacomme Ludovic -.TH AUT101 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE AUT LIBRARY" -.SH NAME -aut \- Memory allocation, and hash tables management -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBaut\fP is a set of utilities functions and types that may be useful. -.TP -Types : -.TP 20 -.br -\fBauthelem\fP -\- Hash table element type. -.TP -\fBauthtable\fP -\- Hash table type. -.TP -\fBauth2elem\fP -\- Hash table element type. -.TP -\fBauth2table\fP -\- Hash table type. - -.TP -Functions : -.TP 20 -.br -\fBautallocblock\fP -\- memory allocator -.TP -\fBautallocheap\fP -\- heap memory allocator -.TP -\fBautresizeblock\fP -\- resizes a memory block -.TP -\fBautfreeblock\fP -\- releases a memory block -.TP -\fBautfreeheap\fP -\- releases an heap memory block. -.TP -\fBautexit\fP -\- encapsulates exit function. -.TP -\fBcreateauthtable\fP -\- creates a simple hash table. -.TP -\fBdestroyauthtable\fP -\- destroys a simple hash table. -.TP -\fBresetauthtable\fP -\- resets a simple hash table. -.TP -\fBaddauthelem\fP -\- adds an element in the hash table. -.TP -\fBdelauthelem\fP -\- deletes an element in the hash table. -.TP -\fBsearchauthelem\fP -\- searches an element in the hash table. -.TP -\fBviewauthelem\fP -\- displays an hash table element. -.TP -\fBviewauthtable\fP -\- displays an hash table. -.TP -\fBcreateauth2table\fP -\- creates an hash table with two keys. -.TP -\fBdestroyauth2table\fP -\- destroys an hash table with two keys. -.TP -\fBresetauth2table\fP -\- resets an hash table with two keys. -.TP -\fBaddauth2elem\fP -\- adds an element in the hash table. -.TP -\fBdelauth2elem\fP -\- deletes an element in the hash table. -.TP -\fBsearchauth2elem\fP -\- searches an element in the hash table. -.TP -\fBviewauth2elem\fP -\- displays an hash table element. -.TP -\fBviewauth2table\fP -\- displays an hash table with two keys. -.TP -\fBsortautcompare\fP -\- default heap sort comparison function. -.TP -\fBsortautarray\fP -\- heap sort. - -.TP 0 -libAut101.a : - -\fBautallocblock\fP, -\fBautallocblock\fP, -\fBautresizeblock\fP, -\fBautfreeblock\fP, -\fBautfreeheap\fP, -\fBautexit\fP, -\fBsetauthfunc\fP, -\fBgetauthsize\fP, -\fBgetauthkey\fP, -\fBgetauthindex\fP, -\fBcheckauthkey\fP, -\fBcreateauthtable\fP, -\fBdestroyauthtable\fP, -\fBresetauthtable\fP, -\fBstretchauthtable\fP, -\fBaddauthelem\fP, -\fBdelauthelem\fP, -\fBsearchauthelem\fP, -\fBviewauthelem\fP, -\fBviewauthtable\fP, -\fBsetauth2func\fP, -\fBgetauth2size\fP, -\fBgetauth2key\fP, -\fBgetauth2index\fP, -\fBcheckauth2key\fP, -\fBcreateauth2table\fP, -\fBdestroyauth2table\fP, -\fBresetauth2table\fP, -\fBstretchauth2table\fP, -\fBaddauth2elem\fP, -\fBdelauth2elem\fP, -\fBsearchauth2elem\fP, -\fBviewauth2elem\fP, -\fBviewauth2table\fP, -\fBsortautcompare\fP, -\fBsortautarray\fP, - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bbr.1 b/alliance/share/man/man1/bbr.1 deleted file mode 100644 index 5a97cb8a..00000000 --- a/alliance/share/man/man1/bbr.1 +++ /dev/null @@ -1,216 +0,0 @@ -.\" $Id: bbr.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)Labo.l 0.0 90/22/08 UPMC; Author: Frederic Petrot -.\" make a choice for Bold font thru the entire doc -.ie t \{\ -.fp 4 C \} -.el \{\ -.fp 4 B \} -.TH BBR 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS" -.SH NAME -bbr \- A pitchless channel router for preplaced two blocks floorplan -.SH SYNOPSIS -.TP -\f4bbr\fR \fIplanet\fR [ \f4-v\fR ] [ \f4-o \fIfilename\fR ] [ \fIsupply width\fR ] -.so man1/alc_origin.1 -.SH DESCRIPTION -The goal of \f4bbr\fR is to interconnect two, and only two, macro-blocks -through a routing channel. -.TP 20 -Input files -Its first argument, \fIplanet\fR, is the name of two views of a figure. -.br -The layout one, with the constraint that only two instances must be placed, -and that they must abut in such a way that \f4bbr\fR can deduce the channel. -And the structural one, that describes the interconnections to be made. -Consistency checks are done to ensure routability of the nets. -.PP -The nets are of two types for \f4bbr\fR, the \fIsimple nets\fR, that are -routed in minimum width with the symbolic channel router, see \f4scr\fR(1), and -the \fIspecial nets\fR, like \fIpower\fR, \fIground\fR and \fIclock\fR, that -are handled specifically by bbr. -.TP 20 -Simple nets -\f4bbr\fR looks for the validity of a net, checking that either all the -connectors linked to the net are accessible in the channel, or that there is -a single connector not to be routed in the channel. -.TP -Special nets -When a supplies is demanded, either one or two wires are drawn parallel to the -channel, depending on the location of the connectors on the blocks. -Supplies are \fInot\fR connected together by the router. -\f4bbr\fR will not be confused with \fIspecial nets\fR having the same name -but not beeing connected together. -This will lead to an explicit unexpected renaming of some physical external -connectors. -.LP -Physical connectors can be present in the placement file, in order to specify -some constraints to the router. -Two positions are legal : -.TP 20 -Right on the channel coordinate -If a connector is placed where the two block abut, then it will be used as -routing point on the given side of the channel. -It is legal to put several connectors at the same coordinate, since the channel -width is zero when starting. -The router will choose a track for each of them, so there is no warranty on the -relative order of connectors on the orthogonal faces of the channel. -.TP 20 -On the parallel external sides of the block -If a feed through is detected in the instance under the connector, the -router will use the track to reach the channel. -.LP -The external connectors appearing in the netlist file but not in the placement -file are physically created on a randomly choosen face of the channel. -.LP -The physical connectors to appear in the interface of the block are the one -declared in the netlist. -Other instance connectors will not be copied up. -.SH CONSTRAINTS -As \f4bbr\fR is only a channer router, not a floorplan one, the design must -ensure routability. -.PP -Both the instances must have single \fIpower\fP and \fIground\fP signals. -These signals should be available in the channel, as \fBbbr\fR must -tie them to realize the input netlist. -.PP -All instance connectors not in the channel should appear as connectors of the -top level figure. -Otherwise \fBbbr\fR will complain that it can't route them together. -.SH OPTIONS -.TP 20 -\f4-v\fR -produces a verbose output, giving the time needed for each step of the routing -process. -Some statistics on the number of vias and the wire length are also displayed. -.TP -\f4-o \fIfilename\fR -renames the output file name to \fIfilename\fR. -By default, the name of the input placement file is used, suffixed by \f4_f\fR. -.TP -\fIsupply width\fR -indicates the signals to be considered as supplies. -These signals are not going to be routed by the channel router, but will -be drawn straigth through the channel, with wires of \fIwidth\fR lambda wide. -Any number of power supplies and crucial clock may be specified that way. -.SH EXAMPLES -.RS -\f4bbr bank+rom -v vddb 12 vddr 12 vssb 10 vddr 12\fR -.RE -will create a \f4bank+rom_f.cp\fR file in the current directory, displaying the -routing phases, and adding four supplies, two on the bank side, two on the rom -side. -.SH OUTPUT FILE -.TP 20 -\fIname.xx\fP -Where name is \fIplanet\fP or \f4filename\fP if \f4-o\fP is specified, and -\fIxx\fP the file format chosen with the \f4MBK_OUT_PH\fP(1) environment -variable. -.SH ENVIRONMENT VARIABLES -\f4bbr\fR relies on the proper setting of the following enviroment variables : -.TP 20 -\f4MBK_CATA_LIB\fR(1) -gives the path to the cell libraries. -Since \f4bbr\fR doesn't dive deep into the blocks, only the instances' -models must be on the search path. -.TP -\f4MBK_WORK_LIB\fR(1) -furnishes the path to the working directory. -.TP -\f4MBK_IN_PH\fR(1) -indicates the input layout file format. -.TP -\f4MBK_OUT_PH\fR(1) -indicates the output layout file format. -.TP -\f4MBK_IN_LO\fR(1) -indicates the input structural file format. -.SH SEE ALSO -.BR mbk(1), -.BR scr(1), -.BR MBK_CATA_LIB(1), -.BR MBK_WORK_LIB(1), -.BR MBK_IN_PH(1), -.BR MBK_OUT_PH(1), -.BR MBK_IN_LO(1). - -.SH DIAGNOSTICS -\f4no physical instance\fR -.br -\f4only one physical instance placed\fR -.br -\f4more than two physical instance placed\fR -.RS -There must be two and only two instances in the logical and placement file -in order for \f4bbr\fR to work. -.RE - -\f4unexpected logical instance 'name'\fR -\f4instance 'x' has physical model 'y' and logical model 'z'\fR -.RS -The name of the logical and physical instances does not match, so the two views -are inconsistent. -.RE - -\f4the channel cannot be found from the placement\fR -.RS -The instance placement is not so that \f4bbr\fP can deduce the channel -direction and coordinates. -It's probably either a misuse of \f4bbr\fR or a designer error. -.RE - -\f4cannot route connectors 'a' and 'b' together\fR -.RS -The two connectors are logically connected, but do not belong to the -channel, so it's not possible to connect them. -\f4bbr\fP is \fInot\fP a floorplan router. -These connector placement issues must be known before using \f4bbr\fR. -.RE - -\f4unable to change layer on edges of channel for connector '%s'\fR -.RS -A hand placed connector is wanted with a given layer in contradiction with -the prefered routing layer. -.RE - -\f4connector '%s' changed to minimum width\fR -.RS -A hand placed connector is wanted with a given with, but \f4bbr\fR can -handle only minimun width wires, but for supplies. -.RE - -\f4connector '%s' different from channel y, %d != %d, thus ignored\fR -.br -\f4connector '%s' different from channel x, %d != %d, thus ignored\fR -.RS -A hand placed connector is not on the initial channel coordinate. -.RE - -\f4connector '%s' is not on EAST or WEST face of the figure, thus ignored\fR -.br -\f4connector '%s' is not on SOUTH or NORTH face of the figure, thus ignored\fR -.RS -A hand placed connector is not on an expected face for the router. -.RE - -\f4no logical external connector equivalent to phisical '%s'\fR -.RS -A hand placed physical connector has no logical equivalent, thus leading -to an inconsistence between the two views. -.RE - -\f4connector '%s' on a feed through of a different layer\fR -.RS -A hand placed physical connector has a layer conflicting with the feed -through it's placed on. -.RE - -\f4not enough empty tracks for correct supplies connections\fR -.RS -In certain cases where the channel is dense and many supplies are wanted, -the router may no be able to connected all the supplies together, because -of a lack of track. -There ain't nothing much to do. -.RE - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bdd.1 b/alliance/share/man/man1/bdd.1 deleted file mode 100644 index ec5a5fb8..00000000 --- a/alliance/share/man/man1/bdd.1 +++ /dev/null @@ -1,176 +0,0 @@ -.\" $Id: bdd.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)log.l 0.0 92/08/01 UPMC; Author: Luc Burgun -.pl -.4 -.TH BDD 1 "October 1, 1997" "ASIM/LIP6" "cao\-vlsi reference manual" -.SH NAME -\fBbdd\fP \- Ordered binary decision diagrams representation -.so man1/alc_origin.1 -.SH DESCRIPTION -\fIlibbdd.a\fP is a library that allows the representation of a boolean function by a binary decision diagram (BDD). A BDD is a canonical graphic representation for a boolean function. This canonical form enables to test for equivalence or satisfiability. -All the functions produce a reduced graph. The number of nodes is limited to 500.000 nodes corresponding to 10 Mb in memory. -.br -Functions are divided into two groups, the zero level functions (suffixed by \fIBdd\fP) are used to manage BDDs at a low level. A unique \fIIndex\fP must be associated to a identifier signal and the BDDs have to be create by calling the \fBapplyBdd()\fP function. The first level functions (suffixed by \fICct\fP) manage a multi-BDD associated to a combinatory part of a logical circuit. This description can be considered like a set of boolean equations : -.br -Output0 = F0(Input0, ... ,Inputn), ... ,Outputm = Fm(Input0, ... ,Inputn). -.br -Each function F0, .. , Fn is represented by a BDD in wich each \fIinput\fP is associated to an \fIindex\fP. -.TP -\fILow level functions and procedures\fP -.TP 20 -\fBaddListBdd\fP -\- adds a BDD to a chained list of BDDs. -.TP 20 -\fBapplyBdd\fP -\- applies an operator to a list of BDDs. -.TP 20 -\fBapplyBinBdd\fP -\- applies an operator to two BDDs. -.TP 20 -\fBcomposeBdd\fP -\- substitutes an index by a BDD in another BDD. -.TP 20 -\fBconstraintBdd\fP -\- restricts a BDD to another BDD. -.TP 20 -\fBcreateNodeTermBdd\fP -\- creates a terminal node of primary input. -.TP 20 -\fBdestroyBdd\fP -\- removes the BDDs system. -.TP 20 -\fBdisplayBdd\fP -\- displays a BDD. -.TP 20 -\fBgcNodeBdd\fP -\- does a garbage collection. -.TP 20 -\fBinitializeBdd\fP -\- initializes the BDDs system. -.TP 20 -\fBmarkAllBdd\fP -\- marks all the nodes of the BDDs system. -.TP 20 -\fBmarkBdd\fP -\- marks all the nodes of a BDD. -.TP 20 -\fBnotBdd\fP -\- complements a BDD. -.TP 20 -\fBnumberNodeAllBdd\fP -\- counts the number of nodes used in the BDDs system. -.TP 20 -\fBnumberNodeBdd\fP -\- counts the number of nodes used in a BDD. -.TP 20 -\fBresetBdd\fP -\- resets the BDDs system. -.TP 20 -\fBsimplifDcOneBdd\fP -\- simplifies a BDD with don't cares on its on-set part. -.TP 20 -\fBsimplifDcZeroBdd\fP -\- simplifies a BDD with don't cares on its off-set part. -.TP 20 -\fBsupportChain_listBdd\fP -\- returns a chained list of nodes that are used in a given BDD. -.TP 20 -\fBupVarBdd\fP -\- brings up an index in a BDD. -.TP -\fIHigh level functions and procedures\fP -.TP 20 -\fBablToBddCct\fP -\- converts an ABL into a BDD within a circuit. -.TP 20 -\fBaddInputCct\fP -\- adds an input to a circuit. -.TP 20 -\fBaddOutputCct\fP -\- adds an output to a circuit. -.TP 20 -\fBbddToAblcct\fP -\- converts a BDD into an ABL. -.TP 20 -\fBcomposeCct\fP -\- composes all outputs within a circuit with a BDD. -.TP 20 -\fBcountNodeCct\fP -\- counts the number of nodes used within a circuit. -.TP 20 -\fBconstraintCct\fP -\- restricts all outputs with a BDD constraint within a circuit. -.TP 20 -\fBcpOrderCct\fP -\- copies the association order of the inputs with the indexes in another circuit. -.TP 20 -\fBdestroyCctfP -\- removes a circuit. -.TP 20 -\fBdisplayCct\fP -\- displays a circuit. -.TP 20 -\fBgcNodeCct\fP -\- does a garbarge collection. -.TP 20 -\fBinitializeCct\fP -\- creates a circuit. -.TP 20 -\fBproofCct\fP -\- checks the equivalence of two circuits. -.TP 20 -\fBsearchInputCct\fP -\- searches for the index number associated to an input. -.TP 20 -\fBsearchOutputCct\fP -\- searches for the BDD associated to an output. -.TP 20 -\fBresetCct\fP -\- resets a circuit. -.TP 20 -\fBupVarCct\fP -\- brings up the index of a primary input within a circuit. - -.br -.SH SEE ALSO -.BR log (1), -.BR abl (1), -.BR addListBdd (3), -.BR applyBdd (3), -.BR applyBinBdd (3), -.BR composeBdd (3), -.BR constraintBdd (3), -.BR createNodeTermBdd (3), -.BR destroyBdd (3), -.BR displayBdd (3), -.BR gcNodeBdd (3), -.BR initializeBdd (3), -.BR markBdd (3), -.BR markAllBdd (3), -.BR notBdd (3), -.BR numberNodeAllBdd (3), -.BR numberNodeBdd (3), -.BR resetBdd (3), -.BR simplifDcOneBdd (3), -.BR simplifDcZeroBdd (3), -.BR supportChain_listBdd (3), -.BR upVarBdd (3), -.BR ablToBddCct (3), -.BR addInputCct (3), -.BR addOutputCct (3). -.BR bddToAblCct (3). -.BR composeCct (3), -.BR constraintCct (3), -.BR cpOrderCct (3), -.BR destroyCct (3), -.BR displayCct (3), -.BR gcNodeCct (3), -.BR initializeCct (3), -.BR numberNodeCct (3), -.BR proofCct (3), -.BR resetCct (3), -.BR searchInputCct (3), -.BR searchOutputCct (3), -.BR upVarCct (3). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bdd101.1 b/alliance/share/man/man1/bdd101.1 deleted file mode 100644 index ceaa4c70..00000000 --- a/alliance/share/man/man1/bdd101.1 +++ /dev/null @@ -1,479 +0,0 @@ -.\" $Id: bdd101.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)bdd.1 1.01 96/02/07 UPMC; Author : Jacomme Ludovic -.TH BDD101 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE BDD LIBRARY" -.SH NAME -bdd \- Mutli Reduced Ordered Binary Decision Diagrams -.so man1/alc_origin.1 -.SH DESCRIPTION -\fBbdd\fP is a library that enables to represent a boolean expression -as a Multi Reduced Ordered Binary Decision Diagrams. -.TP 20 -.br -\fBviewbddallocinfo\fP -\- displays memory informations. -.TP -\fBapplybddnodenot\fP -\- complements a \fBbdd\fP. -.TP -\fBapplybddnodeterm\fP -\- applies an operator on two \fBbdd\fP nodes. -.TP -\fBapplybddnode\fP -\- applies an operator on two \fBbdd\fP nodes. -.TP -\fBapplybddnodeite\fP -\- computes the IF-THEN-ELSE logical operation. -.TP -\fBapplybddnodelist\fP -\- applies an opertor to a \fBbdd\fP nodes list. -.TP -\fBaddbddassoc\fP -\- creates a new association variables. -.TP -\fBaddbddnodeassoc\fP -\- adds a \fBbdd\fP node in a variable association. -.TP -\fBdelbddassoc\fP -\- deletes a variable association. -.TP -\fBdelbddnodeassoc\fP -\- deletes a \fBbdd\fP node in a variable association. -.TP -\fBdestroybddassoc\fP -\- frees all the variable associations. -.TP -\fBviewbddassoc\fP -\- displays variable associations. -.TP -\fBcheckbddvar\fP -\- checks the coherence of a variable. -.TP -\fBcheckbddindex\fP -\- checks the coherence of a \fBbdd\fP index. -.TP -\fBcheckbddoper\fP -\- ckecks the coherence of an operator. -.TP -\fBcheckbddassoc\fP -\- checks a variable association. -.TP -\fBcheckbddmaxnode\fP -\- checks if the max node reached. -.TP -\fBcreatebddcircuit\fP -\- creates a \fBbdd\fP circuit. -.TP -\fBresetbddcircuit\fP -\- resets a \fBbdd\fP circuit. -.TP -\fBdestroybddcircuit\fP -\- frees a \fBbdd\fP circuit. -.TP -\fBsearchbddcircuitin\fP -\- searches a specified input in a circuit. -.TP -\fBaddbddcircuitin\fP -\- adds a new input in a circuit. -.TP -\fBaddbddcircuitaux\fP -\- adds an auxialiary variable in a circuit. -.TP -\fBsearchbddcircuitout\fP -\- searches a specified output in a circuit. -.TP -\fBaddbddcircuitout\fP -\- adds a new output in a circuit. -.TP -\fBdelbddcircuitout\fP -\- deletes a specified output in a circuit. -.TP -\fBaddbddcircuitabl\fP -\- converts an \fBabl\fP to a \fBbdd\fP node. -.TP -\fBconvertbddcircuitabl\fP -\- converts a \fBbdd\fP node to an \fBabl\fP. -.TP -\fBconvertbddcircuitsumabl\fP -\- converts a \fBbdd\fP node to an \fBabl\fP. -.TP -\fBviewbddcircuit\fP -\- displays a \fBbdd\fP circuit. -.TP -\fBcofactorbddnode\fP -\- computes the generalized cofactor. -.TP -\fBrestrictbddnode\fP -\- substitutes a variable by zero or one. -.TP -\fBcomposebddnode\fP -\- substitutes a variable by a \fBbdd\fP node. -.TP -\fBconvertbddindexabl\fP -\- converts a \fBbdd\fP index to an atomic \fBabl\fP. -.TP -\fBconvertbddmuxabl\fP -\- converts a \fBbdd\fP node to a multiplexor. -.TP -\fBconvertbddnodeabl\fP -\- converts a \fBbdd\fP node to an \fBabl\fP. -.TP -\fBconvertbddnodesumabl\fP -\- converts a \fBbdd\fP node to an \fBabl\fP. -.TP -\fBexistbddnodeassocon\fP -\- computes an existantial quantification. -.TP -\fBexistbddnodeassocoff\fP -\- computes an existantial quantification. -.TP -\fBgarbagebddsystem\fP -\- forces a \fBbdd\fP garbage collection. -.TP -\fBimplybddnode\fP -\- computes a \fBbdd\fP that implies a conjonction. -.TP -\fBintersectbddnode\fP -\- tests for an intersection. -.TP -\fBmarkbddnode\fP -\- marks a \fBbdd\fP node. -.TP -\fBunmarkbddnode\fP -\- clears a marked \fBbdd\fP node. -.TP -\fBgetbddnodenum\fP -\- gets the number of nodes in a \fBbdd\fP. -.TP -\fBgetbddnodesize\fP -\- gets the number of nodes in a \fBbdd\fP. -.TP -\fBaddbddnode\fP -\- adds a new \fBbdd\fP node. -.TP -\fBaddbddnodelist\fP -\- adds a node in a \fIchain_list\fP. -.TP -\fBdelbddnode\fP -\- deletes a \fBbdd\fP node. -.TP -\fBdelbddnodelist\fP -\- deletes a list of \fBbdd\fP nodes. -.TP -\fBviewbddnode\fP -\- displays a \fBbdd\fP node. -.TP -\fBincbddrefext\fP -\- increments the number of external reference. -.TP -\fBincbddrefint\fP -\- increments the number of internal reference. -.TP -\fBdecbddrefext\fP -\- decrements the number of external reference. -.TP -\fBdecbddrefint\fP -\- decrements the number of internal reference. -.TP -\fBsetbddrefext\fP -\- sets a node visible from outside. -.TP -\fBunsetbddrefext\fP -\- sets a node invisible from outside. -.TP -\fBclearbddsystemrefint\fP -\- clears all the internal references. -.TP -\fBclearbddsystemrefext\fP -\- clears all the external references. -.TP -\fBclearbddsystemref\fP -\- clears all the references. -.TP -\fBrelprodbddnodeassoc\fP -\- computes a relation product. -.TP -\fBreorderbddsystemsimple\fP -\- reorders the \fBbdd\fP nodes. -.TP -\fBreorderbddsystemwindow\fP -\- reorders the \fBbdd\fP nodes. -.TP -\fBreorderbddsystemtop\fP -\- reorders the \fBbdd\fP nodes. -.TP -\fBreorderbddsystemdynamic\fP -\- sets the dynamic reorder parameters. -.TP -\fBsatisfybddnode\fP -\- finds a satisfying path for a \fBbdd\fP. -.TP -\fBsimpbddnodedcon\fP -\- simplifies a \fBbdd\fP with don't cares on its on-set. -.TP -\fBsimpbddnodedcoff\fP -\- simplifies a \fBbdd\fP with don't cares on its off-set -.TP -\fBsubstbddnodeassoc\fP -\- substitutes variables with \fBbdd\fP nodes. -.TP -\fBgetbddnodesupport\fP -\- gives the support of a \fBbdd\fP node. -.TP -\fBisbddvarinsupport\fP -\- checks if a variable appears in a \fBbdd\fP node. -.TP -\fBcreatebddsystem\fP -\- creates a \fBbdd\fP system. -.TP -\fBresetbddsystem\fP -\- resets a \fBbdd\fP system. -.TP -\fBdestroybddsystem\fP -\- frees a \fBbdd\fP system. -.TP -\fBviewbddsystem\fP -\- displays a \fBbdd\fP system. -.TP -\fBviewbddsysteminfo\fP -\- displays statisticals informations. -.TP -\fBtestbddcircuit\fP -\- debbugs a \fBbdd\fP circuit. -.TP -\fBaddbddvar\fP -\- creates a new variable. -.TP -\fBaddbddvarlast\fP -\- creates a new variable. -.TP -\fBaddbddvarfirst\fP -\- creates a new variable. -.TP -\fBaddbddvarbefore\fP -\- creates a new variable. -.TP -\fBaddbddvarafter\fP -\- creates a new variable. -.TP -\fBsweepbddvar\fP -\- sweeps all the unused nodes for a variable. -.TP -\fBswapbddvar\fP -\- swaps two contigous variables. -.TP -\fBgetbddvarbyindex\fP -\- converts \fBbdd\fP index to a variable number. -.TP -\fBgetbddvarindex\fP -\- converts a variable number in a \fBbdd\fP index. -.TP -\fBgetbddvarnode\fP -\- gives the \fBbdd\fP node of a variable. -.TP -\fBgetbddvarnodebyindex\fP -\- gives the \fBbdd\fP node of a variable. -.TP -\fBaddbddvarauxsingle\fP -\- creates an auxiliary variable. -.TP -\fBaddbddvarauxglobal\fP -\- creates an auxiliary variable. - -.TP 0 -libBdd101.a : - -\fBallocbdduserfunc\fP, -\fBallocbddheath\fP, -\fBallocbddhnode\fP, -\fBallocbddhoper\fP, -\fBallocbddhnodetable\fP, -\fBallocbddhopertable\fP, -\fBallocbddblock\fP, -\fBallocbddnodeblock\fP, -\fBallocbddvartree\fP, -\fBallocbddvarchild\fP, -\fBallocbddvarnode\fP, -\fBallocbddindexnode\fP, -\fBallocbddvar\fP, -\fBallocbddindex\fP, -\fBallocbddassoc\fP, -\fBallocbddassocnode\fP, -\fBallocbddnamein\fP, -\fBallocbddindexin\fP, -\fBallocbddsystem\fP, -\fBallocbddcircuit\fP, -\fBviewbddallocinfo\fP, -\fBapplybddnodenot\fP, -\fBapplybddnodeterm\fP, -\fBapplybddnode\fP, -\fBapplybddnodeite\fP, -\fBapplybddnodelist\fP, -\fBaddbddassoc\fP, -\fBaddbddnodeassoc\fP, -\fBdelbddassoc\fP, -\fBdelbddnodeassoc\fP, -\fBdestroybddassoc\fP, -\fBviewbddassoc\fP, -\fBaddbddblock\fP, -\fBcreatebddblock\fP, -\fBresetbddblock\fP, -\fBdestroybddblock\fP, -\fBviewbddblock\fP, -\fBcheckbddvar\fP, -\fBcheckbddindex\fP, -\fBcheckbddoper\fP, -\fBcheckbddassoc\fP, -\fBcheckbddmaxnode\fP, -\fBcreatebddcircuit\fP, -\fBresetbddcircuit\fP, -\fBdestroybddcircuit\fP, -\fBsearchbddcircuitin\fP, -\fBaddbddcircuitin\fP, -\fBaddbddcircuitaux\fP, -\fBsearchbddcircuitout\fP, -\fBaddbddcircuitout\fP, -\fBdelbddcircuitout\fP, -\fBaddbddcircuitabl\fP, -\fBconvertbddcircuitabl\fP, -\fBconvertbddcircuitsumabl\fP, -\fBviewbddcircuit\fP, -\fBcofactorbddnode\fP, -\fBrestrictbddnode\fP, -\fBcomposebddnode\fP, -\fBconvertbddindexabl\fP, -\fBconvertbddmuxabl\fP, -\fBconvertbddnodeabl\fP, -\fBconvertbddnodesumabl\fP, -\fBexistbddnodeassocon\fP, -\fBexistbddnodeassocoff\fP, -\fBfreebdduserfunc\fP, -\fBfreebddheath\fP, -\fBfreebddhnode\fP, -\fBfreebddhoper\fP, -\fBfreebddhnodetable\fP, -\fBfreebddhopertable\fP, -\fBfreebddblock\fP, -\fBfreebddnodeblock\fP, -\fBfreebddvartree\fP, -\fBfreebddvarchild\fP, -\fBfreebddvarnode\fP, -\fBfreebddindexnode\fP, -\fBfreebddvar\fP, -\fBfreebddindex\fP, -\fBfreebddassoc\fP, -\fBfreebddassocnode\fP, -\fBfreebddnamein\fP, -\fBfreebddindexin\fP, -\fBfreebddsystem\fP, -\fBfreebddcircuit\fP, -\fBgarbagebddsystem\fP, -\fBgetbddheathvar\fP, -\fBgetbddheath\fP, -\fBdelbddheath\fP, -\fBsetbddhnodefunc\fP, -\fBgetbddhnodesize\fP, -\fBgetbddhnodekey\fP, -\fBgetbddhnodeindex\fP, -\fBcheckbddhnode\fP, -\fBcreatebddhnodetable\fP, -\fBdestroybddhnodetable\fP, -\fBresetbddhnodetable\fP, -\fBresizebddhnodetable\fP, -\fBstretchbddhnodetable\fP, -\fBaddbddhnode\fP, -\fBdelbddhnode\fP, -\fBviewbddhnode\fP, -\fBviewbddhnodetable\fP, -\fBviewbddindexnode\fP, -\fBviewbddvarnode\fP, -\fBsetbddhoperfunc\fP, -\fBgetbddhopersize\fP, -\fBgetbddhoperkey\fP, -\fBcreatebddhopertable\fP, -\fBdestroybddhopertable\fP, -\fBresetbddhopertable\fP, -\fBaddbddhoper\fP, -\fBsearchbddhoper\fP, -\fBviewbddhoper\fP, -\fBviewbddhopertable\fP, -\fBimplybddnode\fP, -\fBintersectbddnode\fP, -\fBmarkbddnode\fP, -\fBunmarkbddnode\fP, -\fBgetbddnodenum\fP, -\fBgetbddnodesize\fP, -\fBaddbddnode\fP, -\fBaddbddnodelist\fP, -\fBdelbddnode\fP, -\fBdelbddnodelist\fP, -\fBviewbddnode\fP, -\fBincbddrefext\fP, -\fBincbddrefint\fP, -\fBdecbddrefext\fP, -\fBdecbddrefint\fP, -\fBsetbddrefext\fP, -\fBunsetbddrefext\fP, -\fBclearbddsystemrefint\fP, -\fBclearbddsystemrefext\fP, -\fBclearbddsystemref\fP, -\fBrelprodbddnodeassoc\fP, -\fBreorderbddvartreewindow2\fP, -\fBreorderbddvartreewindow3\fP, -\fBreorderbddsystemsimple\fP, -\fBreorderbddsystemwindow\fP, -\fBreorderbddsystemtop\fP, -\fBreorderbddsystemdynamic\fP, -\fBresizebddvarchild\fP, -\fBresizebddvarnode\fP, -\fBresizebddvar\fP, -\fBresizebddindexnode\fP, -\fBresizebddindex\fP, -\fBresizebddassocnode\fP, -\fBresizebddnamein\fP, -\fBresizebddindexin\fP, -\fBsatisfybddnode\fP, -\fBsimpbddnodedcon\fP, -\fBsimpbddnodedcoff\fP, -\fBsubstbddnodeassoc\fP, -\fBgetbddnodesupport\fP, -\fBisbddvarinsupport\fP, -\fBcreatebddsystem\fP, -\fBresetbddsystem\fP, -\fBdestroybddsystem\fP, -\fBviewbddsystem\fP, -\fBviewbddsysteminfo\fP, -\fBtestbddcircuit\fP, -\fBaddbdduserfunc\fP, -\fBdelbdduserfunc\fP, -\fBexecbdduserfunc\fP, -\fBdestroybdduserfunc\fP, -\fBnewbddvar\fP, -\fBaddbddvar\fP, -\fBaddbddvarlast\fP, -\fBaddbddvarfirst\fP, -\fBaddbddvarbefore\fP, -\fBaddbddvarafter\fP, -\fBsweepbddvar\fP, -\fBswapbddvar\fP, -\fBgetbddvarbyindex\fP, -\fBgetbddvarindex\fP, -\fBgetbddvarnode\fP, -\fBgetbddvarnodebyindex\fP, -\fBaddbddvarauxsingle\fP, -\fBaddbddvarauxglobal\fP, -\fBsearchbddvartree\fP, -\fBdeltabddvartree\fP, -\fBshiftbddvartree\fP, -\fBaddbddvartree\fP, -\fBswapbddvartree\fP, -\fBcreatebddvartree\fP, -\fBresetbddvartree\fP, -\fBdestroybddvartree\fP, -\fBviewbddvartree\fP. - -.SH SEE ALSO -.BR \fBaut\fP(1), \fBabl\fP(1). - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bgd.1 b/alliance/share/man/man1/bgd.1 deleted file mode 100644 index 928e971d..00000000 --- a/alliance/share/man/man1/bgd.1 +++ /dev/null @@ -1,216 +0,0 @@ -.\" $Id: bgd.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)Labo.l 0.0 92/07/03 UPMC; Author: Laurent WINCKEL -.TH BGD 1 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual" -.SH NAME -bgd \- register file generator -.SH SYNOPSIS -.B bgd -.br -.B bgd -.B -h -.br -.B bgd -.B -deco -.I crunch_name -.br -.B bgd -.I bits words busses -.br -.B [ li ] -.B [ lo ] -.B [ id ] -.B [ lp ] -.B [ wel|weh ] -.B [ dsh|ish ] -.B [ hc ] -.br -.B ro|rs|ds|ba -.br -.B [ name=\fIname_prefix\fP ] -.br -.B layout|outline|vhdl|data|netlist -.br -.B [ layout ] -.B [ outline ] -.B [ vhdl ] -.B [ data ] -.B [ netlist ] -.so man1/alc_origin.1 -.SH AVAILABILITY -This command is available with -.B MBK/GENLIB -software installation option. -.SH DESCRIPTION -The first form is a on line help. -.br - -The second is a long on line help. -.br - -In the third form, -.B bgd -decrunch prefix name who have been generated by himself. -.br - -In the last form, -.B bgd -generates differents views of a register file and offers a very large range of possible parameters. -The generator respect the CAO-VLSI definition of a data-path. The slice is fixed at 60 -lambdas, allows multi-acces connectors, could be used with the data-path router -.BR dpr (1). -.LP -The generator needs a library cells to well compute. -The MBK_CATA_LIB environment variable should contain the path to the library, -.IR /labo/cells/bgd . -.SH PARAMETERS AND OPTIONS -.TP -.B -h -Help (long form). -.TP -.B -deco \fIcrunch_name\fP -Name decrunch function. -.br -\fIcrunch_name\fP : XXYYYYY. - XX : prefix of Bank Generator bloks name. - YYYYY : 5 charaters for parameters incoding. -.TP -.I bits -Word size. The range is from 2 to 64, the value must be even. -.TP -.I words -Number of registers. The range is from 2 to 256, the value must be even. -.TP -.I busses -Number of read busses : 1 or 2. Generated register file has one write address bus and one or two read address busses. -.TP -.B li -Adds an input latch -.TP -.B lo -Adds output latches. One latch for each output bus. -.TP -.B id -Inverts data polarity between input bus and output busses. -.TP -.B lp -Reduces consumption but increases read time. This option is only available for register file which have more than 16 registers. -.TP -.B wel -Adds a write enable signal. The signal is actif low. -.TP -.B weh -Adds a write enable signal. The signal is actif high. -.TP -.B dsh -Adds a bypass to each output bus. Data polarity between bypass inputs and outputs is preserved. -.TP -.B ish -Adds a bypass to each output bus. Data polarity between bypass inputs and outputs is inverted. -.TP -.B ro -Generates a block without address decoders, with an optimized width. -.TP -.B rs -Generates a block without address decoders, that could be abuted with a decoders block. -.TP -.B ds -Generates a block that contains only the address decoders. -This block has the same size and the same connectors interface as the block generated with the \fIrs\fP option. -.TP -.B ba -Generates a complete register file with address decoders. -.TP -.B name=\fIname_prefix\fP -\fIname_prefix\fP indicate the user name prefix for all files generated. -If no name is given, the default files prefix is : XXYYYYY -Where XX is "ro" | "rs" | "ds" | "ba" and -YYYYY is an encode of the parameter values ensuring an unique name. -.TP -.B layout -To obtain a layout view. -The different formats are given by -.BR mbk (1) -documentation. -.TP -.B outline -To obtain a outline view. -.TP -.B vhdl -To obtain a VHDL data-flow behavioural description view. -.TP -.B data -To obtain a data sheet. -.TP -.B netlist -To obtain a netlist view. This view contains only the logical block interface. -The different formats are given by -.BR mbk (1) -documentation. -.SH EXAMPLES -.TP -.B bgd "\fI 24 16 2\fB rs name=\fImy_reg\fB outline" -Produces the outline view of 16 registers of 24 bits with 2 read busses. The generated file name is "\fImy_reg.edif\fP". -.TP -.B bgd "\fI 16 32 1\fB wel ba name=\fItest\fB layout vhdl" -Produces the layout and vhdl views of a 32 registers of 16 bits complete register file with 1 read bus and a write enable input active at low level. The prefix name of all generated files is "\fItest\fP". -.SH SIGNAL NAMES -.LP -Each signal name is predefined and could not be modified by the user. -Index 0 is the most significant bit and N represent the number of bits. -M represent the size of address busses, this size depend on number of registers. -Signal names are : -.TP -ad_w[0]-ad_w[M-1] -Write address -.TP -we -Write enable signal -.TP -ad_r_a[0]-ad_r_a[M-1] -First read address -.TP -ad_r_b[0]-ad_r_b[M-1] -Second read address -.TP -c_s_a -First bypass control signal -.TP -c_s_b -Second bypass control signal -.TP -ck_m -Master clock signal -.TP -ck_s -Slave clock signal -.TP -in_a[0]-in_a[N-1] -Data input -.TP -i_s_a[0]-i_s_a[N-1] -First bypass data input -.TP -i_s_b[0]-i_s_b[N-1] -Second bypass data input -.TP -out_a[0]-out_a[N-1] -Fisrt data output -.TP -out_b[0]-out_b[N-1] -Second data output -.TP -vdd, vss -Power supplies -.LP -.SH TOPOLOGY -.TP -The complete register file dimension are approximately : -width = words * 34 lambdas. -.br -height = (bits + 3 * busses + 6) * 60 lambdas. -.SH SEE ALSO -.BR mbk (1), -.BR dpr (1), - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/boog.1 b/alliance/share/man/man1/boog.1 deleted file mode 100644 index 183bb495..00000000 --- a/alliance/share/man/man1/boog.1 +++ /dev/null @@ -1,171 +0,0 @@ -.\" -.\" This file is part of the Alliance CAD System -.\" Copyright (C) Laboratoire LIP6 - Département ASIM -.\" Universite Pierre et Marie Curie -.\" -.\" Home page : http://www-asim.lip6.fr/alliance/ -.\" E-mail support : mailto:alliance-support@asim.lip6.fr -.\" -.\" This progam is free software; you can redistribute it and/or modify it -.\" under the terms of the GNU General Public License as published by the -.\" Free Software Foundation; either version 2 of the License, or (at your -.\" option) any later version. -.\" -.\" Alliance VLSI CAD System is distributed in the hope that it will be -.\" useful, but WITHOUT ANY WARRANTY; without even the implied warranty of -.\" MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General -.\" Public License for more details. -.\" -.\" You should have received a copy of the GNU General Public License along -.\" with the GNU C Library; see the file COPYING. If not, write to the Free -.\" Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. -.\" -.\" -.\" Tool : Man pages -.\" Date : 1991,92,2000 -.\" Author : Luc Burgun, Pascale Allegre, Nathalie Dictus -.\" Modified by Czo 1996,97 -.\" Modified by francois Donnet 2000 -.\" -.\" -.\" -.\" -.\" -.pl -.4 -.TH BOOG 1 "Jun 29 2000" "ASIM/LIP6" "CAO\-VLSI Reference Manual" -.SH NAME -.TP -BooG \- Binding and Optimizing On Gates. - - -.so man1/alc_origin.1 - -.SH SYNOPSIS -.TP -\f4boog\fP [-hmxold] \fIinput_file\fP \fIoutput_file\fP [\fIlax_file\fP] -.br - -.SH DESCRIPTION -.br -\f4boog\fP is a mapper of a behavioural description onto a predefined standard cell library as SXLIB. -It is the second step of the logic synthesis: it builds a gate network using a standard cell library. -.br - -.br -\f4 Input file description\fP -.br -The logic level behavioural description (.vbe file) uses the same VHDL subset as the logic simulator \f4asimut\fP, the FSM synthesizer \f4syf\fP, the functional abstractor \f4yagle\fP and the formal prover \f4proof\fP (for further information about the subset of VHDL, see the "vbe" manual). -.br -Some constraints due to hardware mapping exist. These attributes are only supported by technology mapping onto a standard cell library as \f4sxlib\fP. -.br -For the register signal description, only one condition statement must appear. STABLE must be strictely used as a negativ motion and joined to clock setup value. Setup can be on high or low value, but it would be worthy to choose it accordingly with hardware register cell. -.br -\fI# Example\fP - label: BLOCK (NOT ck 'STABLE and ck='1') - BEGIN - reg <= GUARDED expr; - END BLOCK; - -You can also put a write enable condition to your register: - label: BLOCK (NOT ck 'STABLE and ck='1' and wen='1') - BEGIN - reg <= GUARDED expr; - END BLOCK; -.fi -.ti 7 - -A special feature has been introduced in the VHDL subset in order to allow the don't care description for external outputs and internal registers : A bit signal can take the 'd' value. -This value is interpreted as a '0' by the logic simulator \f4asimut\fP. -Don't Cares are automatically generated by \f4syf\fP in the resulting '.vbe' file. - - -.br -\f4 Output file description\fP -.br -A pure standard cell netlist is produced by \f4boog\fP. This file is destinated for /fBloon/fP alliance utility to improve RC delays. -Any equipotential keeps its name from connector to connector. In trouble case, buffers are inserted to respect this VHDL constraint. - -.br -\f4 lax Parameter file description\fP -.br -The lax file is common with other logic synthesis tools and is used -for driving the synthesis process. -See \f4lax\fP(5) manual for more detail. - -.br -\f4lax\fP uses a lot of parameters to guide every step of the synthesis process. -Some parameters are globally used (for example, \fIoptimization level\fP whereas others are specifically used (\f4load capacitance\fP for the netlist optimization only). -Here is the default lax file (see the user's manual for further information about the syntax of the '.lax' file): -.br - -.br - Optimization mode = 2 (50% area - 50% delay) -.br - Input impedance = 0 -.br - Output capacitance = 0 -.br - Delayed input = none -.br - Auxiliary signal saved = none -.br - - -.br -\f4 Mapping with a standard cell library\fP -.br -Every cell appearing in the directory defined by the environment variable MBK_TARGET_LIB may be used by \f4boog\fP since they are described as a '.vbe' file. There are some restrictions about the type of the cell used. Every cell has to have only one output. -The cell must be characterized. The timing and area informations required by \f4boog\fP are specified in the "generic" clause of the ".vbe" file. -.br - -.SH OPTION -.TP 10 -\f4\-h\fP -Help mode. Displays possible uses of \f4boog\fP. -.TP 10 -\f4\-m optim_mode\fP -Optimization mode. Can be defined in lax file, it's only a shortcut to define it on command line. This mode number has an array defined between \fI0\fP and \fI4\fP. It indicates the way of optimization the user wants. If \fI0\fP is chosen, the circuit area will be improved. On the other hand, \fI4\fP will improve circuit delays. \fI2\fP is a medium value for optimization. -.TP 10 -\f4\-x xsch_mode\fP -Generate a '.xsc' file. It is a color map for each signals contained in \fIoutput_file\fP network. This file is used by \f4xsch\fP to view the netlist. By choosing level 0 or 1 for xsch_mode, you can color respectively the critical path or all signals with delay graduation. -.TP 10 -\f4\-o output_file\fP -Just another way to show explicitely the \f4VST\fP output file name. -.TP 10 -\f4\-l lax_file\fP -Just another way to show explicitely the \f4LAX\fP parameter file name. -.TP 10 -\f4\-d debug_file\fP -Generates a \f4VBE\f debug file. It comes from internal result algorithm. Users aren't concerned. -.br - -.SH ENVIRONMENT VARIABLES -.br -The following environment variables have to be set before using \f4boog\fP : -.HP -.ti 7 -\fIMBK_CATA_LIB\fP gives the auxiliary paths of the directories of input files (behavioural description). -.HP -.ti 7 -\fIMBK_TARGET_LIB\fP gives the path (single) of the directory of the selected standard cell library. -.HP -.ti 7 -\fIMBK_OUT_LO\fP gives the output format of the structural description. - - -.SH EXAMPLE -.br -You can call \f4boog\fP as follows : -.br -.br - boog alu alu - - - -.SH SEE ALSO -.br -boog(1), boom(1), loon(1), lax(1), vbe(1), scmap(1), bop(1), glop(1), c4map(1), xlmap(1), proof(1), yagle(1), asimut(1), vhdl(5), scr(1), sclib(1), sxlib(1). -.br - - -.so man1/alc_bug_report.1 diff --git a/alliance/share/man/man1/boom.1 b/alliance/share/man/man1/boom.1 deleted file mode 100644 index 7da53396..00000000 --- a/alliance/share/man/man1/boom.1 +++ /dev/null @@ -1,108 +0,0 @@ -.\" $Id: boom.1,v 1.4 2001/11/17 14:02:00 syf Exp $ -.\" @(#)Labo.l 2.2 95/09/24 UPMC; Author: Jacomme L. -.pl -.4 -.TH BOOM 1 "August 25, 2000" "ASIM/LIP6" "CAO\-VLSI Reference Manual" -.SH NAME -.TP -BOOM \- BOOlean Minimization -.so man1/alc_origin.1 -.SH SYNOPSIS -.TP -\f4boom [\-VTOAP] [\-l num] [\-d num] [\-i num] [\-a num] [\-sjbgpwtmorn] - filename [outname] -.br -.SH DESCRIPTION -.br -\fBBOOM\fP is used for the first step of the synthesis process. -It optimizes a behavioural description using a Reduced Ordered Binary -Decision Diagram representation of logic functions. -The file \fBfilename\fP is the input behavioural description and must -be written in vbe(5) format. -The resulting behavioural optimized description is saved with the name -\fBoutname\fP or \fBinput_name\fP_o in vbe(5) format. - -.SH ENVIRONMENT VARIABLES -.br -.TP 10 -\f4MBK_WORK_LIB\fR(1) -indicates the path to the read/write directory for the session. -.br - -.SH OPTIONS -.TP 10 -\f4\-V\fP -Verbose mode on. -Each step of the optimization is displayed on the standard output. -.TP 10 -\f4\-T\fP -Trace mode on. -Some debug informations are displayed on the standard output. -.TP 10 -\f4\-O\fP -Reverses initial Bdd variables order. -.TP 10 -\f4\-A\fP -\fBBOOM\fP performs a local optimization and keeps the architecture of the initial description by saving most of the intermediate signals. -This mode is well-suited for big or regular circuits such as multipliers, adders. -By default \fBBOOM\fP performs a global optimization and removes most of the intermediate -signals so that the outputs are expressed in terms of the inputs or the internal registers. -This mode is well-suited for random circuits such as FSMs. -.TP 10 -\f4\-P\fP -Uses a parameter file \fBinput_name\fP.boom describing -optimization directives and constraints. -(see below for the exact syntax) - -.nf -# Example of .boom file - -# -# The list of auxiliary signals that have to be kept -# during optimization. -# Generally carry signals, ram address signals etc ... -# -BEGIN_KEEP - -carry[3:0] -ram_address[3:0] - -END - -# -# The list of auxiliary signals which assigned -# expression won't be modified. -# Generally it's ram output signals. -# -BEGIN_DONT_TOUCH -ram_out[7:0] -END -.fi - -.TP 10 -\f4\-l num\fP -Specifies the optimization level [0\-3] -(default is 0, low level). -.TP 10 -\f4\-d num\fP -Specifies the delay optimization percent -(default is 0% delay, 100% surface). -.TP 10 -\f4\-i num\fP -Specifies the number of iterations for the choosen optimization algorithm -(for experts only). -.TP 10 -\f4\-a num\fP -Specifies the amplitude during bdd reordering (for experts only). -.TP 10 -\f4\-sjbgpwtmorn\fP -Specifies which algorithm has to be used for the boolean optimization. - -.SH SEE ALSO -.BR boom (5), -.BR vbe (5), -.BR asimut (1), -.BR boog (1), -.BR MBK_WORK_LIB (1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bop.1 b/alliance/share/man/man1/bop.1 deleted file mode 100644 index 21ce8525..00000000 --- a/alliance/share/man/man1/bop.1 +++ /dev/null @@ -1,138 +0,0 @@ -.\" $Id: bop.1,v 1.2 2001/04/04 13:19:57 francois Exp $ -.\" -.\" -.\" $Id: bop.1,v 1.2 2001/04/04 13:19:57 francois Exp $ -.\" -.\" -.pl -.4 -.TH BOP 1 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual" -.SH NAME -.TP -bop -\- boolean optimization of a logic level behavioural description (VHDL data flow) - -.so man1/alc_origin.1 - -.SH SYNOPSIS -.TP -\fBbop\fP [\fI-o|-l\fP] \fIdata_flow_file\fP \fIoutput_file\fP [\fIparameter_file\fP] -.br - -.SH DESCRIPTION -.br - -.br -\fB Input description\fP -.br - -.br -You should rather use the newest version of \fBboom\fP. -The logic level behavioural description (.vbe file) uses the same VHDL subset as the logic simulator \fBasimut\fP, the FSM synthesizer \fBsyf\fP, the functional abstractor \fByagle\fP and the formal prover \fBproof\fP (for further information about the subset of VHDL, see the "vbe" manual). -.br -A special feature has been introduced in the VHDL subset in order to allow the don't care description for external outputs and internal registers : A bit signal can take the 'd' value. -This value is interpreted as a '0' by the logic simulator \fBasimut\fP. -Don't Cares are automatically generated by \fBsyf\fP in the resulting '.vbe' file. -.br -For the register signal, only one signal can appear in a guarded expression since the STABLE attribute is used. This attribute is only supported by technology mapping onto a standard cell library as \fBsclib\fP. -.br -\fBbop\fP is used for the first step of the synthesis process. -It optimizes the behavioural description using a Reduced Ordered Binary Decision Diagram representation of logic functions. Two kinds of optimization are performed : local or global. -A Local optimization keeps the architecture of the initial description by saving most of the intermediate signals. This mode is well-suited for regular circuits such as multipliers, adders. -A Global optimization removes most of the intermediate signals so that the outputs are expressed in terms of the inputs or the internal registers. This mode is -well-suited for random circuits such as FSMs. - - -.br -\fB Parameter file '.lax'\fP -.br -The parameter file is common with other logic synthesis tools and is used -for driving the synthesis process. -See \fBlax\fP(5) manual for more detail. - -.br -\fBlax\fP uses a lot of parameters to guide every step of the synthesis process. -Some parameters are globally used (for example, \fIoptimization level\fP whereas others are specifically used (\fBload capacitance\fP for the netlist optimization only). -Here is the default parameter file (see the user's manual for further information about the syntax of the '.lax' file): -.br - -.br - Optimization mode = 2 (50% area - 50% delay) -.br - Optimization level = 2 -.br - Delayed input = 0 -.br - Early output = 0 -.br - Auxiliary signal saved = 0 -.br - Number of serial transistors = 4 in N and P area -.br - - - -.SH ENVIRONMENT VARIABLES -.br -The following environment variables have to be set before using \fBbop\fP : -.HP -.ti 7 -\fIMBK_WORK_LIB\fP gives the path of the directory of both input and output files (behavioural, structural and parameters description). -.HP -.ti 7 -\fIMBK_CATA_LIB\fP gives the auxiliary paths of the directories of input files (behavioural description). -.HP -.ti 7 -\fIMBK_TARGET_LIB\fP gives the path (single) of the directory of the selected standard cell library. -.HP -.ti 7 -\fIMBK_C4_LIB\fP gives the path (single) of the directory for the three views of each cell generated by C4. -.HP -.ti 7 -\fIMBK_IN_LO\fP gives the format of models instantiated in the structural description. -.HP -.ti 7 -\fIMBK_OUT_LO\fP gives the output format of the structural description. -.HP -.ti 7 -\fIMBK_OUT_PH\fP gives the output format for the layout of the cells generated by C4. - - - - - -.SH OPTIONS -.br -Only one option can be given at the same time. -.HP -.ti 7 -\-o optimizes globally a behavioural description. -.HP -.ti 7 -\-l optimizes locally a behavioural description. - - -.SH EXAMPLE -.br -You can call \fBbop\fP as follows : -.br -.br - bop -o alu4 area - bop -o alu4 area paramfile - - -.SH SEE ALSO -.br -scmap(1), c4map(1), xlmap(1), proof(1), yagle(1), asimut(1), vhdl(5), scr(1), sclib(1), boom(1), boog(1), loon(1), scapin(1), sxlib(1). -.br - - -.SH DIAGNOSTICS -.br -"VHDL : Error - bad usage of the 'stable' attribut" -.br -The stable attribut must be used with only one signal in a guarded expression -.br - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/bsg.1 b/alliance/share/man/man1/bsg.1 deleted file mode 100644 index 9223b277..00000000 --- a/alliance/share/man/man1/bsg.1 +++ /dev/null @@ -1,192 +0,0 @@ -.\" $Id: bsg.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)Labo.l 2.01 95/03/02 UPMC; Author: laurent WINCKEL -.TH BSG 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS" -.SH NAME -bsg \- Barrel Shifter Generator -.SH SYNOPSYS -.B bsg -.I bits -.B [ -virtual ] [ -msb0 ] -.br -.B [ -layout ] [ -icon ] [ -vhdl ] [ -patterns ] [ -datasheet ] -.br -.B [ -physical_box ] [ -logical_box ] -.br -.B [ -o name_prefix ] -.so man1/alc_origin.1 -.SH DESCRIPTION -.B bsg -is a fast barrel shifter generator for bit-sliced data-paths. -The slice is fixed to 60 lambdas, allows virtual terminals, and could be -used with the data-path compiler -.BR fitpath (1). -It has the capability of doing logical and arithmetical shifts and -rotations. -.BR fitpath (1). -.LP -The generator needs a leaf cell library to work well. -The \fBMBK_CATA_LIB\fP(1) environment variable should contain the path to -the generator library, \fIbslib\fP. -.SH OPTIONS -.TP 20 -.I bits -data size in bits of the barrel shifter to be -generated. Must be in range 3-64. -This argument is mandatory. -.B -virtual -Generates a barrel shifter with virtual connectors, as opposed to the default -that generates steady terminals, to be used by the data-path compiler -\fPfitpath\fP(1). -.TP -.B -msb0 -Index 0 of vectorized busses will be used for the most significant bit, else index 0 will be used for the less significant bit of busses. -.TP -.B -layout -To obtain a layout view. -The different formats are given by -.BR mbk (1) -documentation. -.TP -.B -icon -To obtain a icon view. -.TP -.B -vhdl -To obtain a VHDL data-flow behavioral description view. -.TP -.B -patterns -To obtain a patterns file. -.TP -.B -datasheet -To obtain a data sheet. -.TP -.B -physical_box -To obtain a physical outline view. Cannot be used with the -layout option. -The different formats are given by -.BR mbk (1) -documentation. -.TP -.B -logical_box -To obtain a netlist view. This view contains only the logical block interface. -The different formats are given by -.BR mbk (1) -documentation. -.TP -.B -o \fIblockname\fP -\fIblockname\fP indicate the user name prefix for all files generated. -If no name is given, a default name will be composed by the generator. -For each set of parameters and options, the default name will be different. -.LP -Each signal name is predefined and can not be modified by the user. -.I bits -represent the number of bits. -Signal names are: -.TP 20 -.B in_s[0..\fIbits\fP-1] -Shift number. -.TP -.B in_d[0..\fIbits\fP-1] -Data input. -.TP -.B out_d[0..\fIbits\fP-1] -Data output. -.TP -.B left -When set to logical -.BR 1 , -Makes a shift to the left. When set to ground, makes a shift to the right. -.TP -.B rot -When set to logical -.BR 1 , -makes a rotation which direction depends on the value of the -.B left -signal. -.TP -.B ext -When set to logical -.B 1 -whenever -.B left -is set to logical -.B 0 -(right shift) and -.B rot -to logical -.B 0 -(no rotation), makes an arithmetical shift to the right (lefting -.BI in_d[ \fIbits\fP-1] -in the most significant bits). -.PP -.ta 5n 10n 15n 20n -\fBrot\fP \fBleft\fP \fBext\fP \fBaction\fP - 0 0 0 logical right shift - 0 0 1 arithmetical right shift - 0 1 0 logical left shift - 0 1 1 arithmetical left shift - 1 0 0 right rotation - 1 0 1 ? - 1 1 0 left rotation - 1 1 1 ? -.PP -See the -.B Barrel Shifter Cell Library documentation -for more details about the shifter structure and connectors. -.PP -.SH OUTPUT FILES -.TP 20 -.IB \|name\| .xx -The layout and netlist views. The suffix -depends on the -.B MBK_OUT_PH -and -.B MBK_OUT_LO -environment variables. (see below). -.TP -.IB \|name\| .icn -The shifter icon view. -.TP -.IB \|name\| .vbe -The -.B VHDL -behavioral view of the shifter. -.TP -.IB \|name\| .pat -The patterns set. -.SH ENVIRONMENT VARIABLES -.TP 20 -.B MBK_CATA_LIB -contains the directory path of the barrel shifter -leaf cells library. This library is already in -.IR /labo/cells/bsg -and if not, depends upon the system administrator installation. -.TP -.B MBK_WORK_LIB -contains the directory path of the working -directory. Usually set to -.BR . . -.TP -.B MBK_IN_PH -contains the format of the barrel shifter cell -library. -.TP -.B MBK_OUT_PH -contains the desired format of the layout output. -.TP -.B MBK_OUT_LO -contains the desired format of the netlist output. -.SH SEE ALSO -.BR MBK_CATA_LIB (1), -.BR MBK_WORK_LIB (1), -.BR MBK_IN_PH (1), -.BR MBK_OUT_PH (1), -.BR MBK_OUT_LO (1), -.BR mbk (1), -.BR genlib (1), -.BR vhdl (1), -.BR fitpath (1), -.BR rfg (1), -.BR grog (1), -.BR rsa (1). - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/buseg.1 b/alliance/share/man/man1/buseg.1 deleted file mode 100644 index 3c6cc015..00000000 --- a/alliance/share/man/man1/buseg.1 +++ /dev/null @@ -1,182 +0,0 @@ -.\" $Id: buseg.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.TH BUSEG 1 "October 1, 1997" "ASIM/LIP6" "FITPATH Dedicated Generators" -.so man1/alc_origin.1 -.SH NAME -\fBbuseg\fP - Tristate generator for \fBFITPATH\fP data-path compiler. -.SH SYNOPSYS -.ft B -.nf -.ta 7n -buseg <\fIdpwidth\fB> <\fIopwidth\fB> <\fIlsb_slice\fB> - [-msb0] <-vhdl|-netlist|-icon> [-o \fIModelName\fB] -.fi -.ft R -.SH OPTIONS -.ta 11n -.in +11n -.ti -11n -\fIdpwidth\fP An integer giving the data-path full bus wide. - -.ti -11n -\fIopwidth\fP An integer giving the operator bus wide. - -.ti -11n -\fIlsb_slice\fP An integer giving the operator bottom slice, -i.e. the slice where the LSB will be set. - -.ti -11n -\fBmsb0\fP -.in -6n -.ti +6n -If this switch is present, the virtual connector with index -of \fBn\fP is on the slice numberred \fIWidth\fP\fB-1-n\fP. -That is to say : -.br -.ta +2n -- Connectors indexed \fPzero\fP are on the slice \fIWidth\fP\fB-1\fP. -.br -- Connectors indexed \fIWidth\fP\fB-1\fP are on the slice \fBzero\fP. -.br -.ti +6n -Otherwise, the virtual connector with index of \fBn\fP is on the slice -numberred \fBn\fP. That give : -.br -.ta +2n -- Connectors indexed \fPzero\fP are on the slice \fBzero\fP. -.br -- Connectors indexed \fIWidth\fP\fB-1\fP are on the slice -\fIWidth\fP\fB-1\fP. -.br -.ti +6n -So if we assume that the MSB is in all case associated with the -\fBslice\fP numberred \fIWidth\fP\fB-1\fP, when \fPmsb0\fP is set the -connector of the MSB have an index of \fPzero\fP, and an index of -\fIWidth\fP\fB-1\fP otherwise. -.br -.ti +6n -Notice that the leaf cell indexation is not affected by the -\fBmsb0\fP switch. -.br -.in +6n -.ta 11n - -.ti -11n -\fBnetlist\fP Generates the netlist view of the tristate operator. -.br - -.ti -11n -\fBicon\fP Generates the icon view of the tristate operator. -.br - -.ti -11n -\fIModelName\fP Give the name of the model. If it is not specified -the generator creates it automatically (based on the parametrization). -.in -11n -.SH DESCRIPTION -.ta 4n +10nR +2n +2n - \fBBuseg\fP generate the netlist view and/or the icon view of the -tristate operator. In order to build the netlist view the generator -use the following cells of \fBfplib\fP librarie : -.br - - nt1_fp : Effective tristate leaf cell. -.br - - bnt1_dp : Dedicated buffer cell. -.br - All informations needed to perform the physical placement of leaf -cells with \fBdpp(1)\fP are sets. In other words, the instance names -are indexed according to the three parameters \fIdpwidth\fP, \fIopwidth\fP -and \fIlsb_slice\fP. - -\fBTerminals\fP -.br - -.ta 10n -.in +10n -.ti -10n -\fBsel\fP Select the state of the output : -.br -.ta +2n +10n +2n -- low : output in high impedance. -.br -- high : output drived by the input. -.br -This is a fixed terminal available on the north side of the -abutment box. -.br -.ta 10n - -.ti -10n -\fBi0[\fP\fIopwidth\fP\fB+\fP\fIlsb_slice\fP\fB-1:\fP\fIlsb_slice\fP\fB]\fP -.br -.ti -10n -\fBi0[\fP\fIdpwidth\fP\fB-\fP\fIopwidth\fP\fB-\fP\fIlsb_slice\fP\fB:\fP\fIdpwidth\fP\fB-\fP\fIlsb_slice\fP\fB-1]\fP -.br -Input bus, virtual terminal (without and with the \fB-msb0\fP option). -.br -.bp -.ti -10n -\fBo[\fP\fIopwidth\fP\fB+\fP\fIlsb_slice\fP\fB-1:\fP\fIlsb_slice\fP\fB]\fP -.br -.ti -10n -\fBo[\fP\fIdpwidth\fP\fB-\fP\fIopwidth\fP\fB-\fP\fIlsb_slice\fP\fB:\fP\fIdpwidth\fP\fB-\fP\fIlsb_slice\fP\fB-1]\fP -.br -Ouput bus, virtual terminal (without and with the \fB-msb0\fP option). -.br - -.ti -10n -\fBvdd, vss\fP Power supplies. -.in -10n -.SH EXAMPLES -.ft CR -buseg 32 32 0 -netlist -o my_tris -.ft R -.in +4n -Generates the netlist of a 32 bits tristate, named \fImy_tris\fP, with -leaf cell indexed from slice 0 (LSB) to slice 31 (MSB). - -.in -4n -.ft CR -buseg 32 16 16 -netlist -.ft R -.in +4n -Generate the netlist of a 16 bits tristate, named \fIbuse32x16x16l_cl\fP, -with leaf cell indexed from slice 16 (LSB) to slice 31 (MSB). -.in -4n -.SH OUTPUT FILES -.ta 20n -.in +20n -.ti -20n -\fIModelName\fP\fB.vbe\fP VHDL behevioral view. -.br - -.ti -20n -\fIModelName\fP\fB.xx\fP Netlist view. The ouput format \fB"xx"\fP -depend on the \fBMBK_OUT_LO\fP environment variable. -.br - -.ti -20n -\fIModelName\fP\fB.icn\fP The icon view. -.in -20n -.SH ENVIRONMENT VARIABLES -.ta +20n -.in +20n -.ti -20n -\fPMBK_CATA_LIB\fP Contain the list of directories path holding the -leaf cells libraries. In this case it have to include the path to -\fBfplib\fP : \fB/labo/cells/fplib\fP. -.br - -.ti -20n -\fPMBK_IN_LO\fP Contain the format of the logical description of the -library leaf cells. -.br - -.ti -20n -\fBMBK_OUT_LO\fP Contain the ouput format of the generated netlist. -.in -20n -.SH SEE ALSO -.ft B -DP_BUSE(3), fpgen(3), fplib(3), mbk(3) - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/c4map.1 b/alliance/share/man/man1/c4map.1 deleted file mode 100644 index 0519100d..00000000 --- a/alliance/share/man/man1/c4map.1 +++ /dev/null @@ -1,137 +0,0 @@ -.\" $Id: c4map.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" -.\" -.\" $Id: c4map.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" -.\" -.pl -.4 -.TH C4MAP 1 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual" -.SH NAME -.TP -c4map -\- mapping of a behavioural description with the CMOS Complex Cell Compiler : C4. - -.so man1/alc_origin.1 - -.SH SYNOPSIS -.TP -\fBc4map\fP \fIdata_flow_file\fP \fIoutput_file\fP [\fIparameter_file\fP] -.br - -.SH DESCRIPTION -.br - -.br -\fB Input description\fP -.br - -.br -The logic level behavioural description (.vbe file) uses the same VHDL subset as the logic simulator \fBasimut\fP, the FSM synthesizer \fBsyf\fP, the functional abstractor \fByagle\fP and the formal prover \fBproof\fP (for further information about the subset of VHDL, see the "vbe" manual). -.br -A special feature has been introduced in the VHDL subset in order to allow the don't care description for external outputs and internal registers : A bit signal can take the 'd' value. -This value is interpreted as a '0' by the logic simulator \fBasimut\fP. -Don't Cares are automatically generated by \fBsyf\fP in the resulting '.vbe' file. -.br -For the register signal, only one signal can appear in a guarded expression since the STABLE attribute is used. This attribute is only supported by technology mapping onto a standard cell library as \fBsclib\fP. -.br -\fBc4map\fP is the second step of the logic synthesis : it builds a gate network -invoking a CMOS complex cell compiler called C4 -.br - -.br -\fB Mapping with C4\fP -.br - -.br -There is no predefined cell library. A decomposition phase is performed on the behavioural description such that each of the logic function are feasible by the C4 compiler. The C4 compiler then generates dynamically the cells througouht the following views : layout , transistor network and behavioural including data-sheet informations. -The generated cells have the same height and topology as the SCLIB cells. So the synthesized block is still routable using SCR (or any standard cell router). -C4 generates dual CMOS gates. The maximum number of serial transistors N (resp. P) is a parameter. The name of the cells generated by C4 is computed according to the expression representing its associated logic function. The operator (o for OR, a for AND) is written in a prefixed notation while the arity (inputs number of the operator) is written in a postfixed notation. A "n" is added for the negative cells. -.br -.br -\fBExample\fP : F = not ((a and b) or c); name = noa22 -.br -.br -Each cell generated by C4 is dynamically characterized with a RC model and the electrical informations are added to the behavioural description. A technology parameter file is used during this process. -.br - -.br -\fB Parameter file '.lax'\fP -.br -The parameter file is common with other logic synthesis tools and is used -for driving the synthesis process. -See \fBlax\fP(5) manual for more detail. - -.br -\fBlax\fP uses a lot of parameters to guide every step of the synthesis process. -Some parameters are globally used (for example, \fIoptimization level\fP whereas others are specifically used (\fBload capacitance\fP for the netlist optimization only). -Here is the default parameter file (see the user's manual for further information about the syntax of the '.lax' file): -.br - -.br - Optimization mode = 2 (50% area - 50% delay) -.br - Optimization level = 2 -.br - Delayed input = 0 -.br - Early output = 0 -.br - Auxiliary signal saved = 0 -.br - Number of serial transistors = 4 in N and P area -.br - - - -.SH ENVIRONMENT VARIABLES -.br -The following environment variables have to be set before using \fBc4map\fP : -.HP -.ti 7 -\fIMBK_WORK_LIB\fP gives the path of the directory of both input and output files (behavioural, structural and parameters description). -.HP -.ti 7 -\fIMBK_CATA_LIB\fP gives the auxiliary paths of the directories of input files (behavioural description). -.HP -.ti 7 -\fIMBK_TARGET_LIB\fP gives the path (single) of the directory of the selected standard cell library. -.HP -.ti 7 -\fIMBK_C4_LIB\fP gives the path (single) of the directory for the three views of each cell generated by C4. -.HP -.ti 7 -\fIMBK_IN_LO\fP gives the format of models instantiated in the structural description. -.HP -.ti 7 -\fIMBK_OUT_LO\fP gives the output format of the structural description. -.HP -.ti 7 -\fIMBK_OUT_PH\fP gives the output format for the layout of the cells generated by C4. - - - -.SH EXAMPLE -.br -You can call \fBc4map\fP as follows : -.br -.br - c4map alu4 alu4c4 - - -.SH SEE ALSO -.br -scmap(1), c4map(1), xlmap(1), proof(1), yagle(1), asimut(1), vhdl(5), scr(1), sclib(1). -.br - - - -.SH DIAGNOSTICS -.br -"VHDL : Error - bad usage of the 'stable' attribut" -.br -The stable attribut must be used with only one signal in a guarded expression -.br - - -.so man1/alc_bug_report.1 - diff --git a/alliance/share/man/man1/dlx_asm.1 b/alliance/share/man/man1/dlx_asm.1 deleted file mode 100644 index b4f22c1d..00000000 --- a/alliance/share/man/man1/dlx_asm.1 +++ /dev/null @@ -1,538 +0,0 @@ -.\" $Id: dlx_asm.1,v 1.1 1999/05/31 17:30:13 alliance Exp $ -.\" @(#)dlx_asm.5 v0.4 Oct 20 1995 UPMC ; Pirouz BAZARGAN SABET -.TH DLX_ASM 1 "October 1, 1997" "ASIM/LIP6" "cao\-vlsi reference manual" - -.so man1/alc_origin.1 -.SH NAME -.PP -\fBDLX_ASM\fP \- assembly language for DLX processor - -.SH SYNOPSIS -.PP - -dlx_asm \fI[] \fP - -.SH DESCRIPTION -.PP -The DLX assembler, \fBdlx_asm\fP, takes assembly language programs, as -specified bellow and produces a rom (read only memory) using a VHDL syntax. - -.PP -The specified assembly language can be used undifferently for both micro- -programmed and pipeline version of DLX. - -.PP -For the pipeline version option \fI\-p\fP must be specified. - -.pp -In the assembly language file, two segments can be specified: the text segment -contains instructions, the data segment contains initialized data and arraies. -The assembler generates two separate VHDL files corresponding to the text and -the data segments. - -.PP -The size of the result rom for the text segment can be specified using the -\fI-textsize bt\fP option, where \fIbt\fP is the maximum number bytes in the -text segment. By default, \fBdlx_asm\fP produces a rom of 64 instructions -(256 bytes). - -.PP -The size of the result rom for the data segment can be specified using the -\fI-datasize bd\fP option, where \fIbd\fP is the maximum number bytes in the -data segment. By default, \fBdlx_asm\fP produces a rom of 64 bytes. - -.PP -Using the \fI-s\fP option makes the assembler produce a symbol table. Each -label in the assembly file is associated with an address either in the text -or the data segment. The label and its corresponding address is written into -the file specified just after the \fI-s\fP option. - -.SH THE FORMAT -.PP -An assembly program is a set of statements. Each statement must be followed -by a \fInewline\fP. An statement is of the form: - -.RS -.PP -\fB