riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

new option ....

This commit is contained in:
Christophe Alexandre 2002-05-06 15:52:54 +00:00
parent 315ab8b408
commit ac0cb4c1d7
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/src/ocp/doc/ocp.1
View File

@ -1,4 +1,4 @@
.\" $Id: ocp.1,v 1.1 2002/03/13 18:57:11 xtof Exp $
.\" $Id: ocp.1,v 1.2 2002/05/06 15:52:54 xtof Exp $
.\" @(#)Labo.l 0.0 92/09/24 UPMC; Author: Christophe ALEXANDRE
.pl -.4
.TH OCP 1 "September 27, 2001" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@ -64,6 +64,8 @@ The resulting area will be equal to CELL_AREA * (1 + <MARGIN>).
.br
By default, the margin value is 0.2 (20%)
.br
\fB-eqmargin\fP option will distribute equitably the margin between cells. By default, the biggest possible number of 2-pitch tie cells is inserted. This is done to have the best well and bulk polarity.
.br
\fBNumber of rows\fP
.br