riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- bug fix missing signals in vbe description 

(temporary signals used for sign extention weren't tagged properly)
This commit is contained in:
Ludovic Jacomme 2003-12-05 17:32:17 +00:00
parent aa697aa9bf
commit 9b980263b5
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
alliance/src/vasy/src/vasy_drvalc.c
View File

@ -691,6 +691,9 @@ static vexexpr *VasyAllianceExtendSignVex( VexExpr, Width )
RtlDeclar->KIND = RTL_KIND_NONE; RtlDeclar->KIND = RTL_KIND_NONE;
RtlDeclar->DIR = RTL_DIR_INOUT; RtlDeclar->DIR = RTL_DIR_INOUT;
SetVasyRtlDeclarRead( RtlDeclar );
SetVasyRtlDeclarAsg( RtlDeclar );
RtlAssign = addrtlasg( VasyRtlFigure, dupvexexpr( VexAtom ), RTL_ASG_COMBINATORIAL ); RtlAssign = addrtlasg( VasyRtlFigure, dupvexexpr( VexAtom ), RTL_ASG_COMBINATORIAL );
RtlAssign->VEX_DATA = VexExpr; RtlAssign->VEX_DATA = VexExpr;
@ -709,6 +712,9 @@ static vexexpr *VasyAllianceExtendSignVex( VexExpr, Width )
RtlDeclar->KIND = RTL_KIND_NONE; RtlDeclar->KIND = RTL_KIND_NONE;
RtlDeclar->DIR = RTL_DIR_INOUT; RtlDeclar->DIR = RTL_DIR_INOUT;
SetVasyRtlDeclarRead( RtlDeclar );
SetVasyRtlDeclarAsg( RtlDeclar );
} }
if ( VexExpr->WIDTH < Width ) if ( VexExpr->WIDTH < Width )