riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

What's this MODELNAME doing here ????

This commit is contained in:
Christophe Alexandre 2002-12-12 21:28:27 +00:00
parent 0fef36caf8
commit 97084c116d
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
alliance/src/mbkvhdlg/src/vel_drive.c
View File

@ -10,6 +10,9 @@
/* ###--------------------------------------------------------------------### */ /* ###--------------------------------------------------------------------### */
/* /*
* $Log: vel_drive.c,v $ * $Log: vel_drive.c,v $
* Revision 1.7 2002/12/12 21:28:27 xtof
* What's this MODELNAME doing here ????
*
* Revision 1.6 2002/12/12 14:49:49 fred * Revision 1.6 2002/12/12 14:49:49 fred
* Adding corrections to generate (hopefully) correct VHDL netlists with * Adding corrections to generate (hopefully) correct VHDL netlists with
* generics. * generics.
@ -80,7 +83,7 @@
* *
*/ */
#ident "$Id: vel_drive.c,v 1.6 2002/12/12 14:49:49 fred Exp $" #ident "$Id: vel_drive.c,v 1.7 2002/12/12 21:28:27 xtof Exp $"
#include <stdio.h> #include <stdio.h>
#include <string.h> #include <string.h>
@ -444,7 +447,7 @@ int length, j;
for (m=mod; m; m=m->NEXT) { for (m=mod; m; m=m->NEXT) {
ins=(loins_list *)m->DATA; ins=(loins_list *)m->DATA;
if (ins->MODELNAME == i->MODELNAME) if (ins->FIGNAME == i->FIGNAME)
break; break;
} }