riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Le man reviewvé par alain.

This commit is contained in:
Jean-Paul Chaput 2004-07-30 10:02:16 +00:00
parent 4b89406f2d
commit 8f5e82763a
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
alliance/src/genlib/doc/man_dpgen_fifo.sgm
View File

@ -37,7 +37,7 @@
<itemizedlist> <itemizedlist>
<listitem> <listitem>
<para> &datain0; and &datain1; : the two write busses. Only one <para> &datain0; and &datain1; : the two write busses. Only one
is used to actually write the register word, it is selected by is used to actually write the FIFO, it is selected by
the &sel; signal. the &sel; signal.
</para> </para>
</listitem> </listitem>
@ -48,14 +48,12 @@
</listitem> </listitem>
<listitem> <listitem>
<para> &r;, &rok; : set &r; when a word is requested, &rok; tells <para> &r;, &rok; : set &r; when a word is requested, &rok; tells
that a word has effectively been popped out of the FIFO (this is that a word has effectively been popped (rok == not empty).
indicate an empty FIFO).
</para> </para>
</listitem> </listitem>
<listitem> <listitem>
<para> &w;, &wok; : set &w; when a word is pushed, &wok; tells <para> &w;, &wok; : set &w; when a word is pushed, &wok; tells
that the word has effectively been pushed in the FIFO (this is that the word has effectively been pushed (wok == not full).
indicate that the FIFO is full).
</para> </para>
</listitem> </listitem>
</itemizedlist> </itemizedlist>