riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

* sea/src/Makefile.am : 

- Passage a Mvg (parser VHDL avec generic).
This commit is contained in:
Jean-Paul Chaput 2002-07-04 13:30:02 +00:00
parent dd570d8977
commit 8682768905
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
alliance/src/sea/src/Makefile.am
View File

@ -16,7 +16,7 @@ a2def_LDADD = @ALLIANCE_LIBS@ \
-lMsl \
-lMel -lMgl \
-lMhl \
-lMvl \
-lMvg \
-lMmg \
-lMlo \
-lMph -lMut \
@ -31,7 +31,7 @@ def2a_LDADD = @ALLIANCE_LIBS@ \
-lMsl \
-lMel -lMgl \
-lMhl \
-lMvl \
-lMvg \
-lMmg \
-lMlo \
-lMph -lMut \
@ -46,7 +46,7 @@ sxlib2lef_LDADD = @ALLIANCE_LIBS@ \
-lMsl \
-lMel -lMgl \
-lMhl \
-lMvl \
-lMvg \
-lMmg \
-lMlo \
-lMph -lMut \