riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

yo

This commit is contained in:
Olivier Sirol 2000-02-01 13:49:30 +00:00
parent 4143391d99
commit 80c26557a6
2 changed files with 13 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
alliance/share/tutorials/synth/Makefile
View File

@ -8,14 +8,9 @@ CELLS_LIB = $(ALLIANCE_TOP)/cells/sxlib
AUTO_PATH = . AUTO_PATH = .
SYF_EXE = $(ALLIANCE_TOP)/bin/syf SYF_EXE = $(ALLIANCE_TOP)/bin/syf
# BOP_EXE = $(ALLIANCE_TOP)/bin/bop BOP_EXE = $(ALLIANCE_TOP)/bin/bop
BOP_EXE = $(HOME)/labo/Solaris/bin/bop NETOPTIM_EXE = $(ALLIANCE_TOP)/bin/glop
SCMAP_EXE = $(ALLIANCE_TOP)/bin/scmap
# NEALLIANCE_TOPTIM_EXE = $(ALLIANCE_TOP)/bin/glop
NEALLIANCE_TOPTIM_EXE = $(HOME)/labo/Solaris/bin/glop
# SCMAP_EXE = $(ALLIANCE_TOP)/bin/scmap
SCMAP_EXE = $(HOME)/labo/Solaris/bin/scmap
SCR_EXE = $(ALLIANCE_TOP)/bin/scr SCR_EXE = $(ALLIANCE_TOP)/bin/scr
LYNX_EXE = $(ALLIANCE_TOP)/bin/lynx LYNX_EXE = $(ALLIANCE_TOP)/bin/lynx
PROOF_EXE = $(ALLIANCE_TOP)/bin/proof PROOF_EXE = $(ALLIANCE_TOP)/bin/proof
@ -40,7 +35,7 @@ NEALLIANCE_TOPTIM = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\
MBK_VSS=vss; export MBK_VSS;\ MBK_VSS=vss; export MBK_VSS;\
MBK_IN_LO=vst; export MBK_IN_LO;\ MBK_IN_LO=vst; export MBK_IN_LO;\
MBK_OUT_LO=vst; export MBK_OUT_LO;\ MBK_OUT_LO=vst; export MBK_OUT_LO;\
$(NEALLIANCE_TOPTIM_EXE) -g $(NETOPTIM_EXE) -g
TIMING = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\ TIMING = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\
MBK_CATA_LIB=$(CELLS_LIB); export MBK_CATA_LIB;\ MBK_CATA_LIB=$(CELLS_LIB); export MBK_CATA_LIB;\
@ -48,7 +43,7 @@ TIMING = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\
MBK_VDD=vdd; export MBK_VDD;\ MBK_VDD=vdd; export MBK_VDD;\
MBK_VSS=vss; export MBK_VSS;\ MBK_VSS=vss; export MBK_VSS;\
MBK_IN_LO=vst; export MBK_IN_LO;\ MBK_IN_LO=vst; export MBK_IN_LO;\
$(NEALLIANCE_TOPTIM_EXE) -t $(NETOPTIM_EXE) -t
SCR = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\ SCR = MBK_CATAL_NAME=CATAL; export MBK_CATAL_NAME;\
MBK_CATA_LIB=$(CELLS_LIB); export MBK_CATA_LIB;\ MBK_CATA_LIB=$(CELLS_LIB); export MBK_CATA_LIB;\
@ -78,14 +73,7 @@ PROOF = MBK_WORK_LIB=$(AUTO_PATH); export MBK_WORK_LIB;\
all : $(circuit)rg0sct.vbe $(circuit)sg0sct.vbe $(circuit)sg3sct.vbe proof_all results all : $(circuit)rg0sct.vbe $(circuit)sg0sct.vbe $(circuit)sg3sct.vbe proof_all results
clean : clean :
-@rm -f $(AUTO_PATH)/*.cod rm -f $(AUTO_PATH)/*.cod $(AUTO_PATH)/*.vbe $(AUTO_PATH)/*.al $(AUTO_PATH)/*.vst $(AUTO_PATH)/*.rep $(AUTO_PATH)/*.ap $(AUTO_PATH)/results proof_all
-@rm -f $(AUTO_PATH)/*.vbe
-@rm -f $(AUTO_PATH)/*.al
-@rm -f $(AUTO_PATH)/*.vst
-@rm -f $(AUTO_PATH)/*.rep
-@rm -f $(AUTO_PATH)/*.ap
-@rm -f $(AUTO_PATH)/results
-@rm -f proof_all
################################################################################ ################################################################################
# State encoding by SYF # State encoding by SYF

14
alliance/share/tutorials/synth/digicoder.enc
View File

@ -1,9 +1,9 @@
# Encoding figure "digicoder" # Encoding figure "digicoder"
-r 3 -r 3
s_warn 6 s_warn 0
s_open 5 s_open 6
s_wait 0 s_wait 4
s3 4 s3 5
s2 2 s2 7
s1 3 s1 1
s0 7 s0 2