riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

synth

This commit is contained in:
Olivier Sirol 2000-02-01 14:03:22 +00:00
parent 80c26557a6
commit 7e249a0736
1 changed files with 11 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
alliance/share/tutorials/README.tutorials
View File

@ -1,11 +1,11 @@
You will find here 4 separate tutorials : You will find here 5 separate tutorials :
(Please read overview.ps before) (Please read overview.ps before)
WARNING : These tutorials are not fully working and must be modified to WARNING : These tutorials are not fully working and must be modified to
work with Alliance 4.0 (especially the dlx), but we have work with Alliance 4.0 (especially the dlx), but we have
decided to release them even though they are not fully decided to release them even though they are not fully
functionnal. They will be upgraded as soon as we have time. functional. They will be upgraded as soon as we have time.
1/ ADDACCU 1/ ADDACCU
The design of a very simple chip (adder/accumulator) to get started The design of a very simple chip (adder/accumulator) to get started
@ -19,12 +19,19 @@ WARNING : These tutorials are not fully working and must be modified to
>cd tutorials/amd2901 >cd tutorials/amd2901
3/ Data Path 4/ Synthesis
Building simple door code using the Finite State Machine synthesizer (syf).
>cd tutorials/synth
4/ Data Path
Building simple data paths using on a procedural data path generator Building simple data paths using on a procedural data path generator
(fpgen) and a data path place and route tool (dpr). (fpgen) and a data path place and route tool (dpr).
>cd tutorials/fitpath >cd tutorials/fitpath
4/ DlxM 5/ DlxM
A complete tutorial based on the design of the 32 bit microprocessor DLX. A complete tutorial based on the design of the 32 bit microprocessor DLX.