riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cohérence man/cellule générée

This commit is contained in:
Hugo Clement 2002-11-27 16:00:17 +00:00
parent 1d7f6a1461
commit 7c1c256cb1
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
alliance/src/genlib/doc/man_dpgen_adsb2f.sgm
View File

@ -42,8 +42,8 @@
</listitem>
<listitem>
<para> Operation can be either signed or unsigned. In unsigned
mode &c32; is the overflow, in unsigned mode you have to compute
overflow by <emphasis>XORing</emphasis> &c32; and &c31;.
mode &c31; is the overflow, in unsigned mode you have to compute
overflow by <emphasis>XORing</emphasis> &c31; and &c30;.
</para>
</listitem>
</itemizedlist>
@ -59,12 +59,12 @@
</para>
</listitem>
<listitem>
<para> &c32; : carry out. In unsigned mode, this is the
<para> &c31; : carry out. In unsigned mode, this is the
overflow (output, 1 bits). </para>
</listitem>
<listitem>
<para> &c31; : used to compute overflow in signed mode :
<literal>overflow := c32 xor c31</literal> (output, 1 bits).
<para> &c30; : used to compute overflow in signed mode :
<literal>overflow := c31 xor c30</literal> (output, 1 bits).
</para>
</listitem>
<listitem>