riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

sx

This commit is contained in:
Olivier Sirol 2000-01-25 15:35:10 +00:00
parent 4b04e15c5a
commit 771e59a2a1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
alliance/share/cells/README.cells
View File

@ -8,4 +8,4 @@ rage - random acess memory(ram) generator
rfg - register file generator
rsa - recurrence solver adder generator
sclib - a portable cmos standard cell library
sxlib - new standard cells library (multi layer/overcell routing)