riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

mise a jour de rflib.lef apres modification de rf_mid_mem et rf_out_mem

This commit is contained in:
Alain Greiner 2000-11-13 15:18:40 +00:00
parent 048614fdf3
commit 729d55e811
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
alliance/share/cells/rflib/rflib.lef
View File

@ -5056,13 +5056,6 @@ MACRO rf_out_mem
RECT 44.00 9.00 46.00 11.00 ; RECT 44.00 9.00 46.00 11.00 ;
END END
END dataout END dataout
PIN xcks
DIRECTION INPUT ;
PORT
LAYER L_ALU3 ;
RECT 14.00 24.00 16.00 26.00 ;
END
END xcks
PIN rbus PIN rbus
DIRECTION INPUT ; DIRECTION INPUT ;
PORT PORT
@ -5070,6 +5063,13 @@ MACRO rf_out_mem
RECT 4.00 24.00 6.00 26.00 ; RECT 4.00 24.00 6.00 26.00 ;
END END
END rbus END rbus
PIN xcks
DIRECTION INPUT ;
PORT
LAYER L_ALU3 ;
RECT 14.00 24.00 16.00 26.00 ;
END
END xcks
PIN vdd PIN vdd
DIRECTION INOUT ; DIRECTION INOUT ;
USE power ; USE power ;
@ -5166,8 +5166,9 @@ MACRO rf_out_mem
RECT 44.00 39.00 46.00 41.00 ; RECT 44.00 39.00 46.00 41.00 ;
RECT 49.00 39.00 53.50 41.00 ; RECT 49.00 39.00 53.50 41.00 ;
LAYER L_ALU2 ; LAYER L_ALU2 ;
RECT 14.00 24.00 24.00 26.00 ;
RECT 39.00 49.00 51.00 51.00 ; RECT 39.00 49.00 51.00 51.00 ;
RECT 14.00 24.00 24.00 26.00 ;
RECT 14.00 24.00 26.00 26.00 ;
END END
END rf_out_mem END rf_out_mem