riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo in spec file.

This commit is contained in:
The Alliance Tool 2012-05-14 14:43:34 +00:00
parent fcb6699cc6
commit 7073f0641f
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
alliance/src/distrib/alliance-fedora.spec
View File

@ -67,7 +67,7 @@ Alliance provides CAD tools covering most of all the digital design flow:
%package libs %package libs
Summary: Alliance VLSI CAD Sytem - multilibs Summary: Alliance VLSI CAD System - multilibs
Group: Applications/Engineering Group: Applications/Engineering
Requires: %{name} = %{version}-%{release} Requires: %{name} = %{version}-%{release}
%if ! 0%{?rhel} %if ! 0%{?rhel}
@ -76,11 +76,11 @@ Requires: electronics-menu
%description libs %description libs
Architecture dependent files for the Alliance VLSI CAD Sytem. Architecture dependent files for the Alliance VLSI CAD System.
%package doc %package doc
Summary: Alliance VLSI CAD Sytem - Documentations Summary: Alliance VLSI CAD System - Documentations
Group: Applications/Engineering Group: Applications/Engineering
Requires: %{name} = %{version}-%{release} Requires: %{name} = %{version}-%{release}
Requires: gnuplot Requires: gnuplot
@ -89,7 +89,7 @@ BuildRequires:tetex-latex
%description doc %description doc
Documentation and tutorials for the Alliance VLSI CAD Sytem. Documentation and tutorials for the Alliance VLSI CAD System.
%prep %prep