Removed the page break that made things really painful to read.

alliance/src/druc/man1/druc.1

@@ -1,4 +1,4 @@
-.\"   $Id: druc.1,v 1.1 2002/03/29 17:39:32 ludo Exp $
+.\"   $Id: druc.1,v 1.2 2004/07/27 19:15:56 fred Exp $
 .\" @(#)Labo.l 1.2 93/12/08 UPMC; Author: Patrick RENNAUD
 .pl -.4
 .TH DRUC 1 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@@ -28,12 +28,8 @@ it first flatten all the hierarchy in order to obtain a flat, rectangle level de
 .br
 .fi
 .ft R
-.bp
 \fBO: LAYER NAME.\fP
 .br
-
-
-
 This section explicits the layer name used in the following rules.
 .br
 .br
@@ -66,7 +62,6 @@ This section explicits the layer name used in the following rules.
 .br
 .fi
 .ft R
-.bp
 \fBI: LAYER WIDTH.\fP
 .br
 
@@ -130,7 +125,6 @@ rule 11 :
 .br
 .fi
 .ft R
-.bp
 \fBII: FORBIDDEN OVERLAP\fP
 .br
 
@@ -201,7 +195,6 @@ rule 24 :
 rule 25 :
 	contact between POLY and PDIF  is forbidden.
 	corresponding error codes are : 228 229 230 231 232 233
-.bp
 .br
 rule 26 :
 	contact between CONT and GATE or POLY is forbidden.
@@ -229,7 +222,6 @@ rule 31 :
 .br
 .fi
 .ft R
-.bp
 \fBIII: LAYER NOTCH.\fP
 .br
 
@@ -279,7 +271,6 @@ rule 39 :
 .br
 .fi
 .ft R
-.bp
 \fBIV: MINIMUM SPACING\fP
 .br
 
@@ -425,7 +416,6 @@ rule 73 :
 .br
 .fi
 .ft R
-.bp
 	\fBV: TOTAL INCLUSION.\fP
 .br