From 5b2b5efbc0038300a8bb8be2e7a86e5b9ed286ad Mon Sep 17 00:00:00 2001 From: Franck Wajsburt Date: Tue, 21 Sep 1999 18:27:13 +0000 Subject: [PATCH] mise a jour de certains after et deplacement de quelques connecteurs virtuels --- alliance/share/cells/sxlib/a2_x2.al | 28 ++ alliance/share/cells/sxlib/a2_x2.ap | 130 +++--- alliance/share/cells/sxlib/a2_x2.vbe | 16 +- alliance/share/cells/sxlib/a2_x4.al | 30 ++ alliance/share/cells/sxlib/a2_x4.ap | 156 +++---- alliance/share/cells/sxlib/a2_x4.vbe | 16 +- alliance/share/cells/sxlib/a3_x2.al | 35 ++ alliance/share/cells/sxlib/a3_x2.vbe | 14 +- alliance/share/cells/sxlib/a3_x4.al | 37 ++ alliance/share/cells/sxlib/a3_x4.vbe | 14 +- alliance/share/cells/sxlib/a4_x2.al | 42 ++ alliance/share/cells/sxlib/a4_x2.vbe | 18 +- alliance/share/cells/sxlib/a4_x4.al | 45 ++ alliance/share/cells/sxlib/a4_x4.vbe | 18 +- alliance/share/cells/sxlib/buf_x2.al | 21 + alliance/share/cells/sxlib/buf_x2.vbe | 6 +- alliance/share/cells/sxlib/buf_x4.al | 23 + alliance/share/cells/sxlib/buf_x4.vbe | 6 +- alliance/share/cells/sxlib/buf_x8.al | 27 ++ alliance/share/cells/sxlib/buf_x8.vbe | 6 +- alliance/share/cells/sxlib/inv_x1.al | 17 + alliance/share/cells/sxlib/inv_x1.vbe | 6 +- alliance/share/cells/sxlib/inv_x2.al | 17 + alliance/share/cells/sxlib/inv_x2.vbe | 6 +- alliance/share/cells/sxlib/inv_x4.al | 19 + alliance/share/cells/sxlib/inv_x4.vbe | 6 +- alliance/share/cells/sxlib/inv_x8.al | 23 + alliance/share/cells/sxlib/inv_x8.vbe | 6 +- alliance/share/cells/sxlib/mx2_x2.al | 45 ++ alliance/share/cells/sxlib/mx2_x2.vbe | 16 +- alliance/share/cells/sxlib/mx2_x4.al | 47 ++ alliance/share/cells/sxlib/mx2_x4.vbe | 16 +- alliance/share/cells/sxlib/na2_x1.al | 24 + alliance/share/cells/sxlib/na2_x1.vbe | 8 +- alliance/share/cells/sxlib/na2_x4.al | 34 ++ alliance/share/cells/sxlib/na2_x4.vbe | 10 +- alliance/share/cells/sxlib/na3_x1.al | 31 ++ alliance/share/cells/sxlib/na3_x1.vbe | 14 +- alliance/share/cells/sxlib/na3_x4.al | 41 ++ alliance/share/cells/sxlib/na3_x4.vbe | 14 +- alliance/share/cells/sxlib/na4_x1.al | 38 ++ alliance/share/cells/sxlib/na4_x1.vbe | 18 +- alliance/share/cells/sxlib/na4_x4.al | 48 ++ alliance/share/cells/sxlib/na4_x4.vbe | 18 +- alliance/share/cells/sxlib/nao2o22_x1.al | 38 ++ alliance/share/cells/sxlib/nao2o22_x1.vbe | 18 +- alliance/share/cells/sxlib/nao2o22_x4.al | 48 ++ alliance/share/cells/sxlib/nao2o22_x4.vbe | 16 +- alliance/share/cells/sxlib/nmx2_x1.al | 41 ++ alliance/share/cells/sxlib/nmx2_x1.vbe | 16 +- alliance/share/cells/sxlib/nmx2_x4.al | 51 +++ alliance/share/cells/sxlib/nmx2_x4.vbe | 16 +- alliance/share/cells/sxlib/no2_x1.al | 24 + alliance/share/cells/sxlib/no2_x1.vbe | 10 +- alliance/share/cells/sxlib/no2_x4.al | 34 ++ alliance/share/cells/sxlib/no2_x4.ap | 172 ++++---- alliance/share/cells/sxlib/no2_x4.vbe | 10 +- alliance/share/cells/sxlib/no3_x1.al | 31 ++ alliance/share/cells/sxlib/no3_x1.vbe | 14 +- alliance/share/cells/sxlib/no3_x4.al | 41 ++ alliance/share/cells/sxlib/no3_x4.vbe | 14 +- alliance/share/cells/sxlib/no4_x1.al | 38 ++ alliance/share/cells/sxlib/no4_x1.ap | 2 +- alliance/share/cells/sxlib/no4_x1.vbe | 18 +- alliance/share/cells/sxlib/no4_x4.al | 48 ++ alliance/share/cells/sxlib/no4_x4.vbe | 18 +- alliance/share/cells/sxlib/noa2a22_x1.al | 38 ++ alliance/share/cells/sxlib/noa2a22_x1.vbe | 18 +- alliance/share/cells/sxlib/noa2a22_x4.al | 48 ++ alliance/share/cells/sxlib/noa2a22_x4.vbe | 16 +- alliance/share/cells/sxlib/nts_x1.al | 30 ++ alliance/share/cells/sxlib/nts_x1.ap | 129 +++--- alliance/share/cells/sxlib/nts_x1.vbe | 14 +- alliance/share/cells/sxlib/nts_x2.al | 38 ++ alliance/share/cells/sxlib/nts_x2.vbe | 10 +- alliance/share/cells/sxlib/nxr2_x1.al | 40 ++ alliance/share/cells/sxlib/nxr2_x1.vbe | 16 +- alliance/share/cells/sxlib/nxr2_x4.al | 46 ++ alliance/share/cells/sxlib/nxr2_x4.vbe | 18 +- alliance/share/cells/sxlib/o2_x2.al | 28 ++ alliance/share/cells/sxlib/o2_x2.vbe | 8 +- alliance/share/cells/sxlib/o2_x4.al | 30 ++ alliance/share/cells/sxlib/o2_x4.vbe | 10 +- alliance/share/cells/sxlib/o3_x2.al | 35 ++ alliance/share/cells/sxlib/o3_x2.vbe | 12 +- alliance/share/cells/sxlib/o3_x4.al | 37 ++ alliance/share/cells/sxlib/o3_x4.vbe | 14 +- alliance/share/cells/sxlib/o4_x2.al | 42 ++ alliance/share/cells/sxlib/o4_x2.vbe | 16 +- alliance/share/cells/sxlib/o4_x4.al | 44 ++ alliance/share/cells/sxlib/o4_x4.vbe | 18 +- alliance/share/cells/sxlib/one_x0.al | 13 + alliance/share/cells/sxlib/rowend_x0.al | 9 + alliance/share/cells/sxlib/rowend_x0.ap | 12 +- alliance/share/cells/sxlib/sff1_x4.al | 68 +++ alliance/share/cells/sxlib/sff2_x4.al | 92 ++++ alliance/share/cells/sxlib/sff2_x4.ap | 516 +++++++++++----------- alliance/share/cells/sxlib/tie_x0.al | 19 + alliance/share/cells/sxlib/ts_x4.al | 36 ++ alliance/share/cells/sxlib/ts_x4.vbe | 8 +- alliance/share/cells/sxlib/ts_x8.al | 40 ++ alliance/share/cells/sxlib/ts_x8.vbe | 8 +- alliance/share/cells/sxlib/xr2_x1.al | 40 ++ alliance/share/cells/sxlib/xr2_x1.vbe | 14 +- alliance/share/cells/sxlib/xr2_x4.al | 46 ++ alliance/share/cells/sxlib/xr2_x4.vbe | 18 +- alliance/share/cells/sxlib/zero_x0.al | 13 + 107 files changed, 2772 insertions(+), 863 deletions(-) create mode 100644 alliance/share/cells/sxlib/a2_x2.al create mode 100644 alliance/share/cells/sxlib/a2_x4.al create mode 100644 alliance/share/cells/sxlib/a3_x2.al create mode 100644 alliance/share/cells/sxlib/a3_x4.al create mode 100644 alliance/share/cells/sxlib/a4_x2.al create mode 100644 alliance/share/cells/sxlib/a4_x4.al create mode 100644 alliance/share/cells/sxlib/buf_x2.al create mode 100644 alliance/share/cells/sxlib/buf_x4.al create mode 100644 alliance/share/cells/sxlib/buf_x8.al create mode 100644 alliance/share/cells/sxlib/inv_x1.al create mode 100644 alliance/share/cells/sxlib/inv_x2.al create mode 100644 alliance/share/cells/sxlib/inv_x4.al create mode 100644 alliance/share/cells/sxlib/inv_x8.al create mode 100644 alliance/share/cells/sxlib/mx2_x2.al create mode 100644 alliance/share/cells/sxlib/mx2_x4.al create mode 100644 alliance/share/cells/sxlib/na2_x1.al create mode 100644 alliance/share/cells/sxlib/na2_x4.al create mode 100644 alliance/share/cells/sxlib/na3_x1.al create mode 100644 alliance/share/cells/sxlib/na3_x4.al create mode 100644 alliance/share/cells/sxlib/na4_x1.al create mode 100644 alliance/share/cells/sxlib/na4_x4.al create mode 100644 alliance/share/cells/sxlib/nao2o22_x1.al create mode 100644 alliance/share/cells/sxlib/nao2o22_x4.al create mode 100644 alliance/share/cells/sxlib/nmx2_x1.al create mode 100644 alliance/share/cells/sxlib/nmx2_x4.al create mode 100644 alliance/share/cells/sxlib/no2_x1.al create mode 100644 alliance/share/cells/sxlib/no2_x4.al create mode 100644 alliance/share/cells/sxlib/no3_x1.al create mode 100644 alliance/share/cells/sxlib/no3_x4.al create mode 100644 alliance/share/cells/sxlib/no4_x1.al create mode 100644 alliance/share/cells/sxlib/no4_x4.al create mode 100644 alliance/share/cells/sxlib/noa2a22_x1.al create mode 100644 alliance/share/cells/sxlib/noa2a22_x4.al create mode 100644 alliance/share/cells/sxlib/nts_x1.al create mode 100644 alliance/share/cells/sxlib/nts_x2.al create mode 100644 alliance/share/cells/sxlib/nxr2_x1.al create mode 100644 alliance/share/cells/sxlib/nxr2_x4.al create mode 100644 alliance/share/cells/sxlib/o2_x2.al create mode 100644 alliance/share/cells/sxlib/o2_x4.al create mode 100644 alliance/share/cells/sxlib/o3_x2.al create mode 100644 alliance/share/cells/sxlib/o3_x4.al create mode 100644 alliance/share/cells/sxlib/o4_x2.al create mode 100644 alliance/share/cells/sxlib/o4_x4.al create mode 100644 alliance/share/cells/sxlib/one_x0.al create mode 100644 alliance/share/cells/sxlib/rowend_x0.al create mode 100644 alliance/share/cells/sxlib/sff1_x4.al create mode 100644 alliance/share/cells/sxlib/sff2_x4.al create mode 100644 alliance/share/cells/sxlib/tie_x0.al create mode 100644 alliance/share/cells/sxlib/ts_x4.al create mode 100644 alliance/share/cells/sxlib/ts_x8.al create mode 100644 alliance/share/cells/sxlib/xr2_x1.al create mode 100644 alliance/share/cells/sxlib/xr2_x4.al create mode 100644 alliance/share/cells/sxlib/zero_x0.al diff --git a/alliance/share/cells/sxlib/a2_x2.al b/alliance/share/cells/sxlib/a2_x2.al new file mode 100644 index 00000000..88a2d690 --- /dev/null +++ b/alliance/share/cells/sxlib/a2_x2.al @@ -0,0 +1,28 @@ +V ALLIANCE : 6 +H a2_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,6 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,5.9,1,2,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 +T P,0.35,2.9,5,6,2,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00005 +T P,0.35,2.9,2,7,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00004 +T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00003 +T N,0.35,2.9,4,2,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 +T N,0.35,2.9,3,6,4,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 +S 7,EXTERNAL,i0 +Q 0.00214738 +S 6,EXTERNAL,i1 +Q 0.00400776 +S 5,EXTERNAL,vdd +Q 0.00374949 +S 4,EXTERNAL,vss +Q 0.00298567 +S 3,INTERNAL +Q 0 +S 2,INTERNAL +Q 0.00463918 +S 1,EXTERNAL,q +Q 0.00258522 +EOF diff --git a/alliance/share/cells/sxlib/a2_x2.ap b/alliance/share/cells/sxlib/a2_x2.ap index a25de49b..05170175 100644 --- a/alliance/share/cells/sxlib/a2_x2.ap +++ b/alliance/share/cells/sxlib/a2_x2.ap @@ -1,72 +1,72 @@ V ALLIANCE : 4 -H a2_x2,P,25/ 7/99,100 +H a2_x2,P,20/ 8/99,100 A 0,0,2500,5000 -C 2500,4700,600,vdd,1,EAST,ALU1 -C 2500,300,600,vss,1,EAST,ALU1 -C 0,4700,600,vdd,0,WEST,ALU1 C 0,300,600,vss,0,WEST,ALU1 -R 2100,1000,ref_con,q_10 -R 2100,1500,ref_con,q_15 -R 2100,2000,ref_con,q_20 -R 2100,2500,ref_con,q_25 -R 2100,3000,ref_con,q_30 -R 2100,3500,ref_con,q_35 -R 2100,4000,ref_con,q_40 -R 1500,4000,ref_con,i1_40 -R 1500,3500,ref_con,i1_35 -R 1500,3000,ref_con,i1_30 -R 1500,2500,ref_con,i1_25 -R 1500,2000,ref_con,i1_20 -R 1500,1500,ref_con,i1_15 -R 1500,1000,ref_con,i1_10 -R 500,1500,ref_con,i0_15 -R 500,2000,ref_con,i0_20 -R 500,2500,ref_con,i0_25 -R 500,3000,ref_con,i0_30 +C 0,4700,600,vdd,0,WEST,ALU1 +C 2500,300,600,vss,1,EAST,ALU1 +C 2500,4700,600,vdd,1,EAST,ALU1 +R 2000,2000,ref_con,q_20 +R 2000,1500,ref_con,q_15 +R 2000,1000,ref_con,q_10 +R 2000,4000,ref_con,q_40 +R 2000,3500,ref_con,q_35 +R 2000,3000,ref_con,q_30 +R 2000,2500,ref_con,q_25 R 500,3500,ref_con,i0_35 -S 900,300,900,1700,300,*,UP,NDIF -S 300,800,300,1700,300,*,UP,NDIF -S 600,600,600,1900,100,*,DOWN,NTRANS -S 1000,2000,1800,2000,100,*,RIGHT,POLY -S 0,4700,2500,4700,600,*,RIGHT,ALU1 -S 0,300,2500,300,600,*,RIGHT,ALU1 -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 1800,1400,1800,2600,100,*,UP,POLY -S 1500,1000,1500,4000,100,*,DOWN,ALU1 -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 1200,2400,1200,3100,100,*,DOWN,POLY -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 500,1500,500,3500,100,*,DOWN,ALU1 -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 950,1000,950,4000,100,*,DOWN,ALU1 -S 300,1000,950,1000,100,*,RIGHT,ALU1 -S 2100,1000,2100,4000,200,*,DOWN,ALU1 +R 500,3000,ref_con,i0_30 +R 500,2500,ref_con,i0_25 +R 500,2000,ref_con,i0_20 +R 500,1500,ref_con,i0_15 +R 1500,1000,ref_con,i1_10 +R 1500,1500,ref_con,i1_15 +R 1500,2000,ref_con,i1_20 +R 1500,2500,ref_con,i1_25 +R 1500,3000,ref_con,i1_30 +R 1500,3500,ref_con,i1_35 +R 1500,4000,ref_con,i1_40 S 300,4000,300,4500,200,*,UP,ALU1 -V 300,300,CONT_BODY_P -V 500,2000,CONT_POLY -V 1400,2500,CONT_POLY -V 1000,2000,CONT_POLY -V 300,4500,CONT_DIF_P -V 900,4000,CONT_DIF_P -V 1500,4500,CONT_DIF_P -V 2100,4000,CONT_DIF_P -V 2100,3500,CONT_DIF_P -V 2100,3000,CONT_DIF_P -V 900,4700,CONT_BODY_N -V 2100,1000,CONT_DIF_N -V 1400,1500,CONT_POLY -V 300,1000,CONT_DIF_N -V 1500,500,CONT_DIF_N -V 500,3000,CONT_POLY +S 2100,1000,2100,4000,200,*,DOWN,ALU1 +S 300,1000,950,1000,100,*,RIGHT,ALU1 +S 950,1000,950,4000,100,*,DOWN,ALU1 +S 0,3900,2500,3900,2400,*,RIGHT,NWELL +S 500,1500,500,3500,100,*,DOWN,ALU1 +S 900,3300,900,4200,300,*,DOWN,PDIF +S 600,3100,600,4400,100,*,UP,PTRANS +S 300,3300,300,4600,300,*,DOWN,PDIF +S 1200,3100,1200,4400,100,*,UP,PTRANS +S 1200,2400,1200,3100,100,*,DOWN,POLY +S 1200,100,1200,1400,100,*,DOWN,NTRANS +S 1500,300,1500,1200,300,*,UP,NDIF +S 2100,300,2100,1200,300,*,UP,NDIF +S 1800,100,1800,1400,100,*,DOWN,NTRANS +S 2100,2800,2100,4700,300,*,DOWN,PDIF +S 1500,2800,1500,4700,300,*,DOWN,PDIF +S 1800,2600,1800,4900,100,*,UP,PTRANS +S 1500,1000,1500,4000,100,*,DOWN,ALU1 +S 1800,1400,1800,2600,100,*,UP,POLY +S 1200,2500,1500,2500,300,*,RIGHT,POLY +S 1200,1500,1500,1500,300,*,RIGHT,POLY +S 0,300,2500,300,600,*,RIGHT,ALU1 +S 0,4700,2500,4700,600,*,RIGHT,ALU1 +S 1000,2000,1800,2000,100,*,RIGHT,POLY +S 600,600,600,1900,100,*,DOWN,NTRANS +S 300,800,300,1700,300,*,UP,NDIF +S 900,300,900,1700,300,*,UP,NDIF V 300,4000,CONT_DIF_P +V 500,3000,CONT_POLY +V 1500,500,CONT_DIF_N +V 300,1000,CONT_DIF_N +V 1400,1500,CONT_POLY +V 2100,1000,CONT_DIF_N +V 900,4700,CONT_BODY_N +V 2100,3000,CONT_DIF_P +V 2100,3500,CONT_DIF_P +V 2100,4000,CONT_DIF_P +V 1500,4500,CONT_DIF_P +V 900,4000,CONT_DIF_P +V 300,4500,CONT_DIF_P +V 1000,2000,CONT_POLY +V 1400,2500,CONT_POLY +V 500,2000,CONT_POLY +V 300,300,CONT_BODY_P EOF diff --git a/alliance/share/cells/sxlib/a2_x2.vbe b/alliance/share/cells/sxlib/a2_x2.vbe index de6eabbb..14007e2b 100644 --- a/alliance/share/cells/sxlib/a2_x2.vbe +++ b/alliance/share/cells/sxlib/a2_x2.vbe @@ -4,14 +4,14 @@ GENERIC ( CONSTANT transistors : NATURAL := 6; CONSTANT cin_i0 : NATURAL := 9; CONSTANT cin_i1 : NATURAL := 11; - CONSTANT tphh_i1_q : NATURAL := 200; - CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 428; - CONSTANT rdown_i1_q : NATURAL := 1600; - CONSTANT tphh_i0_q : NATURAL := 254; + CONSTANT tphh_i0_q : NATURAL := 259; CONSTANT rup_i0_q : NATURAL := 1780; - CONSTANT tpll_i0_q : NATURAL := 383; - CONSTANT rdown_i0_q : NATURAL := 1600 + CONSTANT tpll_i0_q : NATURAL := 394; + CONSTANT rdown_i0_q : NATURAL := 1600; + CONSTANT tphh_i1_q : NATURAL := 201; + CONSTANT rup_i1_q : NATURAL := 1780; + CONSTANT tpll_i1_q : NATURAL := 440; + CONSTANT rdown_i1_q : NATURAL := 1600 ); PORT ( i0 : in BIT; @@ -25,5 +25,5 @@ END a2_x2; ARCHITECTURE behaviour_data_flow OF a2_x2 IS BEGIN - q <= (i0 and i1) after 1028 ps; + q <= (i0 and i1) after 1040 ps; END; diff --git a/alliance/share/cells/sxlib/a2_x4.al b/alliance/share/cells/sxlib/a2_x4.al new file mode 100644 index 00000000..81c9ed0f --- /dev/null +++ b/alliance/share/cells/sxlib/a2_x4.al @@ -0,0 +1,30 @@ +V ALLIANCE : 6 +H a2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,6 +C q,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,2,4,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 +T P,0.35,5.9,5,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00007 +T P,0.35,2.9,5,6,4,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00006 +T P,0.35,2.9,4,7,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00005 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00004 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 +T N,0.35,2.9,3,6,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,2.9,4,7,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 +S 7,EXTERNAL,i0 +Q 0.00214738 +S 6,EXTERNAL,i1 +Q 0.00400776 +S 5,EXTERNAL,vdd +Q 0.00579486 +S 4,INTERNAL +Q 0.00596944 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,q +Q 0.00258522 +S 1,EXTERNAL,vss +Q 0.00450225 +EOF diff --git a/alliance/share/cells/sxlib/a2_x4.ap b/alliance/share/cells/sxlib/a2_x4.ap index 75cafda4..ce864451 100644 --- a/alliance/share/cells/sxlib/a2_x4.ap +++ b/alliance/share/cells/sxlib/a2_x4.ap @@ -1,85 +1,85 @@ V ALLIANCE : 4 -H a2_x4,P,24/ 7/99,100 +H a2_x4,P,20/ 8/99,100 A 0,0,3000,5000 -C 0,4700,600,vdd,0,WEST,ALU1 -C 3000,4700,600,vdd,1,EAST,ALU1 -C 0,300,600,vss,0,WEST,ALU1 C 3000,300,600,vss,1,EAST,ALU1 -R 2100,1000,ref_con,q_10 -R 2100,1500,ref_con,q_15 -R 2100,2000,ref_con,q_20 -R 2100,2500,ref_con,q_25 -R 2100,3000,ref_con,q_30 -R 2100,3500,ref_con,q_35 -R 2100,4000,ref_con,q_40 -R 1500,4000,ref_con,i1_40 -R 1500,3500,ref_con,i1_35 -R 1500,3000,ref_con,i1_30 -R 1500,2500,ref_con,i1_25 -R 1500,2000,ref_con,i1_20 -R 1500,1500,ref_con,i1_15 -R 1500,1000,ref_con,i1_10 -R 500,1500,ref_con,i0_15 -R 500,2000,ref_con,i0_20 -R 500,2500,ref_con,i0_25 -R 500,3000,ref_con,i0_30 +C 0,300,600,vss,0,WEST,ALU1 +C 3000,4700,600,vdd,1,EAST,ALU1 +C 0,4700,600,vdd,0,WEST,ALU1 +R 2000,2000,ref_con,q_20 +R 2000,1500,ref_con,q_15 +R 2000,1000,ref_con,q_10 +R 2000,4000,ref_con,q_40 +R 2000,3500,ref_con,q_35 +R 2000,3000,ref_con,q_30 +R 2000,2500,ref_con,q_25 R 500,3500,ref_con,i0_35 -S 300,4000,300,4500,200,*,UP,ALU1 -S 300,1000,950,1000,100,*,RIGHT,ALU1 -S 950,1000,950,4000,100,*,DOWN,ALU1 -S 0,3900,3000,3900,2400,*,RIGHT,NWELL -S 2700,3000,2700,4500,200,*,DOWN,ALU1 -S 1200,1500,1500,1500,300,*,RIGHT,POLY -S 1200,2500,1500,2500,300,*,RIGHT,POLY -S 2400,1400,2400,2600,100,*,DOWN,POLY -S 1800,1400,1800,2600,100,*,UP,POLY -S 1000,2000,2400,2000,100,*,RIGHT,POLY -S 1500,1000,1500,4000,100,*,DOWN,ALU1 -S 1800,2600,1800,4900,100,*,UP,PTRANS -S 2400,2600,2400,4900,100,*,UP,PTRANS -S 2700,2800,2700,4700,300,*,DOWN,PDIF -S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 0,4700,3000,4700,600,*,RIGHT,ALU1 -S 1800,100,1800,1400,100,*,DOWN,NTRANS -S 2100,300,2100,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 0,300,3000,300,600,*,RIGHT,ALU1 -S 2400,100,2400,1400,100,*,DOWN,NTRANS -S 2700,300,2700,1200,300,*,UP,NDIF -S 2700,500,2700,1700,200,*,DOWN,ALU1 -S 300,300,300,1200,300,*,UP,NDIF -S 900,300,900,1200,300,*,UP,NDIF -S 1200,100,1200,1400,100,*,DOWN,NTRANS -S 600,100,600,1400,100,*,DOWN,NTRANS -S 1200,2400,1200,3100,100,*,DOWN,POLY -S 1200,3100,1200,4400,100,*,UP,PTRANS -S 300,3300,300,4600,300,*,DOWN,PDIF -S 600,3100,600,4400,100,*,UP,PTRANS -S 900,3300,900,4200,300,*,DOWN,PDIF -S 500,1500,500,3500,100,*,DOWN,ALU1 +R 500,3000,ref_con,i0_30 +R 500,2500,ref_con,i0_25 +R 500,2000,ref_con,i0_20 +R 500,1500,ref_con,i0_15 +R 1500,1000,ref_con,i1_10 +R 1500,1500,ref_con,i1_15 +R 1500,2000,ref_con,i1_20 +R 1500,2500,ref_con,i1_25 +R 1500,3000,ref_con,i1_30 +R 1500,3500,ref_con,i1_35 +R 1500,4000,ref_con,i1_40 S 2100,1000,2100,4000,200,*,DOWN,ALU1 -V 300,4000,CONT_DIF_P -V 1400,2500,CONT_POLY -V 1000,2000,CONT_POLY -V 300,4500,CONT_DIF_P -V 900,4000,CONT_DIF_P -V 2700,4000,CONT_DIF_P -V 2700,4500,CONT_DIF_P -V 1500,4500,CONT_DIF_P -V 2700,3000,CONT_DIF_P -V 2700,3500,CONT_DIF_P -V 2100,4000,CONT_DIF_P -V 2100,3500,CONT_DIF_P -V 2100,3000,CONT_DIF_P -V 900,4700,CONT_BODY_N -V 2100,1000,CONT_DIF_N -V 500,1500,CONT_POLY -V 1400,1500,CONT_POLY -V 300,1000,CONT_DIF_N -V 1500,500,CONT_DIF_N -V 2700,1000,CONT_DIF_N -V 2700,500,CONT_DIF_N -V 2700,1700,CONT_BODY_P +S 500,1500,500,3500,100,*,DOWN,ALU1 +S 900,3300,900,4200,300,*,DOWN,PDIF +S 600,3100,600,4400,100,*,UP,PTRANS +S 300,3300,300,4600,300,*,DOWN,PDIF +S 1200,3100,1200,4400,100,*,UP,PTRANS +S 1200,2400,1200,3100,100,*,DOWN,POLY +S 600,100,600,1400,100,*,DOWN,NTRANS +S 1200,100,1200,1400,100,*,DOWN,NTRANS +S 900,300,900,1200,300,*,UP,NDIF +S 300,300,300,1200,300,*,UP,NDIF +S 2700,500,2700,1700,200,*,DOWN,ALU1 +S 2700,300,2700,1200,300,*,UP,NDIF +S 2400,100,2400,1400,100,*,DOWN,NTRANS +S 0,300,3000,300,600,*,RIGHT,ALU1 +S 1500,300,1500,1200,300,*,UP,NDIF +S 2100,300,2100,1200,300,*,UP,NDIF +S 1800,100,1800,1400,100,*,DOWN,NTRANS +S 0,4700,3000,4700,600,*,RIGHT,ALU1 +S 2100,2800,2100,4700,300,*,DOWN,PDIF +S 1500,2800,1500,4700,300,*,DOWN,PDIF +S 2700,2800,2700,4700,300,*,DOWN,PDIF +S 2400,2600,2400,4900,100,*,UP,PTRANS +S 1800,2600,1800,4900,100,*,UP,PTRANS +S 1500,1000,1500,4000,100,*,DOWN,ALU1 +S 1000,2000,2400,2000,100,*,RIGHT,POLY +S 1800,1400,1800,2600,100,*,UP,POLY +S 2400,1400,2400,2600,100,*,DOWN,POLY +S 1200,2500,1500,2500,300,*,RIGHT,POLY +S 1200,1500,1500,1500,300,*,RIGHT,POLY +S 2700,3000,2700,4500,200,*,DOWN,ALU1 +S 0,3900,3000,3900,2400,*,RIGHT,NWELL +S 950,1000,950,4000,100,*,DOWN,ALU1 +S 300,1000,950,1000,100,*,RIGHT,ALU1 +S 300,4000,300,4500,200,*,UP,ALU1 V 500,3000,CONT_POLY +V 2700,1700,CONT_BODY_P +V 2700,500,CONT_DIF_N +V 2700,1000,CONT_DIF_N +V 1500,500,CONT_DIF_N +V 300,1000,CONT_DIF_N +V 1400,1500,CONT_POLY +V 500,1500,CONT_POLY +V 2100,1000,CONT_DIF_N +V 900,4700,CONT_BODY_N +V 2100,3000,CONT_DIF_P +V 2100,3500,CONT_DIF_P +V 2100,4000,CONT_DIF_P +V 2700,3500,CONT_DIF_P +V 2700,3000,CONT_DIF_P +V 1500,4500,CONT_DIF_P +V 2700,4500,CONT_DIF_P +V 2700,4000,CONT_DIF_P +V 900,4000,CONT_DIF_P +V 300,4500,CONT_DIF_P +V 1000,2000,CONT_POLY +V 1400,2500,CONT_POLY +V 300,4000,CONT_DIF_P EOF diff --git a/alliance/share/cells/sxlib/a2_x4.vbe b/alliance/share/cells/sxlib/a2_x4.vbe index e35aaaa0..8290e105 100644 --- a/alliance/share/cells/sxlib/a2_x4.vbe +++ b/alliance/share/cells/sxlib/a2_x4.vbe @@ -4,14 +4,14 @@ GENERIC ( CONSTANT transistors : NATURAL := 8; CONSTANT cin_i0 : NATURAL := 9; CONSTANT cin_i1 : NATURAL := 11; - CONSTANT tphh_i1_q : NATURAL := 259; - CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 507; - CONSTANT rdown_i1_q : NATURAL := 800; - CONSTANT tphh_i0_q : NATURAL := 328; + CONSTANT tphh_i0_q : NATURAL := 334; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 467; - CONSTANT rdown_i0_q : NATURAL := 800 + CONSTANT tpll_i0_q : NATURAL := 479; + CONSTANT rdown_i0_q : NATURAL := 800; + CONSTANT tphh_i1_q : NATURAL := 261; + CONSTANT rup_i1_q : NATURAL := 890; + CONSTANT tpll_i1_q : NATURAL := 521; + CONSTANT rdown_i1_q : NATURAL := 800 ); PORT ( i0 : in BIT; @@ -25,5 +25,5 @@ END a2_x4; ARCHITECTURE behaviour_data_flow OF a2_x4 IS BEGIN - q <= (i0 and i1) after 1107 ps; + q <= (i0 and i1) after 1121 ps; END; diff --git a/alliance/share/cells/sxlib/a3_x2.al b/alliance/share/cells/sxlib/a3_x2.al new file mode 100644 index 00000000..45573db6 --- /dev/null +++ b/alliance/share/cells/sxlib/a3_x2.al @@ -0,0 +1,35 @@ +V ALLIANCE : 6 +H a3_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,9 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,5 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,2.9,3,8,6,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 +T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 +T P,0.35,5.9,5,3,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00006 +T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00005 +T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00004 +T N,0.35,2.9,1,8,2,0,0.75,0.75,7.3,7.3,3,3.75,tr_00003 +T N,0.35,2.9,2,7,4,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00002 +T N,0.35,2.9,4,3,5,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00001 +S 9,EXTERNAL,i0 +Q 0.00260759 +S 8,EXTERNAL,i1 +Q 0.00282737 +S 7,EXTERNAL,i2 +Q 0.00304715 +S 6,EXTERNAL,vdd +Q 0.00350341 +S 5,EXTERNAL,q +Q 0.00364281 +S 4,EXTERNAL,vss +Q 0.00332715 +S 3,INTERNAL +Q 0.00629467 +S 2,INTERNAL +Q 0 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/a3_x2.vbe b/alliance/share/cells/sxlib/a3_x2.vbe index 96dfda4b..1bb1d5e1 100644 --- a/alliance/share/cells/sxlib/a3_x2.vbe +++ b/alliance/share/cells/sxlib/a3_x2.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; - CONSTANT tphh_i2_q : NATURAL := 284; + CONSTANT tphh_i2_q : NATURAL := 286; CONSTANT rup_i2_q : NATURAL := 1780; - CONSTANT tpll_i2_q : NATURAL := 511; + CONSTANT tpll_i2_q : NATURAL := 525; CONSTANT rdown_i2_q : NATURAL := 1600; - CONSTANT tphh_i0_q : NATURAL := 383; + CONSTANT tphh_i0_q : NATURAL := 391; CONSTANT rup_i0_q : NATURAL := 1780; - CONSTANT tpll_i0_q : NATURAL := 428; + CONSTANT tpll_i0_q : NATURAL := 440; CONSTANT rdown_i0_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 343; + CONSTANT tphh_i1_q : NATURAL := 349; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 471; + CONSTANT tpll_i1_q : NATURAL := 483; CONSTANT rdown_i1_q : NATURAL := 1600 ); PORT ( @@ -31,5 +31,5 @@ END a3_x2; ARCHITECTURE behaviour_data_flow OF a3_x2 IS BEGIN - q <= ((i0 and i1) and i2) after 1111 ps; + q <= ((i0 and i1) and i2) after 1125 ps; END; diff --git a/alliance/share/cells/sxlib/a3_x4.al b/alliance/share/cells/sxlib/a3_x4.al new file mode 100644 index 00000000..8e389cf7 --- /dev/null +++ b/alliance/share/cells/sxlib/a3_x4.al @@ -0,0 +1,37 @@ +V ALLIANCE : 6 +H a3_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,9 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,6,4,3,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 +T P,0.35,5.9,3,4,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00009 +T P,0.35,2.9,6,7,4,0,0.75,0.75,7.3,7.3,5.4,10.65,tr_00008 +T P,0.35,2.9,4,8,6,0,0.75,0.75,7.3,7.3,3.6,10.65,tr_00007 +T P,0.35,2.9,6,9,4,0,0.75,0.75,7.3,7.3,1.8,10.65,tr_00006 +T N,0.35,2.9,4,9,5,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00005 +T N,0.35,2.9,3,4,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00004 +T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00003 +T N,0.35,2.9,5,8,1,0,0.75,0.75,7.3,7.3,3,2.25,tr_00002 +T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00001 +S 9,EXTERNAL,i0 +Q 0.0028158 +S 8,EXTERNAL,i1 +Q 0.00331294 +S 7,EXTERNAL,i2 +Q 0.00325537 +S 6,EXTERNAL,vdd +Q 0.00554878 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0.00773401 +S 3,EXTERNAL,q +Q 0.00264397 +S 2,EXTERNAL,vss +Q 0.00484372 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/a3_x4.vbe b/alliance/share/cells/sxlib/a3_x4.vbe index 63954786..40100ce9 100644 --- a/alliance/share/cells/sxlib/a3_x4.vbe +++ b/alliance/share/cells/sxlib/a3_x4.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; - CONSTANT tphh_i0_q : NATURAL := 464; + CONSTANT tphh_i0_q : NATURAL := 473; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 505; + CONSTANT tpll_i0_q : NATURAL := 518; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 416; + CONSTANT tphh_i1_q : NATURAL := 423; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 544; + CONSTANT tpll_i1_q : NATURAL := 558; CONSTANT rdown_i1_q : NATURAL := 800; - CONSTANT tphh_i2_q : NATURAL := 349; + CONSTANT tphh_i2_q : NATURAL := 352; CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tpll_i2_q : NATURAL := 581; + CONSTANT tpll_i2_q : NATURAL := 596; CONSTANT rdown_i2_q : NATURAL := 800 ); PORT ( @@ -31,5 +31,5 @@ END a3_x4; ARCHITECTURE behaviour_data_flow OF a3_x4 IS BEGIN - q <= ((i0 and i1) and i2) after 1181 ps; + q <= ((i0 and i1) and i2) after 1196 ps; END; diff --git a/alliance/share/cells/sxlib/a4_x2.al b/alliance/share/cells/sxlib/a4_x2.al new file mode 100644 index 00000000..4f889f57 --- /dev/null +++ b/alliance/share/cells/sxlib/a4_x2.al @@ -0,0 +1,42 @@ +V ALLIANCE : 6 +H a4_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,10 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,8 +C i3,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,11,1,6,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 +T P,0.35,2.9,1,10,6,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 +T P,0.35,2.9,6,9,1,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 +T P,0.35,2.9,1,8,6,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00007 +T P,0.35,2.9,6,7,1,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00006 +T N,0.35,2.9,4,8,5,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00005 +T N,0.35,2.9,2,10,3,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00004 +T N,0.35,2.9,5,7,1,0,0.75,0.75,7.3,7.3,5.4,3.75,tr_00003 +T N,0.35,2.9,3,9,4,0,0.75,0.75,7.3,7.3,3,3.75,tr_00002 +T N,0.35,2.9,2,1,11,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00001 +S 11,EXTERNAL,q +Q 0.00364281 +S 10,EXTERNAL,i0 +Q 0.00288944 +S 9,EXTERNAL,i1 +Q 0.00310922 +S 8,EXTERNAL,i2 +Q 0.00332901 +S 7,EXTERNAL,i3 +Q 0.00318596 +S 6,EXTERNAL,vdd +Q 0.0046087 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,vss +Q 0.00402115 +S 1,INTERNAL +Q 0.00564944 +EOF diff --git a/alliance/share/cells/sxlib/a4_x2.vbe b/alliance/share/cells/sxlib/a4_x2.vbe index 13011501..1a0150c4 100644 --- a/alliance/share/cells/sxlib/a4_x2.vbe +++ b/alliance/share/cells/sxlib/a4_x2.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; CONSTANT cin_i3 : NATURAL := 10; - CONSTANT tphh_i3_q : NATURAL := 491; + CONSTANT tphh_i3_q : NATURAL := 501; CONSTANT rup_i3_q : NATURAL := 1780; - CONSTANT tpll_i3_q : NATURAL := 448; + CONSTANT tpll_i3_q : NATURAL := 460; CONSTANT rdown_i3_q : NATURAL := 1600; - CONSTANT tphh_i2_q : NATURAL := 469; + CONSTANT tphh_i2_q : NATURAL := 477; CONSTANT rup_i2_q : NATURAL := 1780; - CONSTANT tpll_i2_q : NATURAL := 489; + CONSTANT tpll_i2_q : NATURAL := 502; CONSTANT rdown_i2_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 430; + CONSTANT tphh_i1_q : NATURAL := 436; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 529; + CONSTANT tpll_i1_q : NATURAL := 543; CONSTANT rdown_i1_q : NATURAL := 1600; - CONSTANT tphh_i0_q : NATURAL := 368; + CONSTANT tphh_i0_q : NATURAL := 370; CONSTANT rup_i0_q : NATURAL := 1780; - CONSTANT tpll_i0_q : NATURAL := 567; + CONSTANT tpll_i0_q : NATURAL := 582; CONSTANT rdown_i0_q : NATURAL := 1600 ); PORT ( @@ -37,5 +37,5 @@ END a4_x2; ARCHITECTURE behaviour_data_flow OF a4_x2 IS BEGIN - q <= (((i0 and i1) and i2) and i3) after 1167 ps; + q <= (((i0 and i1) and i2) and i3) after 1182 ps; END; diff --git a/alliance/share/cells/sxlib/a4_x4.al b/alliance/share/cells/sxlib/a4_x4.al new file mode 100644 index 00000000..11ad590a --- /dev/null +++ b/alliance/share/cells/sxlib/a4_x4.al @@ -0,0 +1,45 @@ +V ALLIANCE : 6 +H a4_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,10 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,8 +C i3,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,5 +T P,0.35,5.9,11,3,6,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00013 +T P,0.35,5.9,11,3,6,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00012 +T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 +T P,0.35,2.9,3,8,6,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 +T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00009 +T P,0.35,2.9,3,10,6,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 +T N,0.35,2.9,11,3,5,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00007 +T N,0.35,2.9,11,3,5,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00006 +T N,0.35,2.9,5,3,11,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00005 +T N,0.35,2.9,1,9,4,0,0.75,0.75,7.3,7.3,3,3.75,tr_00004 +T N,0.35,2.9,2,7,3,0,0.75,0.75,7.3,7.3,5.4,3.75,tr_00003 +T N,0.35,2.9,5,10,1,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00002 +T N,0.35,2.9,4,8,2,0,0.75,0.75,7.3,7.3,4.2,3.75,tr_00001 +S 11,EXTERNAL,q +Q 0.00264397 +S 10,EXTERNAL,i0 +Q 0.00288944 +S 9,EXTERNAL,i1 +Q 0.00310922 +S 8,EXTERNAL,i2 +Q 0.00332901 +S 7,EXTERNAL,i3 +Q 0.00318597 +S 6,EXTERNAL,vdd +Q 0.00658578 +S 5,EXTERNAL,vss +Q 0.00571399 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0.0070012 +S 2,INTERNAL +Q 0 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/a4_x4.vbe b/alliance/share/cells/sxlib/a4_x4.vbe index 69e9fcb5..97e5b6d3 100644 --- a/alliance/share/cells/sxlib/a4_x4.vbe +++ b/alliance/share/cells/sxlib/a4_x4.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; CONSTANT cin_i3 : NATURAL := 10; - CONSTANT tphh_i0_q : NATURAL := 496; + CONSTANT tphh_i0_q : NATURAL := 499; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 638; + CONSTANT tpll_i0_q : NATURAL := 653; CONSTANT rdown_i0_q : NATURAL := 530; - CONSTANT tphh_i1_q : NATURAL := 565; + CONSTANT tphh_i1_q : NATURAL := 572; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 603; + CONSTANT tpll_i1_q : NATURAL := 618; CONSTANT rdown_i1_q : NATURAL := 530; - CONSTANT tphh_i2_q : NATURAL := 611; + CONSTANT tphh_i2_q : NATURAL := 620; CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tpll_i2_q : NATURAL := 566; + CONSTANT tpll_i2_q : NATURAL := 581; CONSTANT rdown_i2_q : NATURAL := 530; - CONSTANT tphh_i3_q : NATURAL := 642; + CONSTANT tphh_i3_q : NATURAL := 654; CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tpll_i3_q : NATURAL := 529; + CONSTANT tpll_i3_q : NATURAL := 543; CONSTANT rdown_i3_q : NATURAL := 530 ); PORT ( @@ -37,5 +37,5 @@ END a4_x4; ARCHITECTURE behaviour_data_flow OF a4_x4 IS BEGIN - q <= (((i0 and i1) and i2) and i3) after 1242 ps; + q <= (((i0 and i1) and i2) and i3) after 1254 ps; END; diff --git a/alliance/share/cells/sxlib/buf_x2.al b/alliance/share/cells/sxlib/buf_x2.al new file mode 100644 index 00000000..1a4dc31c --- /dev/null +++ b/alliance/share/cells/sxlib/buf_x2.al @@ -0,0 +1,21 @@ +V ALLIANCE : 6 +H buf_x2,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,5 +C q,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,2,3,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00004 +T P,0.35,1.7,4,5,3,0,0.75,0.75,4.9,4.9,1.8,9.15,tr_00003 +T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,0.8,3,5,1,0,0.75,0.75,3.1,3.1,1.8,3.3,tr_00001 +S 5,EXTERNAL,i +Q 0.00373582 +S 4,EXTERNAL,vdd +Q 0.00323175 +S 3,INTERNAL +Q 0.00370178 +S 2,EXTERNAL,q +Q 0.00258522 +S 1,EXTERNAL,vss +Q 0.0026442 +EOF diff --git a/alliance/share/cells/sxlib/buf_x2.vbe b/alliance/share/cells/sxlib/buf_x2.vbe index 901fc2d0..6b2fe9a6 100644 --- a/alliance/share/cells/sxlib/buf_x2.vbe +++ b/alliance/share/cells/sxlib/buf_x2.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 1000; CONSTANT transistors : NATURAL := 4; CONSTANT cin_i : NATURAL := 6; - CONSTANT tphh_i_q : NATURAL := 405; + CONSTANT tphh_i_q : NATURAL := 408; CONSTANT rup_i_q : NATURAL := 1780; - CONSTANT tpll_i_q : NATURAL := 385; + CONSTANT tpll_i_q : NATURAL := 389; CONSTANT rdown_i_q : NATURAL := 1600 ); PORT ( @@ -19,5 +19,5 @@ END buf_x2; ARCHITECTURE behaviour_data_flow OF buf_x2 IS BEGIN - q <= i after 1005 ps; + q <= i after 1008 ps; END; diff --git a/alliance/share/cells/sxlib/buf_x4.al b/alliance/share/cells/sxlib/buf_x4.al new file mode 100644 index 00000000..33e1845a --- /dev/null +++ b/alliance/share/cells/sxlib/buf_x4.al @@ -0,0 +1,23 @@ +V ALLIANCE : 6 +H buf_x4,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,5 +C q,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,2,3,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00006 +T P,0.35,5.9,4,3,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00005 +T P,0.35,2.9,4,5,3,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00004 +T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 +T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,1.4,3,5,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 5,EXTERNAL,i +Q 0.00373582 +S 4,EXTERNAL,vdd +Q 0.00527712 +S 3,INTERNAL +Q 0.00574803 +S 2,EXTERNAL,q +Q 0.00258522 +S 1,EXTERNAL,vss +Q 0.00374949 +EOF diff --git a/alliance/share/cells/sxlib/buf_x4.vbe b/alliance/share/cells/sxlib/buf_x4.vbe index 3aa2588f..0d932c36 100644 --- a/alliance/share/cells/sxlib/buf_x4.vbe +++ b/alliance/share/cells/sxlib/buf_x4.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 1250; CONSTANT transistors : NATURAL := 6; CONSTANT cin_i : NATURAL := 9; - CONSTANT tphh_i_q : NATURAL := 374; + CONSTANT tphh_i_q : NATURAL := 377; CONSTANT rup_i_q : NATURAL := 890; - CONSTANT tpll_i_q : NATURAL := 396; + CONSTANT tpll_i_q : NATURAL := 408; CONSTANT rdown_i_q : NATURAL := 800 ); PORT ( @@ -19,5 +19,5 @@ END buf_x4; ARCHITECTURE behaviour_data_flow OF buf_x4 IS BEGIN - q <= i after 996 ps; + q <= i after 1008 ps; END; diff --git a/alliance/share/cells/sxlib/buf_x8.al b/alliance/share/cells/sxlib/buf_x8.al new file mode 100644 index 00000000..7ae56ffa --- /dev/null +++ b/alliance/share/cells/sxlib/buf_x8.al @@ -0,0 +1,27 @@ +V ALLIANCE : 6 +H buf_x8,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,5 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,5.9,4,5,2,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00010 +T P,0.35,5.9,4,2,1,0,0.75,0.75,13.3,13.3,9,11.25,tr_00009 +T P,0.35,5.9,1,2,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 +T P,0.35,5.9,4,2,1,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00007 +T P,0.35,5.9,1,2,4,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00006 +T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00005 +T N,0.35,2.9,1,2,3,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 +T N,0.35,2.9,3,2,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 +T N,0.35,2.9,3,2,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,2.9,1,2,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 +S 5,EXTERNAL,i +Q 0.00373582 +S 4,EXTERNAL,vdd +Q 0.00774528 +S 3,EXTERNAL,vss +Q 0.00653202 +S 2,INTERNAL +Q 0.00908482 +S 1,EXTERNAL,q +Q 0.00599301 +EOF diff --git a/alliance/share/cells/sxlib/buf_x8.vbe b/alliance/share/cells/sxlib/buf_x8.vbe index 6a11177e..b3ea8508 100644 --- a/alliance/share/cells/sxlib/buf_x8.vbe +++ b/alliance/share/cells/sxlib/buf_x8.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 2000; CONSTANT transistors : NATURAL := 10; CONSTANT cin_i : NATURAL := 15; - CONSTANT tphh_i_q : NATURAL := 334; + CONSTANT tphh_i_q : NATURAL := 339; CONSTANT rup_i_q : NATURAL := 440; - CONSTANT tpll_i_q : NATURAL := 388; + CONSTANT tpll_i_q : NATURAL := 395; CONSTANT rdown_i_q : NATURAL := 400 ); PORT ( @@ -19,5 +19,5 @@ END buf_x8; ARCHITECTURE behaviour_data_flow OF buf_x8 IS BEGIN - q <= i after 988 ps; + q <= i after 995 ps; END; diff --git a/alliance/share/cells/sxlib/inv_x1.al b/alliance/share/cells/sxlib/inv_x1.al new file mode 100644 index 00000000..f12a0ffa --- /dev/null +++ b/alliance/share/cells/sxlib/inv_x1.al @@ -0,0 +1,17 @@ +V ALLIANCE : 6 +H inv_x1,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,4 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,2.1,9.75,tr_00002 +T N,0.35,1.4,1,4,2,0,0.75,0.75,4.3,4.3,2.1,3,tr_00001 +S 4,EXTERNAL,i +Q 0.00353623 +S 3,EXTERNAL,vdd +Q 0.00230273 +S 2,EXTERNAL,nq +Q 0.00240895 +S 1,EXTERNAL,vss +Q 0.00223443 +EOF diff --git a/alliance/share/cells/sxlib/inv_x1.vbe b/alliance/share/cells/sxlib/inv_x1.vbe index c71fcbee..58a47b3c 100644 --- a/alliance/share/cells/sxlib/inv_x1.vbe +++ b/alliance/share/cells/sxlib/inv_x1.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 750; CONSTANT transistors : NATURAL := 2; CONSTANT cin_i : NATURAL := 8; - CONSTANT tplh_i_nq : NATURAL := 130; + CONSTANT tplh_i_nq : NATURAL := 139; CONSTANT rup_i_nq : NATURAL := 3710; - CONSTANT tphl_i_nq : NATURAL := 102; + CONSTANT tphl_i_nq : NATURAL := 100; CONSTANT rdown_i_nq : NATURAL := 3610 ); PORT ( @@ -19,5 +19,5 @@ END inv_x1; ARCHITECTURE behaviour_data_flow OF inv_x1 IS BEGIN - nq <= not (i) after 730 ps; + nq <= not (i) after 739 ps; END; diff --git a/alliance/share/cells/sxlib/inv_x2.al b/alliance/share/cells/sxlib/inv_x2.al new file mode 100644 index 00000000..2f980793 --- /dev/null +++ b/alliance/share/cells/sxlib/inv_x2.al @@ -0,0 +1,17 @@ +V ALLIANCE : 6 +H inv_x2,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,4 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,4.4,1,4,3,0,0.75,0.75,10.3,10.3,2.1,10.5,tr_00002 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00001 +S 4,EXTERNAL,i +Q 0.0031892 +S 3,EXTERNAL,vdd +Q 0.00230273 +S 2,EXTERNAL,vss +Q 0.00223443 +S 1,EXTERNAL,nq +Q 0.00276148 +EOF diff --git a/alliance/share/cells/sxlib/inv_x2.vbe b/alliance/share/cells/sxlib/inv_x2.vbe index 18e376d6..2c9660f6 100644 --- a/alliance/share/cells/sxlib/inv_x2.vbe +++ b/alliance/share/cells/sxlib/inv_x2.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 750; CONSTANT transistors : NATURAL := 2; CONSTANT cin_i : NATURAL := 12; - CONSTANT tplh_i_nq : NATURAL := 156; + CONSTANT tplh_i_nq : NATURAL := 162; CONSTANT rup_i_nq : NATURAL := 2410; - CONSTANT tphl_i_nq : NATURAL := 66; + CONSTANT tphl_i_nq : NATURAL := 68; CONSTANT rdown_i_nq : NATURAL := 1600 ); PORT ( @@ -19,5 +19,5 @@ END inv_x2; ARCHITECTURE behaviour_data_flow OF inv_x2 IS BEGIN - nq <= not (i) after 756 ps; + nq <= not (i) after 762 ps; END; diff --git a/alliance/share/cells/sxlib/inv_x4.al b/alliance/share/cells/sxlib/inv_x4.al new file mode 100644 index 00000000..44cc2353 --- /dev/null +++ b/alliance/share/cells/sxlib/inv_x4.al @@ -0,0 +1,19 @@ +V ALLIANCE : 6 +H inv_x4,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,4 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,1,4,3,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00004 +T P,0.35,4.1,3,4,1,0,0.75,0.75,9.7,9.7,3.9,12.15,tr_00003 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,3.9,2.25,tr_00002 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.1,2.25,tr_00001 +S 4,EXTERNAL,i +Q 0.00530441 +S 3,EXTERNAL,vdd +Q 0.00423058 +S 2,EXTERNAL,vss +Q 0.003751 +S 1,EXTERNAL,nq +Q 0.00258522 +EOF diff --git a/alliance/share/cells/sxlib/inv_x4.vbe b/alliance/share/cells/sxlib/inv_x4.vbe index 45fb3ab1..d7371753 100644 --- a/alliance/share/cells/sxlib/inv_x4.vbe +++ b/alliance/share/cells/sxlib/inv_x4.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 1000; CONSTANT transistors : NATURAL := 4; CONSTANT cin_i : NATURAL := 26; - CONSTANT tplh_i_nq : NATURAL := 137; + CONSTANT tplh_i_nq : NATURAL := 142; CONSTANT rup_i_nq : NATURAL := 1060; - CONSTANT tphl_i_nq : NATURAL := 68; + CONSTANT tphl_i_nq : NATURAL := 70; CONSTANT rdown_i_nq : NATURAL := 800 ); PORT ( @@ -19,5 +19,5 @@ END inv_x4; ARCHITECTURE behaviour_data_flow OF inv_x4 IS BEGIN - nq <= not (i) after 737 ps; + nq <= not (i) after 742 ps; END; diff --git a/alliance/share/cells/sxlib/inv_x8.al b/alliance/share/cells/sxlib/inv_x8.al new file mode 100644 index 00000000..2e8a091b --- /dev/null +++ b/alliance/share/cells/sxlib/inv_x8.al @@ -0,0 +1,23 @@ +V ALLIANCE : 6 +H inv_x8,L,21/ 9/99 +C i,UNKNOWN,EXTERNAL,4 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,1,4,3,0,0.75,0.75,13.3,13.3,5.7,11.25,tr_00008 +T P,0.35,5.9,3,4,1,0,0.75,0.75,13.3,13.3,7.5,11.25,tr_00007 +T P,0.35,5.9,3,4,1,0,0.75,0.75,13.3,13.3,3.9,11.25,tr_00006 +T P,0.35,5.9,1,4,3,0,0.75,0.75,13.3,13.3,2.1,11.25,tr_00005 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,5.7,2.25,tr_00004 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,7.5,2.25,tr_00003 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,2.1,2.25,tr_00002 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,3.9,2.25,tr_00001 +S 4,EXTERNAL,i +Q 0.00785425 +S 3,EXTERNAL,vdd +Q 0.00719892 +S 2,EXTERNAL,vss +Q 0.00591736 +S 1,EXTERNAL,nq +Q 0.00599301 +EOF diff --git a/alliance/share/cells/sxlib/inv_x8.vbe b/alliance/share/cells/sxlib/inv_x8.vbe index 0c90207c..ec93f201 100644 --- a/alliance/share/cells/sxlib/inv_x8.vbe +++ b/alliance/share/cells/sxlib/inv_x8.vbe @@ -3,9 +3,9 @@ GENERIC ( CONSTANT area : NATURAL := 1750; CONSTANT transistors : NATURAL := 8; CONSTANT cin_i : NATURAL := 54; - CONSTANT tplh_i_nq : NATURAL := 128; + CONSTANT tplh_i_nq : NATURAL := 132; CONSTANT rup_i_nq : NATURAL := 440; - CONSTANT tphl_i_nq : NATURAL := 83; + CONSTANT tphl_i_nq : NATURAL := 84; CONSTANT rdown_i_nq : NATURAL := 400 ); PORT ( @@ -19,5 +19,5 @@ END inv_x8; ARCHITECTURE behaviour_data_flow OF inv_x8 IS BEGIN - nq <= not (i) after 728 ps; + nq <= not (i) after 732 ps; END; diff --git a/alliance/share/cells/sxlib/mx2_x2.al b/alliance/share/cells/sxlib/mx2_x2.al new file mode 100644 index 00000000..8bf1f891 --- /dev/null +++ b/alliance/share/cells/sxlib/mx2_x2.al @@ -0,0 +1,45 @@ +V ALLIANCE : 6 +H mx2_x2,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,6 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,8 +C q,UNKNOWN,EXTERNAL,9 +C vdd,UNKNOWN,EXTERNAL,10 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,10,7,11,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00012 +T P,0.35,2.9,2,3,12,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 +T P,0.35,2.9,11,6,2,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00010 +T P,0.35,2.9,3,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00009 +T P,0.35,2.9,12,8,10,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00008 +T P,0.35,5.9,10,2,9,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00007 +T N,0.35,2.9,9,2,1,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00006 +T N,0.35,1.4,4,7,1,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00005 +T N,0.35,1.4,2,3,4,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00004 +T N,0.35,1.4,1,6,3,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00003 +T N,0.35,1.4,5,6,2,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00002 +T N,0.35,1.4,1,8,5,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00001 +S 12,INTERNAL +Q 0 +S 11,INTERNAL +Q 0 +S 10,EXTERNAL,vdd +Q 0.00658426 +S 9,EXTERNAL,q +Q 0.00264397 +S 8,EXTERNAL,i1 +Q 0.00371745 +S 7,EXTERNAL,i0 +Q 0.00336619 +S 6,EXTERNAL,cmd +Q 0.00660261 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0.00595297 +S 2,INTERNAL +Q 0.0047485 +S 1,EXTERNAL,vss +Q 0.00552667 +EOF diff --git a/alliance/share/cells/sxlib/mx2_x2.vbe b/alliance/share/cells/sxlib/mx2_x2.vbe index eab8aca2..2964d47d 100644 --- a/alliance/share/cells/sxlib/mx2_x2.vbe +++ b/alliance/share/cells/sxlib/mx2_x2.vbe @@ -5,21 +5,21 @@ GENERIC ( CONSTANT cin_cmd : NATURAL := 17; CONSTANT cin_i0 : NATURAL := 8; CONSTANT cin_i1 : NATURAL := 9; - CONSTANT tphh_cmd_q : NATURAL := 478; + CONSTANT tphh_cmd_q : NATURAL := 481; CONSTANT rup_cmd_q : NATURAL := 1780; - CONSTANT tplh_cmd_q : NATURAL := 522; + CONSTANT tplh_cmd_q : NATURAL := 532; CONSTANT rup_cmd_q : NATURAL := 1780; - CONSTANT tpll_cmd_q : NATURAL := 504; + CONSTANT tpll_cmd_q : NATURAL := 520; CONSTANT rdown_cmd_q : NATURAL := 1600; CONSTANT tphl_cmd_q : NATURAL := 483; CONSTANT rdown_cmd_q : NATURAL := 1600; - CONSTANT tphh_i0_q : NATURAL := 447; + CONSTANT tphh_i0_q : NATURAL := 448; CONSTANT rup_i0_q : NATURAL := 1780; - CONSTANT tpll_i0_q : NATURAL := 455; + CONSTANT tpll_i0_q : NATURAL := 467; CONSTANT rdown_i0_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 447; + CONSTANT tphh_i1_q : NATURAL := 448; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 455; + CONSTANT tpll_i1_q : NATURAL := 467; CONSTANT rdown_i1_q : NATURAL := 1600 ); PORT ( @@ -35,5 +35,5 @@ END mx2_x2; ARCHITECTURE behaviour_data_flow OF mx2_x2 IS BEGIN - q <= ((i1 and cmd) or (not (cmd) and i0)) after 1122 ps; + q <= ((i1 and cmd) or (not (cmd) and i0)) after 1132 ps; END; diff --git a/alliance/share/cells/sxlib/mx2_x4.al b/alliance/share/cells/sxlib/mx2_x4.al new file mode 100644 index 00000000..7a024d7c --- /dev/null +++ b/alliance/share/cells/sxlib/mx2_x4.al @@ -0,0 +1,47 @@ +V ALLIANCE : 6 +H mx2_x4,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,6 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,9 +C vdd,UNKNOWN,EXTERNAL,10 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,11,7,10,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00014 +T P,0.35,2.9,2,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00013 +T P,0.35,2.9,12,6,1,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00012 +T P,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00011 +T P,0.35,2.9,10,8,12,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00010 +T P,0.35,5.9,9,1,10,0,0.75,0.75,13.3,13.3,13.2,11.25,tr_00009 +T P,0.35,5.9,10,1,9,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00008 +T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00007 +T N,0.35,1.4,4,6,1,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00006 +T N,0.35,1.4,3,6,2,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00005 +T N,0.35,1.4,1,2,5,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00004 +T N,0.35,1.4,5,8,3,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00003 +T N,0.35,2.9,9,1,3,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00002 +T N,0.35,2.9,3,1,9,0,0.75,0.75,7.3,7.3,13.2,2.25,tr_00001 +S 12,INTERNAL +Q 0 +S 11,INTERNAL +Q 0 +S 10,EXTERNAL,vdd +Q 0.00862963 +S 9,EXTERNAL,q +Q 0.00264397 +S 8,EXTERNAL,i0 +Q 0.00336619 +S 7,EXTERNAL,i1 +Q 0.00371745 +S 6,EXTERNAL,cmd +Q 0.00660261 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0 +S 3,EXTERNAL,vss +Q 0.00721951 +S 2,INTERNAL +Q 0.00595297 +S 1,INTERNAL +Q 0.00607876 +EOF diff --git a/alliance/share/cells/sxlib/mx2_x4.vbe b/alliance/share/cells/sxlib/mx2_x4.vbe index 0823c722..dbfd50c3 100644 --- a/alliance/share/cells/sxlib/mx2_x4.vbe +++ b/alliance/share/cells/sxlib/mx2_x4.vbe @@ -5,21 +5,21 @@ GENERIC ( CONSTANT cin_cmd : NATURAL := 17; CONSTANT cin_i0 : NATURAL := 8; CONSTANT cin_i1 : NATURAL := 9; - CONSTANT tphh_cmd_q : NATURAL := 605; + CONSTANT tphh_cmd_q : NATURAL := 612; CONSTANT rup_cmd_q : NATURAL := 890; - CONSTANT tplh_cmd_q : NATURAL := 619; + CONSTANT tplh_cmd_q : NATURAL := 629; CONSTANT rup_cmd_q : NATURAL := 890; - CONSTANT tpll_cmd_q : NATURAL := 627; + CONSTANT tpll_cmd_q : NATURAL := 645; CONSTANT rdown_cmd_q : NATURAL := 800; CONSTANT tphl_cmd_q : NATURAL := 572; CONSTANT rdown_cmd_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 557; + CONSTANT tphh_i1_q : NATURAL := 560; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 561; + CONSTANT tpll_i1_q : NATURAL := 574; CONSTANT rdown_i1_q : NATURAL := 800; - CONSTANT tphh_i0_q : NATURAL := 557; + CONSTANT tphh_i0_q : NATURAL := 560; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 561; + CONSTANT tpll_i0_q : NATURAL := 574; CONSTANT rdown_i0_q : NATURAL := 800 ); PORT ( @@ -35,5 +35,5 @@ END mx2_x4; ARCHITECTURE behaviour_data_flow OF mx2_x4 IS BEGIN - q <= ((i1 and cmd) or (not (cmd) and i0)) after 1227 ps; + q <= ((i1 and cmd) or (not (cmd) and i0)) after 1245 ps; END; diff --git a/alliance/share/cells/sxlib/na2_x1.al b/alliance/share/cells/sxlib/na2_x1.al new file mode 100644 index 00000000..c9700ce2 --- /dev/null +++ b/alliance/share/cells/sxlib/na2_x1.al @@ -0,0 +1,24 @@ +V ALLIANCE : 6 +H na2_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,5 +C i1,UNKNOWN,EXTERNAL,4 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,2.9,1,5,6,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00004 +T P,0.35,2.9,6,4,1,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00003 +T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00002 +T N,0.35,2.9,3,4,1,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00001 +S 6,EXTERNAL,vdd +Q 0.00282047 +S 5,EXTERNAL,i0 +Q 0.00353623 +S 4,EXTERNAL,i1 +Q 0.00368237 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,vss +Q 0.0026442 +S 1,EXTERNAL,nq +Q 0.00279086 +EOF diff --git a/alliance/share/cells/sxlib/na2_x1.vbe b/alliance/share/cells/sxlib/na2_x1.vbe index e94b1196..e390532d 100644 --- a/alliance/share/cells/sxlib/na2_x1.vbe +++ b/alliance/share/cells/sxlib/na2_x1.vbe @@ -4,11 +4,11 @@ GENERIC ( CONSTANT transistors : NATURAL := 4; CONSTANT cin_i0 : NATURAL := 11; CONSTANT cin_i1 : NATURAL := 11; - CONSTANT tplh_i1_nq : NATURAL := 232; + CONSTANT tplh_i1_nq : NATURAL := 242; CONSTANT rup_i1_nq : NATURAL := 3710; - CONSTANT tphl_i1_nq : NATURAL := 106; + CONSTANT tphl_i1_nq : NATURAL := 109; CONSTANT rdown_i1_nq : NATURAL := 2820; - CONSTANT tplh_i0_nq : NATURAL := 284; + CONSTANT tplh_i0_nq : NATURAL := 294; CONSTANT rup_i0_nq : NATURAL := 3710; CONSTANT tphl_i0_nq : NATURAL := 57; CONSTANT rdown_i0_nq : NATURAL := 2820 @@ -25,5 +25,5 @@ END na2_x1; ARCHITECTURE behaviour_data_flow OF na2_x1 IS BEGIN - nq <= not ((i0 and i1)) after 884 ps; + nq <= not ((i0 and i1)) after 894 ps; END; diff --git a/alliance/share/cells/sxlib/na2_x4.al b/alliance/share/cells/sxlib/na2_x4.al new file mode 100644 index 00000000..2085a3b3 --- /dev/null +++ b/alliance/share/cells/sxlib/na2_x4.al @@ -0,0 +1,34 @@ +V ALLIANCE : 6 +H na2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,7 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,6,3,5,0,0.75,0.75,7.3,7.3,8.7,9.75,tr_00010 +T P,0.35,5.9,2,6,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 +T P,0.35,5.9,5,6,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 +T P,0.35,2.9,3,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00007 +T P,0.35,2.9,5,7,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00006 +T N,0.35,2.9,1,6,2,0,0.75,0.75,7.3,7.3,5.1,2.25,tr_00005 +T N,0.35,2.9,2,6,1,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00004 +T N,0.35,1.4,1,3,6,0,0.75,0.75,4.3,4.3,8.7,3,tr_00003 +T N,0.35,2.9,4,7,1,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00002 +T N,0.35,2.9,3,8,4,0,0.75,0.75,7.3,7.3,1.8,3.75,tr_00001 +S 8,EXTERNAL,i0 +Q 0.00260759 +S 7,EXTERNAL,i1 +Q 0.00297253 +S 6,INTERNAL +Q 0.0060306 +S 5,EXTERNAL,vdd +Q 0.0046087 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0.00560951 +S 2,EXTERNAL,nq +Q 0.00214456 +S 1,EXTERNAL,vss +Q 0.00419742 +EOF diff --git a/alliance/share/cells/sxlib/na2_x4.vbe b/alliance/share/cells/sxlib/na2_x4.vbe index 516645fb..7fb7c819 100644 --- a/alliance/share/cells/sxlib/na2_x4.vbe +++ b/alliance/share/cells/sxlib/na2_x4.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 10; CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; - CONSTANT tplh_i1_nq : NATURAL := 594; + CONSTANT tplh_i1_nq : NATURAL := 606; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 348; + CONSTANT tphl_i1_nq : NATURAL := 349; CONSTANT rdown_i1_nq : NATURAL := 800; - CONSTANT tplh_i0_nq : NATURAL := 547; + CONSTANT tplh_i0_nq : NATURAL := 557; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 404; + CONSTANT tphl_i0_nq : NATURAL := 408; CONSTANT rdown_i0_nq : NATURAL := 800 ); PORT ( @@ -25,5 +25,5 @@ END na2_x4; ARCHITECTURE behaviour_data_flow OF na2_x4 IS BEGIN - nq <= not ((i0 and i1)) after 1194 ps; + nq <= not ((i0 and i1)) after 1206 ps; END; diff --git a/alliance/share/cells/sxlib/na3_x1.al b/alliance/share/cells/sxlib/na3_x1.al new file mode 100644 index 00000000..a89ffb8c --- /dev/null +++ b/alliance/share/cells/sxlib/na3_x1.al @@ -0,0 +1,31 @@ +V ALLIANCE : 6 +H na3_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,5 +C i2,UNKNOWN,EXTERNAL,6 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,8 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,2,7,8,0,0.75,0.75,7.3,7.3,2.1,11.25,tr_00006 +T P,0.35,2.9,2,6,8,0,0.75,0.75,7.3,7.3,5.7,11.25,tr_00005 +T P,0.35,2.9,8,5,2,0,0.75,0.75,7.3,7.3,3.9,11.25,tr_00004 +T N,0.35,2.9,1,6,2,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00003 +T N,0.35,2.9,4,5,1,0,0.75,0.75,7.3,7.3,3,2.25,tr_00002 +T N,0.35,2.9,3,7,4,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 +S 8,EXTERNAL,vdd +Q 0.0033382 +S 7,EXTERNAL,i0 +Q 0.00388325 +S 6,EXTERNAL,i2 +Q 0.00352565 +S 5,EXTERNAL,i1 +Q 0.00390877 +S 4,INTERNAL +Q 0 +S 3,EXTERNAL,vss +Q 0.00298567 +S 2,EXTERNAL,nq +Q 0.00346654 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/na3_x1.vbe b/alliance/share/cells/sxlib/na3_x1.vbe index cd7ad1c3..37d7f255 100644 --- a/alliance/share/cells/sxlib/na3_x1.vbe +++ b/alliance/share/cells/sxlib/na3_x1.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 11; CONSTANT cin_i1 : NATURAL := 11; CONSTANT cin_i2 : NATURAL := 11; - CONSTANT tplh_i1_nq : NATURAL := 312; + CONSTANT tplh_i1_nq : NATURAL := 322; CONSTANT rup_i1_nq : NATURAL := 3710; - CONSTANT tphl_i1_nq : NATURAL := 164; + CONSTANT tphl_i1_nq : NATURAL := 168; CONSTANT rdown_i1_nq : NATURAL := 4070; - CONSTANT tplh_i2_nq : NATURAL := 262; + CONSTANT tplh_i2_nq : NATURAL := 272; CONSTANT rup_i2_nq : NATURAL := 3710; - CONSTANT tphl_i2_nq : NATURAL := 185; + CONSTANT tphl_i2_nq : NATURAL := 191; CONSTANT rdown_i2_nq : NATURAL := 4070; - CONSTANT tplh_i0_nq : NATURAL := 358; + CONSTANT tplh_i0_nq : NATURAL := 369; CONSTANT rup_i0_nq : NATURAL := 3710; - CONSTANT tphl_i0_nq : NATURAL := 116; + CONSTANT tphl_i0_nq : NATURAL := 117; CONSTANT rdown_i0_nq : NATURAL := 4070 ); PORT ( @@ -31,5 +31,5 @@ END na3_x1; ARCHITECTURE behaviour_data_flow OF na3_x1 IS BEGIN - nq <= not (((i0 and i1) and i2)) after 958 ps; + nq <= not (((i0 and i1) and i2)) after 969 ps; END; diff --git a/alliance/share/cells/sxlib/na3_x4.al b/alliance/share/cells/sxlib/na3_x4.al new file mode 100644 index 00000000..b4777b70 --- /dev/null +++ b/alliance/share/cells/sxlib/na3_x4.al @@ -0,0 +1,41 @@ +V ALLIANCE : 6 +H na3_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,10 +C nq,UNKNOWN,EXTERNAL,5 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,2.9,6,9,3,0,0.75,0.75,7.3,7.3,5.4,10.95,tr_00012 +T P,0.35,2.9,3,10,6,0,0.75,0.75,7.3,7.3,3.6,10.95,tr_00011 +T P,0.35,2.9,6,8,3,0,0.75,0.75,7.3,7.3,1.8,10.95,tr_00010 +T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00009 +T P,0.35,2.9,7,3,6,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00008 +T P,0.35,5.9,5,7,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00007 +T N,0.35,2.9,2,9,4,0,0.75,0.75,7.3,7.3,4.5,3.75,tr_00006 +T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,2.1,3.75,tr_00005 +T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,3.3,3.75,tr_00004 +T N,0.35,2.9,4,7,5,0,0.75,0.75,7.3,7.3,6.6,2.25,tr_00003 +T N,0.35,2.9,5,7,4,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00002 +T N,0.35,1.4,4,3,7,0,0.75,0.75,4.3,4.3,10.2,3,tr_00001 +S 10,EXTERNAL,i2 +Q 0.00312291 +S 9,EXTERNAL,i1 +Q 0.00275797 +S 8,EXTERNAL,i0 +Q 0.00290312 +S 7,INTERNAL +Q 0.0060306 +S 6,EXTERNAL,vdd +Q 0.00436263 +S 5,EXTERNAL,nq +Q 0.00214456 +S 4,EXTERNAL,vss +Q 0.00436263 +S 3,INTERNAL +Q 0.00663132 +S 2,INTERNAL +Q 0 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/na3_x4.vbe b/alliance/share/cells/sxlib/na3_x4.vbe index eaeed52e..5a219360 100644 --- a/alliance/share/cells/sxlib/na3_x4.vbe +++ b/alliance/share/cells/sxlib/na3_x4.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; - CONSTANT tplh_i0_nq : NATURAL := 594; + CONSTANT tplh_i0_nq : NATURAL := 605; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 543; + CONSTANT tphl_i0_nq : NATURAL := 550; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 639; + CONSTANT tplh_i2_nq : NATURAL := 651; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 508; + CONSTANT tphl_i2_nq : NATURAL := 512; CONSTANT rdown_i2_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 682; + CONSTANT tplh_i1_nq : NATURAL := 694; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 453; + CONSTANT tphl_i1_nq : NATURAL := 454; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -31,5 +31,5 @@ END na3_x4; ARCHITECTURE behaviour_data_flow OF na3_x4 IS BEGIN - nq <= not (((i0 and i1) and i2)) after 1282 ps; + nq <= not (((i0 and i1) and i2)) after 1294 ps; END; diff --git a/alliance/share/cells/sxlib/na4_x1.al b/alliance/share/cells/sxlib/na4_x1.al new file mode 100644 index 00000000..483b3d1e --- /dev/null +++ b/alliance/share/cells/sxlib/na4_x1.al @@ -0,0 +1,38 @@ +V ALLIANCE : 6 +H na4_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,7 +C i2,UNKNOWN,EXTERNAL,6 +C i3,UNKNOWN,EXTERNAL,9 +C nq,UNKNOWN,EXTERNAL,4 +C vdd,UNKNOWN,EXTERNAL,10 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,10,7,4,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 +T P,0.35,2.9,4,6,10,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00007 +T P,0.35,2.9,10,9,4,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00006 +T P,0.35,2.9,4,8,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00005 +T N,0.35,2.9,3,8,1,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00004 +T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3,2.25,tr_00003 +T N,0.35,2.9,2,6,5,0,0.75,0.75,7.3,7.3,4.2,2.25,tr_00002 +T N,0.35,2.9,5,9,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 +S 10,EXTERNAL,vdd +Q 0.00444349 +S 9,EXTERNAL,i3 +Q 0.00381484 +S 8,EXTERNAL,i0 +Q 0.00323647 +S 7,EXTERNAL,i1 +Q 0.00345625 +S 6,EXTERNAL,i2 +Q 0.00367603 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,nq +Q 0.0035253 +S 3,EXTERNAL,vss +Q 0.00332715 +S 2,INTERNAL +Q 0 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/na4_x1.vbe b/alliance/share/cells/sxlib/na4_x1.vbe index 8543398e..3a8ceb53 100644 --- a/alliance/share/cells/sxlib/na4_x1.vbe +++ b/alliance/share/cells/sxlib/na4_x1.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 11; CONSTANT cin_i2 : NATURAL := 11; CONSTANT cin_i3 : NATURAL := 11; - CONSTANT tplh_i0_nq : NATURAL := 424; + CONSTANT tplh_i0_nq : NATURAL := 437; CONSTANT rup_i0_nq : NATURAL := 3710; - CONSTANT tphl_i0_nq : NATURAL := 174; + CONSTANT tphl_i0_nq : NATURAL := 175; CONSTANT rdown_i0_nq : NATURAL := 5340; - CONSTANT tplh_i3_nq : NATURAL := 291; + CONSTANT tplh_i3_nq : NATURAL := 301; CONSTANT rup_i3_nq : NATURAL := 3710; - CONSTANT tphl_i3_nq : NATURAL := 270; + CONSTANT tphl_i3_nq : NATURAL := 279; CONSTANT rdown_i3_nq : NATURAL := 5340; - CONSTANT tplh_i2_nq : NATURAL := 338; + CONSTANT tplh_i2_nq : NATURAL := 350; CONSTANT rup_i2_nq : NATURAL := 3710; - CONSTANT tphl_i2_nq : NATURAL := 258; + CONSTANT tphl_i2_nq : NATURAL := 265; CONSTANT rdown_i2_nq : NATURAL := 5340; - CONSTANT tplh_i1_nq : NATURAL := 383; + CONSTANT tplh_i1_nq : NATURAL := 395; CONSTANT rup_i1_nq : NATURAL := 3710; - CONSTANT tphl_i1_nq : NATURAL := 229; + CONSTANT tphl_i1_nq : NATURAL := 234; CONSTANT rdown_i1_nq : NATURAL := 5340 ); PORT ( @@ -37,5 +37,5 @@ END na4_x1; ARCHITECTURE behaviour_data_flow OF na4_x1 IS BEGIN - nq <= not ((((i0 and i1) and i2) and i3)) after 1024 ps; + nq <= not ((((i0 and i1) and i2) and i3)) after 1037 ps; END; diff --git a/alliance/share/cells/sxlib/na4_x4.al b/alliance/share/cells/sxlib/na4_x4.al new file mode 100644 index 00000000..ace61370 --- /dev/null +++ b/alliance/share/cells/sxlib/na4_x4.al @@ -0,0 +1,48 @@ +V ALLIANCE : 6 +H na4_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,11 +C i3,UNKNOWN,EXTERNAL,12 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,5,12,7,0,0.75,0.75,7.3,7.3,13.2,11.25,tr_00014 +T P,0.35,2.9,7,11,5,0,0.75,0.75,7.3,7.3,11.4,11.25,tr_00013 +T P,0.35,2.9,5,8,7,0,0.75,0.75,7.3,7.3,9.6,11.25,tr_00012 +T P,0.35,2.9,7,6,5,0,0.75,0.75,7.3,7.3,7.8,11.25,tr_00011 +T P,0.35,5.9,2,4,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 +T P,0.35,5.9,5,4,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 +T P,0.35,2.9,5,7,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00008 +T N,0.35,2.9,9,11,10,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00007 +T N,0.35,2.9,1,8,9,0,0.75,0.75,7.3,7.3,9,2.25,tr_00006 +T N,0.35,2.9,3,6,1,0,0.75,0.75,7.3,7.3,7.8,2.25,tr_00005 +T N,0.35,2.9,10,12,7,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00004 +T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 +T N,0.35,2.9,3,4,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,1.4,4,7,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 12,EXTERNAL,i3 +Q 0.00381484 +S 11,EXTERNAL,i2 +Q 0.00367603 +S 10,INTERNAL +Q 0 +S 9,INTERNAL +Q 0 +S 8,EXTERNAL,i1 +Q 0.00345625 +S 7,INTERNAL +Q 0.00793105 +S 6,EXTERNAL,i0 +Q 0.00323647 +S 5,EXTERNAL,vdd +Q 0.00557437 +S 4,INTERNAL +Q 0.00589179 +S 3,EXTERNAL,vss +Q 0.00504558 +S 2,EXTERNAL,nq +Q 0.00211518 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/na4_x4.vbe b/alliance/share/cells/sxlib/na4_x4.vbe index 89c3970d..6026cd6a 100644 --- a/alliance/share/cells/sxlib/na4_x4.vbe +++ b/alliance/share/cells/sxlib/na4_x4.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 11; CONSTANT cin_i2 : NATURAL := 11; CONSTANT cin_i3 : NATURAL := 11; - CONSTANT tplh_i0_nq : NATURAL := 759; + CONSTANT tplh_i0_nq : NATURAL := 773; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 570; + CONSTANT tphl_i0_nq : NATURAL := 573; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 720; + CONSTANT tplh_i1_nq : NATURAL := 733; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 631; + CONSTANT tphl_i1_nq : NATURAL := 637; CONSTANT rdown_i1_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 679; + CONSTANT tplh_i2_nq : NATURAL := 691; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 667; + CONSTANT tphl_i2_nq : NATURAL := 675; CONSTANT rdown_i2_nq : NATURAL := 800; - CONSTANT tplh_i3_nq : NATURAL := 636; + CONSTANT tplh_i3_nq : NATURAL := 647; CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i3_nq : NATURAL := 687; + CONSTANT tphl_i3_nq : NATURAL := 697; CONSTANT rdown_i3_nq : NATURAL := 800 ); PORT ( @@ -37,5 +37,5 @@ END na4_x4; ARCHITECTURE behaviour_data_flow OF na4_x4 IS BEGIN - nq <= not ((((i0 and i1) and i2) and i3)) after 1359 ps; + nq <= not ((((i0 and i1) and i2) and i3)) after 1373 ps; END; diff --git a/alliance/share/cells/sxlib/nao2o22_x1.al b/alliance/share/cells/sxlib/nao2o22_x1.al new file mode 100644 index 00000000..6ff9a7b4 --- /dev/null +++ b/alliance/share/cells/sxlib/nao2o22_x1.al @@ -0,0 +1,38 @@ +V ALLIANCE : 6 +H nao2o22_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,10 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,9 +C i3,UNKNOWN,EXTERNAL,7 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,5.9,2,8,5,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00008 +T P,0.35,5.9,5,10,4,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00007 +T P,0.35,5.9,6,7,2,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 +T P,0.35,5.9,4,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 +T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,2.9,1,7,3,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 +T N,0.35,2.9,2,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 +S 10,EXTERNAL,i0 +Q 0.00260759 +S 9,EXTERNAL,i2 +Q 0.00288944 +S 8,EXTERNAL,i1 +Q 0.00288494 +S 7,EXTERNAL,i3 +Q 0.00316679 +S 6,INTERNAL +Q 0 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00490248 +S 3,EXTERNAL,vss +Q 0.00449119 +S 2,EXTERNAL,nq +Q 0.00282024 +S 1,INTERNAL +Q 0.00199441 +EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x1.vbe b/alliance/share/cells/sxlib/nao2o22_x1.vbe index fb4ad39c..914b27a1 100644 --- a/alliance/share/cells/sxlib/nao2o22_x1.vbe +++ b/alliance/share/cells/sxlib/nao2o22_x1.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 14; CONSTANT cin_i2 : NATURAL := 14; CONSTANT cin_i3 : NATURAL := 14; - CONSTANT tplh_i2_nq : NATURAL := 300; + CONSTANT tplh_i2_nq : NATURAL := 306; CONSTANT rup_i2_nq : NATURAL := 3200; - CONSTANT tphl_i2_nq : NATURAL := 231; + CONSTANT tphl_i2_nq : NATURAL := 234; CONSTANT rdown_i2_nq : NATURAL := 2820; - CONSTANT tplh_i3_nq : NATURAL := 371; + CONSTANT tplh_i3_nq : NATURAL := 381; CONSTANT rup_i3_nq : NATURAL := 3200; - CONSTANT tphl_i3_nq : NATURAL := 169; + CONSTANT tphl_i3_nq : NATURAL := 171; CONSTANT rdown_i3_nq : NATURAL := 2820; - CONSTANT tplh_i0_nq : NATURAL := 221; + CONSTANT tplh_i0_nq : NATURAL := 226; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphl_i0_nq : NATURAL := 285; + CONSTANT tphl_i0_nq : NATURAL := 291; CONSTANT rdown_i0_nq : NATURAL := 2820; - CONSTANT tplh_i1_nq : NATURAL := 278; + CONSTANT tplh_i1_nq : NATURAL := 286; CONSTANT rup_i1_nq : NATURAL := 3200; - CONSTANT tphl_i1_nq : NATURAL := 210; + CONSTANT tphl_i1_nq : NATURAL := 215; CONSTANT rdown_i1_nq : NATURAL := 2820 ); PORT ( @@ -37,5 +37,5 @@ END nao2o22_x1; ARCHITECTURE behaviour_data_flow OF nao2o22_x1 IS BEGIN - nq <= not (((i0 or i1) and (i2 or i3))) after 971 ps; + nq <= not (((i0 or i1) and (i2 or i3))) after 981 ps; END; diff --git a/alliance/share/cells/sxlib/nao2o22_x4.al b/alliance/share/cells/sxlib/nao2o22_x4.al new file mode 100644 index 00000000..02e8b4eb --- /dev/null +++ b/alliance/share/cells/sxlib/nao2o22_x4.al @@ -0,0 +1,48 @@ +V ALLIANCE : 6 +H nao2o22_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,4 +C i2,UNKNOWN,EXTERNAL,7 +C i3,UNKNOWN,EXTERNAL,5 +C nq,UNKNOWN,EXTERNAL,8 +C vdd,UNKNOWN,EXTERNAL,10 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,10,3,9,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00014 +T P,0.35,5.9,10,9,8,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00013 +T P,0.35,5.9,8,9,10,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00012 +T P,0.35,2.9,11,6,10,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00011 +T P,0.35,2.9,12,5,3,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00010 +T P,0.35,2.9,10,7,12,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00009 +T P,0.35,2.9,3,4,11,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00008 +T N,0.35,1.4,9,3,1,0,0.75,0.75,4.3,4.3,10.8,3,tr_00007 +T N,0.35,2.9,8,9,1,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00006 +T N,0.35,2.9,1,9,8,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00005 +T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00003 +T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,1.8,3,tr_00002 +T N,0.35,1.4,3,4,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 +S 12,INTERNAL +Q 0 +S 11,INTERNAL +Q 0 +S 10,EXTERNAL,vdd +Q 0.00820729 +S 9,INTERNAL +Q 0.00518414 +S 8,EXTERNAL,nq +Q 0.00258522 +S 7,EXTERNAL,i2 +Q 0.00295462 +S 6,EXTERNAL,i0 +Q 0.00295462 +S 5,EXTERNAL,i3 +Q 0.00323197 +S 4,EXTERNAL,i1 +Q 0.00323197 +S 3,INTERNAL +Q 0.0066832 +S 2,INTERNAL +Q 0.00199441 +S 1,EXTERNAL,vss +Q 0.00726721 +EOF diff --git a/alliance/share/cells/sxlib/nao2o22_x4.vbe b/alliance/share/cells/sxlib/nao2o22_x4.vbe index bc543208..c7fca5e8 100644 --- a/alliance/share/cells/sxlib/nao2o22_x4.vbe +++ b/alliance/share/cells/sxlib/nao2o22_x4.vbe @@ -6,19 +6,19 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 8; CONSTANT cin_i2 : NATURAL := 8; CONSTANT cin_i3 : NATURAL := 8; - CONSTANT tplh_i0_nq : NATURAL := 620; + CONSTANT tplh_i0_nq : NATURAL := 631; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 717; + CONSTANT tphl_i0_nq : NATURAL := 722; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 697; + CONSTANT tplh_i1_nq : NATURAL := 713; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 651; + CONSTANT tphl_i1_nq : NATURAL := 654; CONSTANT rdown_i1_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 697; + CONSTANT tplh_i2_nq : NATURAL := 709; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 643; + CONSTANT tphl_i2_nq : NATURAL := 644; CONSTANT rdown_i2_nq : NATURAL := 800; - CONSTANT tplh_i3_nq : NATURAL := 786; + CONSTANT tplh_i3_nq : NATURAL := 803; CONSTANT rup_i3_nq : NATURAL := 890; CONSTANT tphl_i3_nq : NATURAL := 587; CONSTANT rdown_i3_nq : NATURAL := 800 @@ -37,5 +37,5 @@ END nao2o22_x4; ARCHITECTURE behaviour_data_flow OF nao2o22_x4 IS BEGIN - nq <= not (((i0 or i1) and (i2 or i3))) after 1386 ps; + nq <= not (((i0 or i1) and (i2 or i3))) after 1403 ps; END; diff --git a/alliance/share/cells/sxlib/nmx2_x1.al b/alliance/share/cells/sxlib/nmx2_x1.al new file mode 100644 index 00000000..f81f8c3b --- /dev/null +++ b/alliance/share/cells/sxlib/nmx2_x1.al @@ -0,0 +1,41 @@ +V ALLIANCE : 6 +H nmx2_x1,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,9 +C i0,UNKNOWN,EXTERNAL,10 +C i1,UNKNOWN,EXTERNAL,11 +C nq,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,7 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,3,5,6,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00010 +T P,0.35,5.9,8,9,3,0,0.75,0.75,13.3,13.3,5.1,11.25,tr_00009 +T P,0.35,5.9,6,11,7,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00008 +T P,0.35,5.9,7,10,8,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00007 +T P,0.35,2.9,5,9,7,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00006 +T N,0.35,2.9,2,9,3,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00005 +T N,0.35,2.9,3,5,4,0,0.75,0.75,7.3,7.3,5.1,2.25,tr_00004 +T N,0.35,2.9,1,11,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00003 +T N,0.35,2.9,4,10,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,1.4,1,9,5,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 11,EXTERNAL,i1 +Q 0.00271107 +S 10,EXTERNAL,i0 +Q 0.00265635 +S 9,EXTERNAL,cmd +Q 0.00492843 +S 8,INTERNAL +Q 0 +S 7,EXTERNAL,vdd +Q 0.00384489 +S 6,INTERNAL +Q 0 +S 5,INTERNAL +Q 0.00698278 +S 4,INTERNAL +Q 0 +S 3,EXTERNAL,nq +Q 0.00270273 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,vss +Q 0.00384489 +EOF diff --git a/alliance/share/cells/sxlib/nmx2_x1.vbe b/alliance/share/cells/sxlib/nmx2_x1.vbe index f711269c..fdfb982c 100644 --- a/alliance/share/cells/sxlib/nmx2_x1.vbe +++ b/alliance/share/cells/sxlib/nmx2_x1.vbe @@ -5,21 +5,21 @@ GENERIC ( CONSTANT cin_cmd : NATURAL := 21; CONSTANT cin_i0 : NATURAL := 14; CONSTANT cin_i1 : NATURAL := 14; - CONSTANT tplh_cmd_nq : NATURAL := 278; + CONSTANT tplh_cmd_nq : NATURAL := 286; CONSTANT rup_cmd_nq : NATURAL := 3200; CONSTANT tphh_cmd_nq : NATURAL := 377; CONSTANT rup_cmd_nq : NATURAL := 3200; - CONSTANT tphl_cmd_nq : NATURAL := 210; + CONSTANT tphl_cmd_nq : NATURAL := 215; CONSTANT rdown_cmd_nq : NATURAL := 2820; - CONSTANT tpll_cmd_nq : NATURAL := 398; + CONSTANT tpll_cmd_nq : NATURAL := 409; CONSTANT rdown_cmd_nq : NATURAL := 2820; - CONSTANT tplh_i1_nq : NATURAL := 250; + CONSTANT tplh_i1_nq : NATURAL := 255; CONSTANT rup_i1_nq : NATURAL := 3200; - CONSTANT tphl_i1_nq : NATURAL := 211; + CONSTANT tphl_i1_nq : NATURAL := 214; CONSTANT rdown_i1_nq : NATURAL := 2820; - CONSTANT tplh_i0_nq : NATURAL := 250; + CONSTANT tplh_i0_nq : NATURAL := 255; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphl_i0_nq : NATURAL := 211; + CONSTANT tphl_i0_nq : NATURAL := 214; CONSTANT rdown_i0_nq : NATURAL := 2820 ); PORT ( @@ -35,5 +35,5 @@ END nmx2_x1; ARCHITECTURE behaviour_data_flow OF nmx2_x1 IS BEGIN - nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 998 ps; + nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 1009 ps; END; diff --git a/alliance/share/cells/sxlib/nmx2_x4.al b/alliance/share/cells/sxlib/nmx2_x4.al new file mode 100644 index 00000000..c1f68e45 --- /dev/null +++ b/alliance/share/cells/sxlib/nmx2_x4.al @@ -0,0 +1,51 @@ +V ALLIANCE : 6 +H nmx2_x4,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,7 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,6 +C nq,UNKNOWN,EXTERNAL,10 +C vdd,UNKNOWN,EXTERNAL,11 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,11,8,12,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00016 +T P,0.35,2.9,3,4,13,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00015 +T P,0.35,2.9,12,7,3,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00014 +T P,0.35,2.9,4,7,11,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00013 +T P,0.35,2.9,13,6,11,0,0.75,0.75,7.3,7.3,8.4,11.25,tr_00012 +T P,0.35,2.9,11,3,9,0,0.75,0.75,7.3,7.3,10.2,11.25,tr_00011 +T P,0.35,5.9,11,9,10,0,0.75,0.75,13.3,13.3,14.1,11.25,tr_00010 +T P,0.35,5.9,10,9,11,0,0.75,0.75,13.3,13.3,15.9,11.25,tr_00009 +T N,0.35,1.4,5,8,1,0,0.75,0.75,4.3,4.3,3.6,1.5,tr_00008 +T N,0.35,1.4,3,4,5,0,0.75,0.75,4.3,4.3,4.8,1.5,tr_00007 +T N,0.35,1.4,1,7,4,0,0.75,0.75,4.3,4.3,1.8,1.5,tr_00006 +T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,7.2,1.5,tr_00005 +T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,8.4,1.5,tr_00004 +T N,0.35,1.4,9,3,1,0,0.75,0.75,4.3,4.3,10.2,1.5,tr_00003 +T N,0.35,2.9,10,9,1,0,0.75,0.75,7.3,7.3,14.1,2.25,tr_00002 +T N,0.35,2.9,1,9,10,0,0.75,0.75,7.3,7.3,15.9,2.25,tr_00001 +S 13,INTERNAL +Q 0 +S 12,INTERNAL +Q 0 +S 11,EXTERNAL,vdd +Q 0.00966511 +S 10,EXTERNAL,nq +Q 0.00258522 +S 9,INTERNAL +Q 0.00573596 +S 8,EXTERNAL,i0 +Q 0.00336619 +S 7,EXTERNAL,cmd +Q 0.00660261 +S 6,EXTERNAL,i1 +Q 0.00371745 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0.00595297 +S 3,INTERNAL +Q 0.00516493 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,vss +Q 0.00807873 +EOF diff --git a/alliance/share/cells/sxlib/nmx2_x4.vbe b/alliance/share/cells/sxlib/nmx2_x4.vbe index dbff6436..0849e9fc 100644 --- a/alliance/share/cells/sxlib/nmx2_x4.vbe +++ b/alliance/share/cells/sxlib/nmx2_x4.vbe @@ -5,21 +5,21 @@ GENERIC ( CONSTANT cin_cmd : NATURAL := 17; CONSTANT cin_i0 : NATURAL := 8; CONSTANT cin_i1 : NATURAL := 9; - CONSTANT tplh_cmd_nq : NATURAL := 684; + CONSTANT tplh_cmd_nq : NATURAL := 700; CONSTANT rup_cmd_nq : NATURAL := 890; CONSTANT tphh_cmd_nq : NATURAL := 680; CONSTANT rup_cmd_nq : NATURAL := 890; - CONSTANT tphl_cmd_nq : NATURAL := 626; + CONSTANT tphl_cmd_nq : NATURAL := 628; CONSTANT rdown_cmd_nq : NATURAL := 800; - CONSTANT tpll_cmd_nq : NATURAL := 690; + CONSTANT tpll_cmd_nq : NATURAL := 700; CONSTANT rdown_cmd_nq : NATURAL := 800; - CONSTANT tplh_i0_nq : NATURAL := 635; + CONSTANT tplh_i0_nq : NATURAL := 646; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 605; + CONSTANT tphl_i0_nq : NATURAL := 606; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 635; + CONSTANT tplh_i1_nq : NATURAL := 646; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 605; + CONSTANT tphl_i1_nq : NATURAL := 606; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -35,5 +35,5 @@ END nmx2_x4; ARCHITECTURE behaviour_data_flow OF nmx2_x4 IS BEGIN - nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 1290 ps; + nq <= not (((i0 and not (cmd)) or (i1 and cmd))) after 1300 ps; END; diff --git a/alliance/share/cells/sxlib/no2_x1.al b/alliance/share/cells/sxlib/no2_x1.al new file mode 100644 index 00000000..703808bc --- /dev/null +++ b/alliance/share/cells/sxlib/no2_x1.al @@ -0,0 +1,24 @@ +V ALLIANCE : 6 +H no2_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,5 +C i1,UNKNOWN,EXTERNAL,6 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,4,6,2,0,0.75,0.75,13.3,13.3,3,11.25,tr_00004 +T P,0.35,5.9,3,5,4,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00003 +T N,0.35,1.4,2,5,1,0,0.75,0.75,4.3,4.3,3.9,3,tr_00002 +T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,2.1,3,tr_00001 +S 6,EXTERNAL,i1 +Q 0.00303982 +S 5,EXTERNAL,i0 +Q 0.00343734 +S 4,INTERNAL +Q 0 +S 3,EXTERNAL,vdd +Q 0.0026442 +S 2,EXTERNAL,nq +Q 0.00305526 +S 1,EXTERNAL,vss +Q 0.00299673 +EOF diff --git a/alliance/share/cells/sxlib/no2_x1.vbe b/alliance/share/cells/sxlib/no2_x1.vbe index a9c98342..f92f56f8 100644 --- a/alliance/share/cells/sxlib/no2_x1.vbe +++ b/alliance/share/cells/sxlib/no2_x1.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 4; CONSTANT cin_i0 : NATURAL := 12; CONSTANT cin_i1 : NATURAL := 12; - CONSTANT tplh_i0_nq : NATURAL := 118; + CONSTANT tplh_i0_nq : NATURAL := 121; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphl_i0_nq : NATURAL := 294; + CONSTANT tphl_i0_nq : NATURAL := 303; CONSTANT rdown_i0_nq : NATURAL := 3610; - CONSTANT tplh_i1_nq : NATURAL := 154; + CONSTANT tplh_i1_nq : NATURAL := 161; CONSTANT rup_i1_nq : NATURAL := 3200; - CONSTANT tphl_i1_nq : NATURAL := 191; + CONSTANT tphl_i1_nq : NATURAL := 199; CONSTANT rdown_i1_nq : NATURAL := 3610 ); PORT ( @@ -25,5 +25,5 @@ END no2_x1; ARCHITECTURE behaviour_data_flow OF no2_x1 IS BEGIN - nq <= not ((i0 or i1)) after 894 ps; + nq <= not ((i0 or i1)) after 903 ps; END; diff --git a/alliance/share/cells/sxlib/no2_x4.al b/alliance/share/cells/sxlib/no2_x4.al new file mode 100644 index 00000000..c6754202 --- /dev/null +++ b/alliance/share/cells/sxlib/no2_x4.al @@ -0,0 +1,34 @@ +V ALLIANCE : 6 +H no2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,7 +C nq,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,3,11.25,tr_00010 +T P,0.35,5.9,5,7,1,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00009 +T P,0.35,5.9,3,6,4,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00008 +T P,0.35,5.9,4,6,3,0,0.75,0.75,13.3,13.3,5.1,11.25,tr_00007 +T P,0.35,2.9,4,1,6,0,0.75,0.75,7.3,7.3,8.7,9.75,tr_00006 +T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00005 +T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 +T N,0.35,1.4,6,1,2,0,0.75,0.75,4.3,4.3,8.7,3,tr_00003 +T N,0.35,2.9,2,6,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00002 +T N,0.35,2.9,3,6,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 +S 8,EXTERNAL,i0 +Q 0.00275797 +S 7,EXTERNAL,i1 +Q 0.00260759 +S 6,INTERNAL +Q 0.00628215 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00384489 +S 3,EXTERNAL,nq +Q 0.00214456 +S 2,EXTERNAL,vss +Q 0.0046087 +S 1,INTERNAL +Q 0.00676363 +EOF diff --git a/alliance/share/cells/sxlib/no2_x4.ap b/alliance/share/cells/sxlib/no2_x4.ap index 903673b4..ea3175b5 100644 --- a/alliance/share/cells/sxlib/no2_x4.ap +++ b/alliance/share/cells/sxlib/no2_x4.ap @@ -1,90 +1,90 @@ V ALLIANCE : 4 -H no2_x4,P,24/ 7/99,100 -A 500,0,4000,5000 -C 500,300,600,vss,0,WEST,ALU1 -C 500,4700,600,vdd,0,WEST,ALU1 -C 4000,300,600,vss,1,EAST,ALU1 -C 4000,4700,600,vdd,1,EAST,ALU1 -R 2500,1000,ref_con,nq_10 -R 1000,3500,ref_con,i1_35 -R 1000,3000,ref_con,i1_30 -R 1000,2500,ref_con,i1_25 -R 1000,2000,ref_con,i1_20 -R 1000,1500,ref_con,i1_15 -R 1500,1500,ref_con,i0_15 -R 1500,2000,ref_con,i0_20 -R 1500,2500,ref_con,i0_25 -R 1500,3000,ref_con,i0_30 -R 1500,3500,ref_con,i0_35 -R 2500,3500,ref_con,nq_35 -R 2500,3000,ref_con,nq_30 -R 2500,2500,ref_con,nq_25 -R 2500,2000,ref_con,nq_20 -R 2500,1500,ref_con,nq_15 -S 800,500,800,1000,200,*,DOWN,ALU1 -S 2500,950,2500,3500,200,*,DOWN,ALU1 -S 3700,3000,3700,3500,100,*,DOWN,ALU1 -S 1400,2400,1700,2400,100,*,LEFT,POLY -S 1700,1400,1700,2400,100,*,UP,POLY -S 2000,300,2000,1200,300,*,UP,NDIF -S 1400,1000,2000,1000,100,*,LEFT,ALU1 -S 1700,600,1700,1400,100,*,DOWN,NTRANS -S 1400,800,1400,1200,300,*,UP,NDIF -S 1100,600,1100,1400,100,*,DOWN,NTRANS -S 800,400,800,1200,300,*,UP,NDIF -S 1100,1400,1100,2600,100,*,DOWN,POLY -S 1800,2800,1800,4700,300,*,DOWN,PDIF -S 1500,2600,1500,4900,100,*,UP,PTRANS -S 1100,2600,1100,4900,100,*,UP,PTRANS -S 800,4000,3200,4000,100,*,RIGHT,ALU1 -S 800,2800,800,4700,300,*,DOWN,PDIF -S 500,300,4000,300,600,*,RIGHT,ALU1 -S 500,4700,4000,4700,600,*,RIGHT,ALU1 -S 3000,2000,3700,2000,100,*,RIGHT,ALU1 -S 3100,2500,3400,2500,300,*,RIGHT,POLY -S 2200,2000,3100,2000,300,*,RIGHT,POLY -S 2300,1400,2300,2100,100,*,DOWN,POLY -S 2200,1900,2200,2600,100,*,UP,POLY -S 2800,1900,2800,2600,100,*,DOWN,POLY -S 2900,1400,2900,2100,100,*,UP,POLY -S 3200,2500,3200,4000,100,*,DOWN,ALU1 -S 3400,1400,3400,2600,100,*,DOWN,POLY +H no2_x4,P,20/ 8/99,100 +A 0,0,3500,5000 +C 3500,4700,600,vdd,1,EAST,ALU1 +C 3500,300,600,vss,1,EAST,ALU1 +C 0,4700,600,vdd,0,WEST,ALU1 +C 0,300,600,vss,0,WEST,ALU1 +R 2000,1500,ref_con,nq_15 +R 2000,2000,ref_con,nq_20 +R 2000,2500,ref_con,nq_25 +R 2000,3000,ref_con,nq_30 +R 2000,3500,ref_con,nq_35 +R 1000,3500,ref_con,i0_35 +R 1000,3000,ref_con,i0_30 +R 1000,2500,ref_con,i0_25 +R 1000,2000,ref_con,i0_20 +R 1000,1500,ref_con,i0_15 +R 500,1500,ref_con,i1_15 +R 500,2000,ref_con,i1_20 +R 500,2500,ref_con,i1_25 +R 500,3000,ref_con,i1_30 +R 500,3500,ref_con,i1_35 +R 2000,1000,ref_con,nq_10 +S 0,3900,3500,3900,2400,*,RIGHT,NWELL +S 1800,100,1800,1400,100,*,UP,NTRANS +S 2400,100,2400,1400,100,*,UP,NTRANS +S 3200,1000,3200,3000,100,*,UP,ALU1 +S 1400,2800,1400,4700,300,*,UP,PDIF +S 2900,2600,2900,3900,100,*,DOWN,PTRANS +S 2600,2800,2600,4700,300,*,UP,PDIF +S 2000,2800,2000,4700,300,*,UP,PDIF +S 1700,2600,1700,4900,100,*,DOWN,PTRANS +S 2300,2600,2300,4900,100,*,DOWN,PTRANS +S 3200,2800,3200,3700,300,*,UP,PDIF +S 3200,800,3200,1200,300,*,DOWN,NDIF +S 2900,600,2900,1400,100,*,UP,NTRANS S 2600,300,2600,1200,300,*,DOWN,NDIF +S 1500,1000,1500,4000,100,*,UP,ALU1 S 1000,1500,1000,3500,100,*,UP,ALU1 -S 1500,1500,1500,3500,100,*,UP,ALU1 -S 2000,1000,2000,4000,100,*,UP,ALU1 -S 3100,300,3100,1200,300,*,DOWN,NDIF -S 3400,600,3400,1400,100,*,UP,NTRANS -S 3700,800,3700,1200,300,*,DOWN,NDIF -S 3700,2800,3700,3700,300,*,UP,PDIF -S 2800,2600,2800,4900,100,*,DOWN,PTRANS -S 2200,2600,2200,4900,100,*,DOWN,PTRANS -S 2500,2800,2500,4700,300,*,UP,PDIF -S 3100,2800,3100,4700,300,*,UP,PDIF -S 3400,2600,3400,3900,100,*,DOWN,PTRANS -S 1900,2800,1900,4700,300,*,UP,PDIF -S 3700,1000,3700,3000,100,*,UP,ALU1 -S 2900,100,2900,1400,100,*,UP,NTRANS -S 2300,100,2300,1400,100,*,UP,NTRANS -S 500,3900,4000,3900,2400,*,RIGHT,NWELL -V 800,1000,CONT_DIF_N -V 3700,3500,CONT_DIF_P -V 2000,400,CONT_DIF_N -V 1400,300,CONT_BODY_P -V 1400,1000,CONT_DIF_N -V 800,500,CONT_DIF_N -V 800,4000,CONT_DIF_P -V 3000,2000,CONT_POLY -V 2600,1000,CONT_DIF_N -V 1500,2500,CONT_POLY -V 1000,2000,CONT_POLY -V 3700,1000,CONT_DIF_N -V 1900,4500,CONT_DIF_P -V 3100,4500,CONT_DIF_P -V 3700,3000,CONT_DIF_P -V 3700,4700,CONT_BODY_N -V 3200,2500,CONT_POLY -V 3200,300,CONT_DIF_N -V 2500,3000,CONT_DIF_P -V 2500,3500,CONT_DIF_P +S 500,1500,500,3500,100,*,UP,ALU1 +S 2100,300,2100,1200,300,*,DOWN,NDIF +S 2900,1400,2900,2600,100,*,DOWN,POLY +S 2700,2500,2700,4000,100,*,DOWN,ALU1 +S 2400,1400,2400,2100,100,*,UP,POLY +S 2300,1900,2300,2600,100,*,DOWN,POLY +S 1700,1900,1700,2600,100,*,UP,POLY +S 1800,1400,1800,2100,100,*,DOWN,POLY +S 1700,2000,2600,2000,300,*,RIGHT,POLY +S 2600,2500,2900,2500,300,*,RIGHT,POLY +S 2500,2000,3200,2000,100,*,RIGHT,ALU1 +S 0,4700,3500,4700,600,*,RIGHT,ALU1 +S 0,300,3500,300,600,*,RIGHT,ALU1 +S 300,2800,300,4700,300,*,DOWN,PDIF +S 300,4000,2700,4000,100,*,RIGHT,ALU1 +S 600,2600,600,4900,100,*,UP,PTRANS +S 1000,2600,1000,4900,100,*,UP,PTRANS +S 1300,2800,1300,4700,300,*,DOWN,PDIF +S 600,1400,600,2600,100,*,DOWN,POLY +S 300,400,300,1200,300,*,UP,NDIF +S 600,600,600,1400,100,*,DOWN,NTRANS +S 900,800,900,1200,300,*,UP,NDIF +S 1200,600,1200,1400,100,*,DOWN,NTRANS +S 900,1000,1500,1000,100,*,LEFT,ALU1 +S 1500,300,1500,1200,300,*,UP,NDIF +S 1200,1400,1200,2400,100,*,UP,POLY +S 900,2400,1200,2400,100,*,LEFT,POLY +S 3200,3000,3200,3500,100,*,DOWN,ALU1 +S 2000,950,2000,3500,200,*,DOWN,ALU1 +S 300,500,300,1000,200,*,DOWN,ALU1 +V 2000,3500,CONT_DIF_P +V 2000,3000,CONT_DIF_P +V 2700,300,CONT_DIF_N +V 2700,2500,CONT_POLY +V 3200,4700,CONT_BODY_N +V 3200,3000,CONT_DIF_P +V 2600,4500,CONT_DIF_P +V 1400,4500,CONT_DIF_P +V 3200,1000,CONT_DIF_N +V 500,2000,CONT_POLY +V 1000,2500,CONT_POLY +V 2100,1000,CONT_DIF_N +V 2500,2000,CONT_POLY +V 300,4000,CONT_DIF_P +V 300,500,CONT_DIF_N +V 900,1000,CONT_DIF_N +V 900,300,CONT_BODY_P +V 1500,400,CONT_DIF_N +V 3200,3500,CONT_DIF_P +V 300,1000,CONT_DIF_N EOF diff --git a/alliance/share/cells/sxlib/no2_x4.vbe b/alliance/share/cells/sxlib/no2_x4.vbe index 47b1a324..0ec5f15a 100644 --- a/alliance/share/cells/sxlib/no2_x4.vbe +++ b/alliance/share/cells/sxlib/no2_x4.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 10; CONSTANT cin_i0 : NATURAL := 12; CONSTANT cin_i1 : NATURAL := 11; - CONSTANT tplh_i0_nq : NATURAL := 441; + CONSTANT tplh_i0_nq : NATURAL := 444; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 601; + CONSTANT tphl_i0_nq : NATURAL := 610; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 487; + CONSTANT tplh_i1_nq : NATURAL := 494; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 507; + CONSTANT tphl_i1_nq : NATURAL := 515; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -25,5 +25,5 @@ END no2_x4; ARCHITECTURE behaviour_data_flow OF no2_x4 IS BEGIN - nq <= not ((i0 or i1)) after 1201 ps; + nq <= not ((i0 or i1)) after 1210 ps; END; diff --git a/alliance/share/cells/sxlib/no3_x1.al b/alliance/share/cells/sxlib/no3_x1.al new file mode 100644 index 00000000..da445d63 --- /dev/null +++ b/alliance/share/cells/sxlib/no3_x1.al @@ -0,0 +1,31 @@ +V ALLIANCE : 6 +H no3_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,7 +C i2,UNKNOWN,EXTERNAL,8 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,5,6,3,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00006 +T P,0.35,5.9,3,7,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00005 +T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00004 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 +T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 +T N,0.35,1.4,2,6,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 +S 8,EXTERNAL,i2 +Q 0.00361086 +S 7,EXTERNAL,i1 +Q 0.00317863 +S 6,EXTERNAL,i0 +Q 0.0032596 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00298567 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,vss +Q 0.0033382 +S 1,EXTERNAL,nq +Q 0.00381907 +EOF diff --git a/alliance/share/cells/sxlib/no3_x1.vbe b/alliance/share/cells/sxlib/no3_x1.vbe index dc1bffaa..4a76378b 100644 --- a/alliance/share/cells/sxlib/no3_x1.vbe +++ b/alliance/share/cells/sxlib/no3_x1.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 12; CONSTANT cin_i1 : NATURAL := 12; CONSTANT cin_i2 : NATURAL := 12; - CONSTANT tplh_i2_nq : NATURAL := 187; + CONSTANT tplh_i2_nq : NATURAL := 191; CONSTANT rup_i2_nq : NATURAL := 4670; - CONSTANT tphl_i2_nq : NATURAL := 400; + CONSTANT tphl_i2_nq : NATURAL := 410; CONSTANT rdown_i2_nq : NATURAL := 3610; - CONSTANT tplh_i0_nq : NATURAL := 238; + CONSTANT tplh_i0_nq : NATURAL := 246; CONSTANT rup_i0_nq : NATURAL := 4670; - CONSTANT tphl_i0_nq : NATURAL := 313; + CONSTANT tphl_i0_nq : NATURAL := 322; CONSTANT rdown_i0_nq : NATURAL := 3610; - CONSTANT tplh_i1_nq : NATURAL := 233; + CONSTANT tplh_i1_nq : NATURAL := 243; CONSTANT rup_i1_nq : NATURAL := 4670; - CONSTANT tphl_i1_nq : NATURAL := 213; + CONSTANT tphl_i1_nq : NATURAL := 221; CONSTANT rdown_i1_nq : NATURAL := 3610 ); PORT ( @@ -31,5 +31,5 @@ END no3_x1; ARCHITECTURE behaviour_data_flow OF no3_x1 IS BEGIN - nq <= not (((i0 or i1) or i2)) after 1000 ps; + nq <= not (((i0 or i1) or i2)) after 1010 ps; END; diff --git a/alliance/share/cells/sxlib/no3_x4.al b/alliance/share/cells/sxlib/no3_x4.al new file mode 100644 index 00000000..e0d185d5 --- /dev/null +++ b/alliance/share/cells/sxlib/no3_x4.al @@ -0,0 +1,41 @@ +V ALLIANCE : 6 +H no3_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,10 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,2.9,4,3,7,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00012 +T P,0.35,5.9,4,7,1,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00011 +T P,0.35,5.9,1,7,4,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00010 +T P,0.35,5.9,6,10,3,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00009 +T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,3,11.25,tr_00008 +T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00007 +T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00006 +T N,0.35,2.9,2,7,1,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00005 +T N,0.35,1.4,7,3,2,0,0.75,0.75,4.3,4.3,10.2,3,tr_00004 +T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 +T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 +T N,0.35,1.4,3,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 10,EXTERNAL,i2 +Q 0.00260759 +S 9,EXTERNAL,i1 +Q 0.00282737 +S 8,EXTERNAL,i0 +Q 0.00282737 +S 7,INTERNAL +Q 0.00571129 +S 6,INTERNAL +Q 0 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00418636 +S 3,INTERNAL +Q 0.00784181 +S 2,EXTERNAL,vss +Q 0.00436263 +S 1,EXTERNAL,nq +Q 0.00214456 +EOF diff --git a/alliance/share/cells/sxlib/no3_x4.vbe b/alliance/share/cells/sxlib/no3_x4.vbe index 070fc9e0..80f8d536 100644 --- a/alliance/share/cells/sxlib/no3_x4.vbe +++ b/alliance/share/cells/sxlib/no3_x4.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 12; CONSTANT cin_i1 : NATURAL := 12; CONSTANT cin_i2 : NATURAL := 11; - CONSTANT tplh_i0_nq : NATURAL := 548; + CONSTANT tplh_i0_nq : NATURAL := 553; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 706; + CONSTANT tphl_i0_nq : NATURAL := 717; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 607; + CONSTANT tplh_i1_nq : NATURAL := 616; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 624; + CONSTANT tphl_i1_nq : NATURAL := 634; CONSTANT rdown_i1_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 622; + CONSTANT tplh_i2_nq : NATURAL := 632; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 533; + CONSTANT tphl_i2_nq : NATURAL := 541; CONSTANT rdown_i2_nq : NATURAL := 800 ); PORT ( @@ -31,5 +31,5 @@ END no3_x4; ARCHITECTURE behaviour_data_flow OF no3_x4 IS BEGIN - nq <= not (((i0 or i1) or i2)) after 1306 ps; + nq <= not (((i0 or i1) or i2)) after 1317 ps; END; diff --git a/alliance/share/cells/sxlib/no4_x1.al b/alliance/share/cells/sxlib/no4_x1.al new file mode 100644 index 00000000..d105e619 --- /dev/null +++ b/alliance/share/cells/sxlib/no4_x1.al @@ -0,0 +1,38 @@ +V ALLIANCE : 6 +H no4_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,10 +C i2,UNKNOWN,EXTERNAL,8 +C i3,UNKNOWN,EXTERNAL,9 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,3,8,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 +T P,0.35,5.9,6,10,2,0,0.75,0.75,13.3,13.3,3,11.25,tr_00007 +T P,0.35,5.9,4,7,6,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00006 +T P,0.35,5.9,5,9,3,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00005 +T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00004 +T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 +T N,0.35,1.4,1,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00002 +T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00001 +S 10,EXTERNAL,i1 +Q 0.00317863 +S 9,EXTERNAL,i3 +Q 0.00310922 +S 8,EXTERNAL,i2 +Q 0.00332901 +S 7,EXTERNAL,i0 +Q 0.0032596 +S 6,INTERNAL +Q 0 +S 5,EXTERNAL,vdd +Q 0.00293256 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,nq +Q 0.00399534 +S 1,EXTERNAL,vss +Q 0.00403221 +EOF diff --git a/alliance/share/cells/sxlib/no4_x1.ap b/alliance/share/cells/sxlib/no4_x1.ap index ca5129d4..0e145087 100644 --- a/alliance/share/cells/sxlib/no4_x1.ap +++ b/alliance/share/cells/sxlib/no4_x1.ap @@ -4,7 +4,7 @@ A 0,0,3000,5000 C 3000,300,600,vss,1,EAST,ALU1 C 0,300,600,vss,0,WEST,ALU1 C 0,4700,600,vdd,0,WEST,ALU1 -R 500,1000,ref_con,nq_40 +R 500,1000,ref_con,nq_10 R 500,3500,ref_con,nq_35 R 500,3000,ref_con,nq_30 R 500,2500,ref_con,nq_25 diff --git a/alliance/share/cells/sxlib/no4_x1.vbe b/alliance/share/cells/sxlib/no4_x1.vbe index cb0788d0..bd0bf475 100644 --- a/alliance/share/cells/sxlib/no4_x1.vbe +++ b/alliance/share/cells/sxlib/no4_x1.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 12; CONSTANT cin_i2 : NATURAL := 12; CONSTANT cin_i3 : NATURAL := 12; - CONSTANT tplh_i3_nq : NATURAL := 265; + CONSTANT tplh_i3_nq : NATURAL := 270; CONSTANT rup_i3_nq : NATURAL := 6170; - CONSTANT tphl_i3_nq : NATURAL := 489; + CONSTANT tphl_i3_nq : NATURAL := 501; CONSTANT rdown_i3_nq : NATURAL := 3610; - CONSTANT tplh_i2_nq : NATURAL := 323; + CONSTANT tplh_i2_nq : NATURAL := 332; CONSTANT rup_i2_nq : NATURAL := 6170; - CONSTANT tphl_i2_nq : NATURAL := 411; + CONSTANT tphl_i2_nq : NATURAL := 421; CONSTANT rdown_i2_nq : NATURAL := 3610; - CONSTANT tplh_i0_nq : NATURAL := 328; + CONSTANT tplh_i0_nq : NATURAL := 339; CONSTANT rup_i0_nq : NATURAL := 6170; - CONSTANT tphl_i0_nq : NATURAL := 325; + CONSTANT tphl_i0_nq : NATURAL := 334; CONSTANT rdown_i0_nq : NATURAL := 3610; - CONSTANT tplh_i1_nq : NATURAL := 306; + CONSTANT tplh_i1_nq : NATURAL := 319; CONSTANT rup_i1_nq : NATURAL := 6170; - CONSTANT tphl_i1_nq : NATURAL := 228; + CONSTANT tphl_i1_nq : NATURAL := 235; CONSTANT rdown_i1_nq : NATURAL := 3610 ); PORT ( @@ -37,5 +37,5 @@ END no4_x1; ARCHITECTURE behaviour_data_flow OF no4_x1 IS BEGIN - nq <= not ((((i0 or i1) or i2) or i3)) after 1089 ps; + nq <= not ((((i0 or i1) or i2) or i3)) after 1101 ps; END; diff --git a/alliance/share/cells/sxlib/no4_x4.al b/alliance/share/cells/sxlib/no4_x4.al new file mode 100644 index 00000000..f1bd01b9 --- /dev/null +++ b/alliance/share/cells/sxlib/no4_x4.al @@ -0,0 +1,48 @@ +V ALLIANCE : 6 +H no4_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,10 +C i2,UNKNOWN,EXTERNAL,8 +C i3,UNKNOWN,EXTERNAL,9 +C nq,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,4,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00014 +T P,0.35,5.9,3,10,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00013 +T P,0.35,5.9,5,7,3,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00012 +T P,0.35,5.9,6,9,4,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00011 +T P,0.35,5.9,11,12,6,0,0.75,0.75,13.3,13.3,11.4,11.25,tr_00010 +T P,0.35,5.9,6,12,11,0,0.75,0.75,13.3,13.3,9.6,11.25,tr_00009 +T P,0.35,2.9,6,1,12,0,0.75,0.75,7.3,7.3,13.2,9.75,tr_00008 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 +T N,0.35,1.4,2,8,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00006 +T N,0.35,1.4,2,10,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 +T N,0.35,1.4,1,9,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00004 +T N,0.35,2.9,11,12,2,0,0.75,0.75,7.3,7.3,9.6,2.25,tr_00003 +T N,0.35,2.9,2,12,11,0,0.75,0.75,7.3,7.3,11.4,2.25,tr_00002 +T N,0.35,1.4,12,1,2,0,0.75,0.75,4.3,4.3,13.2,3,tr_00001 +S 12,INTERNAL +Q 0.00586076 +S 11,EXTERNAL,nq +Q 0.00229144 +S 10,EXTERNAL,i1 +Q 0.00317863 +S 9,EXTERNAL,i3 +Q 0.00310922 +S 8,EXTERNAL,i2 +Q 0.00332901 +S 7,EXTERNAL,i0 +Q 0.0032596 +S 6,EXTERNAL,vdd +Q 0.00674947 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,vss +Q 0.00575064 +S 1,INTERNAL +Q 0.00812639 +EOF diff --git a/alliance/share/cells/sxlib/no4_x4.vbe b/alliance/share/cells/sxlib/no4_x4.vbe index 3085b5bf..5d8d1a91 100644 --- a/alliance/share/cells/sxlib/no4_x4.vbe +++ b/alliance/share/cells/sxlib/no4_x4.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 12; CONSTANT cin_i2 : NATURAL := 12; CONSTANT cin_i3 : NATURAL := 12; - CONSTANT tplh_i3_nq : NATURAL := 681; + CONSTANT tplh_i3_nq : NATURAL := 687; CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i3_nq : NATURAL := 802; + CONSTANT tphl_i3_nq : NATURAL := 815; CONSTANT rdown_i3_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 745; + CONSTANT tplh_i2_nq : NATURAL := 755; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 727; + CONSTANT tphl_i2_nq : NATURAL := 739; CONSTANT rdown_i2_nq : NATURAL := 800; - CONSTANT tplh_i0_nq : NATURAL := 759; + CONSTANT tplh_i0_nq : NATURAL := 771; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tphl_i0_nq : NATURAL := 647; + CONSTANT tphl_i0_nq : NATURAL := 657; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 749; + CONSTANT tplh_i1_nq : NATURAL := 762; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 558; + CONSTANT tphl_i1_nq : NATURAL := 567; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -37,5 +37,5 @@ END no4_x4; ARCHITECTURE behaviour_data_flow OF no4_x4 IS BEGIN - nq <= not ((((i0 or i1) or i2) or i3)) after 1402 ps; + nq <= not ((((i0 or i1) or i2) or i3)) after 1415 ps; END; diff --git a/alliance/share/cells/sxlib/noa2a22_x1.al b/alliance/share/cells/sxlib/noa2a22_x1.al new file mode 100644 index 00000000..759e9270 --- /dev/null +++ b/alliance/share/cells/sxlib/noa2a22_x1.al @@ -0,0 +1,38 @@ +V ALLIANCE : 6 +H noa2a22_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,10 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,9 +C i3,UNKNOWN,EXTERNAL,7 +C nq,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,5,8,3,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00008 +T P,0.35,5.9,3,10,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00007 +T P,0.35,5.9,6,7,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 +T P,0.35,5.9,5,9,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00005 +T N,0.35,2.9,4,9,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,2.9,3,7,4,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00003 +T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00001 +S 10,EXTERNAL,i0 +Q 0.00260759 +S 9,EXTERNAL,i2 +Q 0.00288944 +S 8,EXTERNAL,i1 +Q 0.00288494 +S 7,EXTERNAL,i3 +Q 0.00316679 +S 6,EXTERNAL,vdd +Q 0.00472621 +S 5,INTERNAL +Q 0.00199441 +S 4,INTERNAL +Q 0 +S 3,EXTERNAL,nq +Q 0.00264397 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,vss +Q 0.00466746 +EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x1.vbe b/alliance/share/cells/sxlib/noa2a22_x1.vbe index 092beefa..f8f41004 100644 --- a/alliance/share/cells/sxlib/noa2a22_x1.vbe +++ b/alliance/share/cells/sxlib/noa2a22_x1.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 14; CONSTANT cin_i2 : NATURAL := 14; CONSTANT cin_i3 : NATURAL := 14; - CONSTANT tplh_i0_nq : NATURAL := 318; + CONSTANT tplh_i0_nq : NATURAL := 327; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphl_i0_nq : NATURAL := 147; + CONSTANT tphl_i0_nq : NATURAL := 148; CONSTANT rdown_i0_nq : NATURAL := 2820; - CONSTANT tplh_i2_nq : NATURAL := 282; + CONSTANT tplh_i2_nq : NATURAL := 288; CONSTANT rup_i2_nq : NATURAL := 3200; - CONSTANT tphl_i2_nq : NATURAL := 277; + CONSTANT tphl_i2_nq : NATURAL := 280; CONSTANT rdown_i2_nq : NATURAL := 2820; - CONSTANT tplh_i3_nq : NATURAL := 250; + CONSTANT tplh_i3_nq : NATURAL := 255; CONSTANT rup_i3_nq : NATURAL := 3200; - CONSTANT tphl_i3_nq : NATURAL := 361; + CONSTANT tphl_i3_nq : NATURAL := 368; CONSTANT rdown_i3_nq : NATURAL := 2820; - CONSTANT tplh_i1_nq : NATURAL := 278; + CONSTANT tplh_i1_nq : NATURAL := 286; CONSTANT rup_i1_nq : NATURAL := 3200; - CONSTANT tphl_i1_nq : NATURAL := 210; + CONSTANT tphl_i1_nq : NATURAL := 215; CONSTANT rdown_i1_nq : NATURAL := 2820 ); PORT ( @@ -37,5 +37,5 @@ END noa2a22_x1; ARCHITECTURE behaviour_data_flow OF noa2a22_x1 IS BEGIN - nq <= not (((i0 and i1) or (i2 and i3))) after 961 ps; + nq <= not (((i0 and i1) or (i2 and i3))) after 968 ps; END; diff --git a/alliance/share/cells/sxlib/noa2a22_x4.al b/alliance/share/cells/sxlib/noa2a22_x4.al new file mode 100644 index 00000000..ca7301da --- /dev/null +++ b/alliance/share/cells/sxlib/noa2a22_x4.al @@ -0,0 +1,48 @@ +V ALLIANCE : 6 +H noa2a22_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,5 +C i2,UNKNOWN,EXTERNAL,8 +C i3,UNKNOWN,EXTERNAL,7 +C nq,UNKNOWN,EXTERNAL,9 +C vdd,UNKNOWN,EXTERNAL,11 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,12,5,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00014 +T P,0.35,2.9,12,8,11,0,0.75,0.75,7.3,7.3,7.2,11.25,tr_00013 +T P,0.35,2.9,11,7,12,0,0.75,0.75,7.3,7.3,5.4,11.25,tr_00012 +T P,0.35,2.9,3,6,12,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00011 +T P,0.35,5.9,9,10,11,0,0.75,0.75,13.3,13.3,12.6,11.25,tr_00010 +T P,0.35,5.9,11,10,9,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00009 +T P,0.35,2.9,11,3,10,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00008 +T N,0.35,1.4,2,5,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 +T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 +T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00005 +T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 +T N,0.35,2.9,1,10,9,0,0.75,0.75,7.3,7.3,12.6,2.25,tr_00003 +T N,0.35,2.9,9,10,1,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00002 +T N,0.35,1.4,10,3,1,0,0.75,0.75,4.3,4.3,10.8,3,tr_00001 +S 12,INTERNAL +Q 0.00199441 +S 11,EXTERNAL,vdd +Q 0.00803103 +S 10,INTERNAL +Q 0.00518414 +S 9,EXTERNAL,nq +Q 0.00258522 +S 8,EXTERNAL,i2 +Q 0.00295462 +S 7,EXTERNAL,i3 +Q 0.00323197 +S 6,EXTERNAL,i0 +Q 0.00295462 +S 5,EXTERNAL,i1 +Q 0.00323197 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0.00594323 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,vss +Q 0.00726721 +EOF diff --git a/alliance/share/cells/sxlib/noa2a22_x4.vbe b/alliance/share/cells/sxlib/noa2a22_x4.vbe index 6e94c1f2..12e8ed31 100644 --- a/alliance/share/cells/sxlib/noa2a22_x4.vbe +++ b/alliance/share/cells/sxlib/noa2a22_x4.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 8; CONSTANT cin_i2 : NATURAL := 8; CONSTANT cin_i3 : NATURAL := 8; - CONSTANT tplh_i0_nq : NATURAL := 726; + CONSTANT tplh_i0_nq : NATURAL := 742; CONSTANT rup_i0_nq : NATURAL := 890; CONSTANT tphl_i0_nq : NATURAL := 553; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tplh_i3_nq : NATURAL := 663; + CONSTANT tplh_i3_nq : NATURAL := 674; CONSTANT rup_i3_nq : NATURAL := 890; - CONSTANT tphl_i3_nq : NATURAL := 788; + CONSTANT tphl_i3_nq : NATURAL := 794; CONSTANT rdown_i3_nq : NATURAL := 800; - CONSTANT tplh_i2_nq : NATURAL := 689; + CONSTANT tplh_i2_nq : NATURAL := 700; CONSTANT rup_i2_nq : NATURAL := 890; - CONSTANT tphl_i2_nq : NATURAL := 689; + CONSTANT tphl_i2_nq : NATURAL := 691; CONSTANT rdown_i2_nq : NATURAL := 800; - CONSTANT tplh_i1_nq : NATURAL := 695; + CONSTANT tplh_i1_nq : NATURAL := 711; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tphl_i1_nq : NATURAL := 634; + CONSTANT tphl_i1_nq : NATURAL := 636; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -37,5 +37,5 @@ END noa2a22_x4; ARCHITECTURE behaviour_data_flow OF noa2a22_x4 IS BEGIN - nq <= not (((i0 and i1) or (i2 and i3))) after 1388 ps; + nq <= not (((i0 and i1) or (i2 and i3))) after 1394 ps; END; diff --git a/alliance/share/cells/sxlib/nts_x1.al b/alliance/share/cells/sxlib/nts_x1.al new file mode 100644 index 00000000..d7f4fe82 --- /dev/null +++ b/alliance/share/cells/sxlib/nts_x1.al @@ -0,0 +1,30 @@ +V ALLIANCE : 6 +H nts_x1,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,7 +C i,UNKNOWN,EXTERNAL,8 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,5.9,6,8,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00006 +T P,0.35,5.9,5,4,1,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00005 +T P,0.35,2.9,4,7,6,0,0.75,0.75,7.3,7.3,7.2,9.75,tr_00004 +T N,0.35,2.9,2,8,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00003 +T N,0.35,2.9,1,7,2,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00002 +T N,0.35,1.4,3,7,4,0,0.75,0.75,4.3,4.3,7.2,3,tr_00001 +S 8,EXTERNAL,i +Q 0.00317129 +S 7,EXTERNAL,cmd +Q 0.00472134 +S 6,EXTERNAL,vdd +Q 0.00497229 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0.00329099 +S 3,EXTERNAL,vss +Q 0.00420847 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,nq +Q 0.00258522 +EOF diff --git a/alliance/share/cells/sxlib/nts_x1.ap b/alliance/share/cells/sxlib/nts_x1.ap index 047bf9fc..70560a94 100644 --- a/alliance/share/cells/sxlib/nts_x1.ap +++ b/alliance/share/cells/sxlib/nts_x1.ap @@ -1,68 +1,79 @@ V ALLIANCE : 4 -H nts_x1,P,24/ 7/99,100 -A 0,0,2500,5000 -C 0,4700,600,vdd,0,WEST,ALU1 -C 2500,4700,600,vdd,1,EAST,ALU1 +H nts_x1,P,21/ 8/99,100 +A 0,0,3000,5000 +C 3000,300,600,vss,2,EAST,ALU1 +C 3000,4700,600,vdd,2,EAST,ALU1 C 0,300,600,vss,0,WEST,ALU1 -C 2500,300,600,vss,1,EAST,ALU1 -R 1500,1000,ref_con,cmd_10 -R 1500,1500,ref_con,cmd_15 -R 1500,2000,ref_con,cmd_20 -R 1000,1000,ref_con,i_10 -R 1000,1500,ref_con,i_15 -R 1000,2000,ref_con,i_20 -R 1000,2500,ref_con,i_25 -R 1000,3000,ref_con,i_30 -R 1000,3500,ref_con,i_35 -R 2000,1500,ref_con,nq_15 -R 2000,2000,ref_con,nq_20 -R 2000,3000,ref_con,nq_30 -R 2000,3500,ref_con,nq_35 -R 2000,4000,ref_con,nq_40 -R 2000,1000,ref_con,nq_10 -S 2100,1000,2100,4000,100,*,DOWN,ALU1 -S 1500,2500,1600,2500,100,*,RIGHT,ALU1 -S 0,4700,2500,4700,600,*,RIGHT,ALU1 -S 0,300,2500,300,600,*,RIGHT,ALU1 -S 1500,1000,1500,2000,100,*,DOWN,ALU1 -S 300,4000,1500,4000,100,*,RIGHT,ALU1 -S 1500,2500,1500,4000,100,*,DOWN,ALU1 -S 1600,2500,1800,2500,300,*,RIGHT,POLY -S 1000,2500,1200,2500,300,*,RIGHT,POLY -S 1000,1500,1200,1500,300,*,RIGHT,POLY -S 900,300,900,1200,300,*,UP,NDIF -S 1500,300,1500,1200,300,*,UP,NDIF -S 2100,300,2100,1200,300,*,DOWN,NDIF +C 0,4700,600,vdd,0,WEST,ALU1 +R 1000,4000,ref_con,cmd_40 +R 1000,3500,ref_con,cmd_35 +R 1000,3000,ref_con,cmd_30 +R 1000,2500,ref_con,cmd_25 +R 500,4000,ref_con,i_40 +R 1500,2500,ref_con,nq_25 +R 500,2500,ref_con,i_25 +R 500,2000,ref_con,i_20 +R 500,1500,ref_con,i_15 +R 500,1000,ref_con,i_10 +R 1000,2000,ref_con,cmd_20 +R 1000,1500,ref_con,cmd_15 +R 1000,1000,ref_con,cmd_10 +R 1500,1000,ref_con,nq_10 +R 1500,4000,ref_con,nq_40 +R 1500,3500,ref_con,nq_35 +R 1500,3000,ref_con,nq_30 +R 1500,2000,ref_con,nq_20 +R 1500,1500,ref_con,nq_15 +R 500,3500,ref_con,i_35 +R 500,3000,ref_con,i_30 +S 2700,3000,2700,4700,200,*,UP,ALU1 +S 2700,300,2700,1000,200,*,DOWN,ALU1 +S 1000,2000,2400,2000,100,*,RIGHT,POLY +S 1200,1400,1200,2000,100,*,UP,POLY +S 1000,1000,1000,4000,100,*,DOWN,ALU1 +S 1500,1000,1500,4000,200,*,DOWN,ALU1 +S 600,1400,600,2600,100,*,UP,POLY +S 500,1000,500,4000,100,*,UP,ALU1 +S 2400,2600,2400,3900,100,*,DOWN,PTRANS +S 2100,2800,2100,3700,300,*,DOWN,PDIF +S 2700,2800,2700,3700,300,*,DOWN,PDIF +S 300,2800,300,4700,300,*,DOWN,PDIF S 900,2800,900,4700,300,*,DOWN,PDIF S 1500,2800,1500,4700,300,*,DOWN,PDIF -S 2100,2800,2100,4700,300,*,DOWN,PDIF -S 300,1000,300,4000,100,*,DOWN,ALU1 -S 1800,2600,1800,4900,100,*,DOWN,PTRANS S 1200,2600,1200,4900,100,*,DOWN,PTRANS +S 600,2600,600,4900,100,*,DOWN,PTRANS +S 2400,600,2400,1400,100,*,UP,NTRANS +S 2100,800,2100,1200,300,*,UP,NDIF +S 2700,800,2700,1200,300,*,UP,NDIF S 1200,100,1200,1400,100,*,UP,NTRANS -S 1800,100,1800,1400,100,*,UP,NTRANS -S 600,600,600,1400,100,*,UP,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 600,2600,600,3900,100,*,DOWN,PTRANS -S 300,2800,300,3700,300,*,DOWN,PDIF -S 600,1400,600,2600,100,*,DOWN,POLY -S 0,3900,2500,3900,2400,*,RIGHT,NWELL -S 600,1900,1800,1900,100,*,RIGHT,POLY -S 1800,1400,1800,1900,100,*,UP,POLY -S 1000,1000,1000,3500,200,*,DOWN,ALU1 -V 2100,1000,CONT_DIF_N +S 300,300,300,1200,300,*,UP,NDIF +S 900,300,900,1200,300,*,UP,NDIF +S 1500,300,1500,1200,300,*,DOWN,NDIF +S 600,100,600,1400,100,*,UP,NTRANS +S 2400,1400,2400,2600,100,*,DOWN,POLY +S 2000,2500,2000,2600,100,*,DOWN,POLY +S 1200,2600,2000,2600,100,*,RIGHT,POLY +S 2100,1000,2100,3500,100,*,DOWN,ALU1 +S 0,300,3000,300,600,*,RIGHT,ALU1 +S 0,3900,3000,3900,2400,*,RIGHT,NWELL +S 0,4700,3000,4700,600,*,RIGHT,ALU1 +V 2100,4700,CONT_BODY_N +V 2100,300,CONT_BODY_P +V 2700,4700,CONT_BODY_N +V 2700,300,CONT_BODY_P +V 1000,2000,CONT_POLY +V 500,2000,CONT_POLY +V 300,4500,CONT_DIF_P V 2100,3000,CONT_DIF_P V 2100,3500,CONT_DIF_P -V 2100,4000,CONT_DIF_P -V 1000,1500,CONT_POLY -V 1600,2500,CONT_POLY -V 900,4500,CONT_DIF_P -V 1000,2500,CONT_POLY -V 300,1000,CONT_DIF_N -V 900,500,CONT_DIF_N -V 300,300,CONT_BODY_P -V 300,3000,CONT_DIF_P -V 1500,2000,CONT_POLY -V 300,4700,CONT_BODY_N -V 300,3500,CONT_DIF_P +V 2700,3500,CONT_DIF_P +V 2700,3000,CONT_DIF_P +V 1500,3000,CONT_DIF_P +V 1500,3500,CONT_DIF_P +V 1500,4000,CONT_DIF_P +V 2700,1000,CONT_DIF_N +V 1500,1000,CONT_DIF_N +V 300,500,CONT_DIF_N +V 2100,1000,CONT_DIF_N +V 2000,2500,CONT_POLY EOF diff --git a/alliance/share/cells/sxlib/nts_x1.vbe b/alliance/share/cells/sxlib/nts_x1.vbe index 9e614ab4..3b09437c 100644 --- a/alliance/share/cells/sxlib/nts_x1.vbe +++ b/alliance/share/cells/sxlib/nts_x1.vbe @@ -1,16 +1,16 @@ ENTITY nts_x1 IS GENERIC ( - CONSTANT area : NATURAL := 1250; + CONSTANT area : NATURAL := 1500; CONSTANT transistors : NATURAL := 6; - CONSTANT cin_cmd : NATURAL := 12; + CONSTANT cin_cmd : NATURAL := 14; CONSTANT cin_i : NATURAL := 14; - CONSTANT tplh_i_nq : NATURAL := 196; + CONSTANT tplh_i_nq : NATURAL := 200; CONSTANT rup_i_nq : NATURAL := 3200; - CONSTANT tphl_i_nq : NATURAL := 165; + CONSTANT tphl_i_nq : NATURAL := 166; CONSTANT rdown_i_nq : NATURAL := 2820; - CONSTANT tphh_cmd_nq : NATURAL := 266; + CONSTANT tphh_cmd_nq : NATURAL := 248; CONSTANT rup_cmd_nq : NATURAL := 3200; - CONSTANT tphl_cmd_nq : NATURAL := 44; + CONSTANT tphl_cmd_nq : NATURAL := 40; CONSTANT rdown_cmd_nq : NATURAL := 2820 ); PORT ( @@ -28,7 +28,7 @@ BEGIN label0 : BLOCK (cmd = '1') BEGIN - nq <= GUARDED not (i) after 866 ps; + nq <= GUARDED not (i) after 848 ps; END BLOCK label0; END; diff --git a/alliance/share/cells/sxlib/nts_x2.al b/alliance/share/cells/sxlib/nts_x2.al new file mode 100644 index 00000000..9d1fdf36 --- /dev/null +++ b/alliance/share/cells/sxlib/nts_x2.al @@ -0,0 +1,38 @@ +V ALLIANCE : 6 +H nts_x2,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,9 +C i,UNKNOWN,EXTERNAL,10 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,5.9,6,10,7,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00010 +T P,0.35,5.9,7,8,2,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00009 +T P,0.35,5.9,2,8,5,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00008 +T P,0.35,5.9,5,10,6,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00007 +T P,0.35,2.9,6,9,8,0,0.75,0.75,7.3,7.3,10.2,9.75,tr_00006 +T N,0.35,2.9,2,9,3,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 +T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00004 +T N,0.35,2.9,4,10,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 +T N,0.35,2.9,3,10,4,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00002 +T N,0.35,1.4,8,9,4,0,0.75,0.75,4.3,4.3,10.2,3,tr_00001 +S 10,EXTERNAL,i +Q 0.00541538 +S 9,EXTERNAL,cmd +Q 0.00510823 +S 8,INTERNAL +Q 0.00545178 +S 7,INTERNAL +Q 0 +S 6,EXTERNAL,vdd +Q 0.00589026 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vss +Q 0.00495018 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,nq +Q 0.00258522 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/nts_x2.vbe b/alliance/share/cells/sxlib/nts_x2.vbe index 5dd51792..3920a833 100644 --- a/alliance/share/cells/sxlib/nts_x2.vbe +++ b/alliance/share/cells/sxlib/nts_x2.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 10; CONSTANT cin_cmd : NATURAL := 18; CONSTANT cin_i : NATURAL := 28; - CONSTANT tplh_i_nq : NATURAL := 196; + CONSTANT tplh_i_nq : NATURAL := 200; CONSTANT rup_i_nq : NATURAL := 1600; - CONSTANT tphl_i_nq : NATURAL := 163; + CONSTANT tphl_i_nq : NATURAL := 164; CONSTANT rdown_i_nq : NATURAL := 1410; - CONSTANT tphh_cmd_nq : NATURAL := 327; + CONSTANT tphh_cmd_nq : NATURAL := 328; CONSTANT rup_cmd_nq : NATURAL := 1600; - CONSTANT tphl_cmd_nq : NATURAL := 36; + CONSTANT tphl_cmd_nq : NATURAL := 32; CONSTANT rdown_cmd_nq : NATURAL := 1410 ); PORT ( @@ -28,7 +28,7 @@ BEGIN label0 : BLOCK (cmd = '1') BEGIN - nq <= GUARDED not (i) after 927 ps; + nq <= GUARDED not (i) after 928 ps; END BLOCK label0; END; diff --git a/alliance/share/cells/sxlib/nxr2_x1.al b/alliance/share/cells/sxlib/nxr2_x1.al new file mode 100644 index 00000000..04f20b84 --- /dev/null +++ b/alliance/share/cells/sxlib/nxr2_x1.al @@ -0,0 +1,40 @@ +V ALLIANCE : 6 +H nxr2_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,10 +C nq,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,7 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,5.9,7,9,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00012 +T P,0.35,5.9,6,5,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 +T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 +T P,0.35,5.9,2,10,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 +T P,0.35,2.9,7,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 +T P,0.35,2.9,9,10,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00007 +T N,0.35,2.9,4,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 +T N,0.35,2.9,1,9,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00005 +T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,2.9,3,10,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00003 +T N,0.35,1.4,4,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00002 +T N,0.35,1.4,5,8,4,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 10,EXTERNAL,i1 +Q 0.00533757 +S 9,INTERNAL +Q 0.00655161 +S 8,EXTERNAL,i0 +Q 0.00413388 +S 7,EXTERNAL,vdd +Q 0.0047041 +S 6,INTERNAL +Q 0.00217068 +S 5,INTERNAL +Q 0.0053513 +S 4,EXTERNAL,vss +Q 0.0047041 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,nq +Q 0.00299651 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/nxr2_x1.vbe b/alliance/share/cells/sxlib/nxr2_x1.vbe index f43144e2..303863b0 100644 --- a/alliance/share/cells/sxlib/nxr2_x1.vbe +++ b/alliance/share/cells/sxlib/nxr2_x1.vbe @@ -4,21 +4,21 @@ GENERIC ( CONSTANT transistors : NATURAL := 12; CONSTANT cin_i0 : NATURAL := 21; CONSTANT cin_i1 : NATURAL := 22; - CONSTANT tplh_i1_nq : NATURAL := 318; + CONSTANT tplh_i1_nq : NATURAL := 327; CONSTANT rup_i1_nq : NATURAL := 3200; CONSTANT tphh_i1_nq : NATURAL := 392; CONSTANT rup_i1_nq : NATURAL := 3200; - CONSTANT tphl_i1_nq : NATURAL := 152; + CONSTANT tphl_i1_nq : NATURAL := 153; CONSTANT rdown_i1_nq : NATURAL := 2820; - CONSTANT tpll_i1_nq : NATURAL := 490; + CONSTANT tpll_i1_nq : NATURAL := 500; CONSTANT rdown_i1_nq : NATURAL := 2820; - CONSTANT tplh_i0_nq : NATURAL := 287; + CONSTANT tplh_i0_nq : NATURAL := 292; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphh_i0_nq : NATURAL := 362; + CONSTANT tphh_i0_nq : NATURAL := 363; CONSTANT rup_i0_nq : NATURAL := 3200; - CONSTANT tphl_i0_nq : NATURAL := 281; + CONSTANT tphl_i0_nq : NATURAL := 284; CONSTANT rdown_i0_nq : NATURAL := 2820; - CONSTANT tpll_i0_nq : NATURAL := 378; + CONSTANT tpll_i0_nq : NATURAL := 388; CONSTANT rdown_i0_nq : NATURAL := 2820 ); PORT ( @@ -33,5 +33,5 @@ END nxr2_x1; ARCHITECTURE behaviour_data_flow OF nxr2_x1 IS BEGIN - nq <= not ((i0 xor i1)) after 1090 ps; + nq <= not ((i0 xor i1)) after 1100 ps; END; diff --git a/alliance/share/cells/sxlib/nxr2_x4.al b/alliance/share/cells/sxlib/nxr2_x4.al new file mode 100644 index 00000000..4d9d2729 --- /dev/null +++ b/alliance/share/cells/sxlib/nxr2_x4.al @@ -0,0 +1,46 @@ +V ALLIANCE : 6 +H nxr2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,10 +C nq,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,6 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,9,10,6,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00016 +T P,0.35,2.9,6,8,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00015 +T P,0.35,5.9,11,2,6,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00014 +T P,0.35,5.9,6,2,11,0,0.75,0.75,13.3,13.3,16.2,11.25,tr_00013 +T P,0.35,5.9,2,9,7,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00012 +T P,0.35,5.9,7,8,6,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00011 +T P,0.35,5.9,7,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 +T P,0.35,5.9,6,10,7,0,0.75,0.75,13.3,13.3,9,11.25,tr_00009 +T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,16.2,2.25,tr_00008 +T N,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00007 +T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 +T N,0.35,1.4,1,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00005 +T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 +T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 +T N,0.35,2.9,5,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 +T N,0.35,2.9,1,8,5,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 +S 11,EXTERNAL,nq +Q 0.00258522 +S 10,EXTERNAL,i1 +Q 0.00462772 +S 9,INTERNAL +Q 0.00536068 +S 8,EXTERNAL,i0 +Q 0.00370588 +S 7,INTERNAL +Q 0.00114171 +S 6,EXTERNAL,vdd +Q 0.00866628 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0.0044986 +S 3,INTERNAL +Q 0 +S 2,INTERNAL +Q 0.00780232 +S 1,EXTERNAL,vss +Q 0.00666861 +EOF diff --git a/alliance/share/cells/sxlib/nxr2_x4.vbe b/alliance/share/cells/sxlib/nxr2_x4.vbe index fcfbd2d4..acb266cc 100644 --- a/alliance/share/cells/sxlib/nxr2_x4.vbe +++ b/alliance/share/cells/sxlib/nxr2_x4.vbe @@ -4,21 +4,21 @@ GENERIC ( CONSTANT transistors : NATURAL := 16; CONSTANT cin_i0 : NATURAL := 20; CONSTANT cin_i1 : NATURAL := 21; - CONSTANT tphh_i0_nq : NATURAL := 460; + CONSTANT tphh_i0_nq : NATURAL := 465; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tplh_i0_nq : NATURAL := 538; + CONSTANT tplh_i0_nq : NATURAL := 548; CONSTANT rup_i0_nq : NATURAL := 890; - CONSTANT tpll_i0_nq : NATURAL := 472; + CONSTANT tpll_i0_nq : NATURAL := 479; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tphl_i0_nq : NATURAL := 516; + CONSTANT tphl_i0_nq : NATURAL := 517; CONSTANT rdown_i0_nq : NATURAL := 800; - CONSTANT tphh_i1_nq : NATURAL := 553; + CONSTANT tphh_i1_nq : NATURAL := 563; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tplh_i1_nq : NATURAL := 530; + CONSTANT tplh_i1_nq : NATURAL := 540; CONSTANT rup_i1_nq : NATURAL := 890; - CONSTANT tpll_i1_nq : NATURAL := 444; + CONSTANT tpll_i1_nq : NATURAL := 451; CONSTANT rdown_i1_nq : NATURAL := 800; - CONSTANT tphl_i1_nq : NATURAL := 548; + CONSTANT tphl_i1_nq : NATURAL := 549; CONSTANT rdown_i1_nq : NATURAL := 800 ); PORT ( @@ -33,5 +33,5 @@ END nxr2_x4; ARCHITECTURE behaviour_data_flow OF nxr2_x4 IS BEGIN - nq <= not ((i0 xor i1)) after 1153 ps; + nq <= not ((i0 xor i1)) after 1163 ps; END; diff --git a/alliance/share/cells/sxlib/o2_x2.al b/alliance/share/cells/sxlib/o2_x2.al new file mode 100644 index 00000000..a2cd6dac --- /dev/null +++ b/alliance/share/cells/sxlib/o2_x2.al @@ -0,0 +1,28 @@ +V ALLIANCE : 6 +H o2_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,3,2,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00006 +T P,0.35,4.4,4,6,5,0,0.75,0.75,10.3,10.3,3.6,10.5,tr_00005 +T P,0.35,4.4,5,7,2,0,0.75,0.75,10.3,10.3,2.4,10.5,tr_00004 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 +T N,0.35,1.4,2,6,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 +T N,0.35,2.9,3,2,1,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 +S 7,EXTERNAL,i1 +Q 0.00282737 +S 6,EXTERNAL,i0 +Q 0.00344095 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00298567 +S 3,EXTERNAL,q +Q 0.00264397 +S 2,INTERNAL +Q 0.00463918 +S 1,EXTERNAL,vss +Q 0.0033382 +EOF diff --git a/alliance/share/cells/sxlib/o2_x2.vbe b/alliance/share/cells/sxlib/o2_x2.vbe index 9a9a4f99..0de99029 100644 --- a/alliance/share/cells/sxlib/o2_x2.vbe +++ b/alliance/share/cells/sxlib/o2_x2.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 6; CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; - CONSTANT tphh_i0_q : NATURAL := 400; + CONSTANT tphh_i0_q : NATURAL := 403; CONSTANT rup_i0_q : NATURAL := 1780; CONSTANT tpll_i0_q : NATURAL := 296; CONSTANT rdown_i0_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 331; + CONSTANT tphh_i1_q : NATURAL := 332; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 360; + CONSTANT tpll_i1_q : NATURAL := 363; CONSTANT rdown_i1_q : NATURAL := 1600 ); PORT ( @@ -25,5 +25,5 @@ END o2_x2; ARCHITECTURE behaviour_data_flow OF o2_x2 IS BEGIN - q <= (i0 or i1) after 1000 ps; + q <= (i0 or i1) after 1003 ps; END; diff --git a/alliance/share/cells/sxlib/o2_x4.al b/alliance/share/cells/sxlib/o2_x4.al new file mode 100644 index 00000000..dfeb7477 --- /dev/null +++ b/alliance/share/cells/sxlib/o2_x4.al @@ -0,0 +1,30 @@ +V ALLIANCE : 6 +H o2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,6 +C i1,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,3 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,4,1,3,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 +T P,0.35,5.9,3,1,4,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00007 +T P,0.35,4.4,4,6,5,0,0.75,0.75,10.3,10.3,3.6,10.5,tr_00006 +T P,0.35,4.4,5,7,1,0,0.75,0.75,10.3,10.3,2.4,10.5,tr_00005 +T N,0.35,2.9,2,1,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,1.4,2,7,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 +T N,0.35,1.4,1,6,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 +T N,0.35,2.9,3,1,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00001 +S 7,EXTERNAL,i1 +Q 0.00282737 +S 6,EXTERNAL,i0 +Q 0.00344095 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00503104 +S 3,EXTERNAL,q +Q 0.00264397 +S 2,EXTERNAL,vss +Q 0.00444349 +S 1,INTERNAL +Q 0.00596944 +EOF diff --git a/alliance/share/cells/sxlib/o2_x4.vbe b/alliance/share/cells/sxlib/o2_x4.vbe index f98544ab..4e7fed20 100644 --- a/alliance/share/cells/sxlib/o2_x4.vbe +++ b/alliance/share/cells/sxlib/o2_x4.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 8; CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; - CONSTANT tphh_i0_q : NATURAL := 482; + CONSTANT tphh_i0_q : NATURAL := 487; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 379; + CONSTANT tpll_i0_q : NATURAL := 381; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 420; + CONSTANT tphh_i1_q : NATURAL := 423; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 457; + CONSTANT tpll_i1_q : NATURAL := 462; CONSTANT rdown_i1_q : NATURAL := 800 ); PORT ( @@ -25,5 +25,5 @@ END o2_x4; ARCHITECTURE behaviour_data_flow OF o2_x4 IS BEGIN - q <= (i0 or i1) after 1082 ps; + q <= (i0 or i1) after 1087 ps; END; diff --git a/alliance/share/cells/sxlib/o3_x2.al b/alliance/share/cells/sxlib/o3_x2.al new file mode 100644 index 00000000..79319505 --- /dev/null +++ b/alliance/share/cells/sxlib/o3_x2.al @@ -0,0 +1,35 @@ +V ALLIANCE : 6 +H o3_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,1,3,4,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00008 +T P,0.35,4.4,6,7,3,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00007 +T P,0.35,4.4,5,9,6,0,0.75,0.75,10.3,10.3,3,10.5,tr_00006 +T P,0.35,4.4,4,8,5,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00005 +T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 +T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 +T N,0.35,1.4,3,7,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 9,EXTERNAL,i1 +Q 0.00282737 +S 8,EXTERNAL,i0 +Q 0.00282737 +S 7,EXTERNAL,i2 +Q 0.00260759 +S 6,INTERNAL +Q 0 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00350341 +S 3,INTERNAL +Q 0.00620074 +S 2,EXTERNAL,vss +Q 0.00367968 +S 1,EXTERNAL,q +Q 0.00358405 +EOF diff --git a/alliance/share/cells/sxlib/o3_x2.vbe b/alliance/share/cells/sxlib/o3_x2.vbe index de8d92fb..2905532a 100644 --- a/alliance/share/cells/sxlib/o3_x2.vbe +++ b/alliance/share/cells/sxlib/o3_x2.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 9; - CONSTANT tphh_i0_q : NATURAL := 486; + CONSTANT tphh_i0_q : NATURAL := 491; CONSTANT rup_i0_q : NATURAL := 1780; CONSTANT tpll_i0_q : NATURAL := 405; CONSTANT rdown_i0_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 424; + CONSTANT tphh_i1_q : NATURAL := 427; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 476; + CONSTANT tpll_i1_q : NATURAL := 480; CONSTANT rdown_i1_q : NATURAL := 1600; - CONSTANT tphh_i2_q : NATURAL := 356; + CONSTANT tphh_i2_q : NATURAL := 358; CONSTANT rup_i2_q : NATURAL := 1780; - CONSTANT tpll_i2_q : NATURAL := 499; + CONSTANT tpll_i2_q : NATURAL := 504; CONSTANT rdown_i2_q : NATURAL := 1600 ); PORT ( @@ -31,5 +31,5 @@ END o3_x2; ARCHITECTURE behaviour_data_flow OF o3_x2 IS BEGIN - q <= ((i0 or i1) or i2) after 1099 ps; + q <= ((i0 or i1) or i2) after 1104 ps; END; diff --git a/alliance/share/cells/sxlib/o3_x4.al b/alliance/share/cells/sxlib/o3_x4.al new file mode 100644 index 00000000..244c9cb9 --- /dev/null +++ b/alliance/share/cells/sxlib/o3_x4.al @@ -0,0 +1,37 @@ +V ALLIANCE : 6 +H o3_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,9 +C i2,UNKNOWN,EXTERNAL,8 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,1,3,5,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00010 +T P,0.35,5.9,1,3,5,0,0.75,0.75,13.3,13.3,6.9,11.25,tr_00009 +T P,0.35,4.4,5,7,4,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00008 +T P,0.35,4.4,4,9,6,0,0.75,0.75,10.3,10.3,3,10.5,tr_00007 +T P,0.35,4.4,6,8,3,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00006 +T N,0.35,2.9,1,3,2,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00005 +T N,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,6.9,2.25,tr_00004 +T N,0.35,1.4,3,8,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00003 +T N,0.35,1.4,3,7,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00002 +T N,0.35,1.4,2,9,3,0,0.75,0.75,4.3,4.3,3.6,3,tr_00001 +S 9,EXTERNAL,i1 +Q 0.00282737 +S 8,EXTERNAL,i2 +Q 0.00260759 +S 7,EXTERNAL,i0 +Q 0.00282737 +S 6,INTERNAL +Q 0 +S 5,EXTERNAL,vdd +Q 0.00537252 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0.00773401 +S 2,EXTERNAL,vss +Q 0.00519625 +S 1,EXTERNAL,q +Q 0.00258522 +EOF diff --git a/alliance/share/cells/sxlib/o3_x4.vbe b/alliance/share/cells/sxlib/o3_x4.vbe index 735d154f..ad388b8b 100644 --- a/alliance/share/cells/sxlib/o3_x4.vbe +++ b/alliance/share/cells/sxlib/o3_x4.vbe @@ -5,17 +5,17 @@ GENERIC ( CONSTANT cin_i0 : NATURAL := 10; CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 9; - CONSTANT tphh_i0_q : NATURAL := 559; + CONSTANT tphh_i0_q : NATURAL := 565; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 497; + CONSTANT tpll_i0_q : NATURAL := 499; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 501; + CONSTANT tphh_i1_q : NATURAL := 507; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 578; + CONSTANT tpll_i1_q : NATURAL := 583; CONSTANT rdown_i1_q : NATURAL := 800; - CONSTANT tphh_i2_q : NATURAL := 440; + CONSTANT tphh_i2_q : NATURAL := 444; CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tpll_i2_q : NATURAL := 612; + CONSTANT tpll_i2_q : NATURAL := 620; CONSTANT rdown_i2_q : NATURAL := 800 ); PORT ( @@ -31,5 +31,5 @@ END o3_x4; ARCHITECTURE behaviour_data_flow OF o3_x4 IS BEGIN - q <= ((i0 or i1) or i2) after 1212 ps; + q <= ((i0 or i1) or i2) after 1220 ps; END; diff --git a/alliance/share/cells/sxlib/o4_x2.al b/alliance/share/cells/sxlib/o4_x2.al new file mode 100644 index 00000000..77dff438 --- /dev/null +++ b/alliance/share/cells/sxlib/o4_x2.al @@ -0,0 +1,42 @@ +V ALLIANCE : 6 +H o4_x2,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,8 +C i2,UNKNOWN,EXTERNAL,9 +C i3,UNKNOWN,EXTERNAL,10 +C q,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,4 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,4.4,3,10,2,0,0.75,0.75,10.3,10.3,1.8,10.5,tr_00010 +T P,0.35,4.4,6,8,3,0,0.75,0.75,10.3,10.3,3,10.5,tr_00009 +T P,0.35,4.4,5,7,6,0,0.75,0.75,10.3,10.3,4.2,10.5,tr_00008 +T P,0.35,4.4,4,9,5,0,0.75,0.75,10.3,10.3,5.4,10.5,tr_00007 +T P,0.35,5.9,4,2,11,0,0.75,0.75,13.3,13.3,8.7,11.25,tr_00006 +T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,7.2,3,tr_00005 +T N,0.35,1.4,1,10,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00004 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,5.4,3,tr_00003 +T N,0.35,1.4,2,8,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00002 +T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,8.7,2.25,tr_00001 +S 11,EXTERNAL,q +Q 0.00258522 +S 10,EXTERNAL,i3 +Q 0.00260759 +S 9,EXTERNAL,i2 +Q 0.00318597 +S 8,EXTERNAL,i1 +Q 0.00282737 +S 7,EXTERNAL,i0 +Q 0.00319753 +S 6,INTERNAL +Q 0 +S 5,INTERNAL +Q 0 +S 4,EXTERNAL,vdd +Q 0.00384489 +S 3,INTERNAL +Q 0 +S 2,INTERNAL +Q 0.0066641 +S 1,EXTERNAL,vss +Q 0.00419742 +EOF diff --git a/alliance/share/cells/sxlib/o4_x2.vbe b/alliance/share/cells/sxlib/o4_x2.vbe index 197487f5..5e48c2ee 100644 --- a/alliance/share/cells/sxlib/o4_x2.vbe +++ b/alliance/share/cells/sxlib/o4_x2.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 10; CONSTANT cin_i2 : NATURAL := 10; CONSTANT cin_i3 : NATURAL := 9; - CONSTANT tphh_i2_q : NATURAL := 557; + CONSTANT tphh_i2_q : NATURAL := 564; CONSTANT rup_i2_q : NATURAL := 1780; CONSTANT tpll_i2_q : NATURAL := 520; CONSTANT rdown_i2_q : NATURAL := 1600; - CONSTANT tphh_i0_q : NATURAL := 500; + CONSTANT tphh_i0_q : NATURAL := 505; CONSTANT rup_i0_q : NATURAL := 1780; - CONSTANT tpll_i0_q : NATURAL := 585; + CONSTANT tpll_i0_q : NATURAL := 589; CONSTANT rdown_i0_q : NATURAL := 1600; - CONSTANT tphh_i1_q : NATURAL := 439; + CONSTANT tphh_i1_q : NATURAL := 443; CONSTANT rup_i1_q : NATURAL := 1780; - CONSTANT tpll_i1_q : NATURAL := 612; + CONSTANT tpll_i1_q : NATURAL := 619; CONSTANT rdown_i1_q : NATURAL := 1600; - CONSTANT tphh_i3_q : NATURAL := 373; + CONSTANT tphh_i3_q : NATURAL := 376; CONSTANT rup_i3_q : NATURAL := 1780; - CONSTANT tpll_i3_q : NATURAL := 616; + CONSTANT tpll_i3_q : NATURAL := 624; CONSTANT rdown_i3_q : NATURAL := 1600 ); PORT ( @@ -37,5 +37,5 @@ END o4_x2; ARCHITECTURE behaviour_data_flow OF o4_x2 IS BEGIN - q <= (((i0 or i1) or i2) or i3) after 1216 ps; + q <= (((i0 or i1) or i2) or i3) after 1224 ps; END; diff --git a/alliance/share/cells/sxlib/o4_x4.al b/alliance/share/cells/sxlib/o4_x4.al new file mode 100644 index 00000000..1d10382e --- /dev/null +++ b/alliance/share/cells/sxlib/o4_x4.al @@ -0,0 +1,44 @@ +V ALLIANCE : 6 +H o4_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,10 +C i2,UNKNOWN,EXTERNAL,9 +C i3,UNKNOWN,EXTERNAL,7 +C q,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,5.9,5,7,6,0,0.75,0.75,13.3,13.3,6.6,11.25,tr_00012 +T P,0.35,5.9,3,8,4,0,0.75,0.75,13.3,13.3,4.2,11.25,tr_00011 +T P,0.35,5.9,4,10,1,0,0.75,0.75,13.3,13.3,3,11.25,tr_00010 +T P,0.35,5.9,6,9,3,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 +T P,0.35,5.9,5,1,11,0,0.75,0.75,13.3,13.3,8.4,11.25,tr_00008 +T P,0.35,5.9,11,1,5,0,0.75,0.75,13.3,13.3,10.2,11.25,tr_00007 +T N,0.35,1.4,1,7,2,0,0.75,0.75,4.3,4.3,7.2,3,tr_00006 +T N,0.35,1.4,2,10,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00005 +T N,0.35,1.4,2,9,1,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 +T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,3.6,3,tr_00003 +T N,0.35,2.9,11,1,2,0,0.75,0.75,7.3,7.3,8.4,2.25,tr_00002 +T N,0.35,2.9,2,1,11,0,0.75,0.75,7.3,7.3,10.2,2.25,tr_00001 +S 11,EXTERNAL,q +Q 0.00343717 +S 10,EXTERNAL,i1 +Q 0.00317863 +S 9,EXTERNAL,i2 +Q 0.00332901 +S 8,EXTERNAL,i0 +Q 0.0032596 +S 7,EXTERNAL,i3 +Q 0.00282737 +S 6,INTERNAL +Q 0 +S 5,EXTERNAL,vdd +Q 0.00524395 +S 4,INTERNAL +Q 0 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,vss +Q 0.00471516 +S 1,INTERNAL +Q 0.00811076 +EOF diff --git a/alliance/share/cells/sxlib/o4_x4.vbe b/alliance/share/cells/sxlib/o4_x4.vbe index c84bd728..57435182 100644 --- a/alliance/share/cells/sxlib/o4_x4.vbe +++ b/alliance/share/cells/sxlib/o4_x4.vbe @@ -6,21 +6,21 @@ GENERIC ( CONSTANT cin_i1 : NATURAL := 12; CONSTANT cin_i2 : NATURAL := 12; CONSTANT cin_i3 : NATURAL := 12; - CONSTANT tphh_i3_q : NATURAL := 702; + CONSTANT tphh_i3_q : NATURAL := 717; CONSTANT rup_i3_q : NATURAL := 890; - CONSTANT tpll_i3_q : NATURAL := 527; + CONSTANT tpll_i3_q : NATURAL := 533; CONSTANT rdown_i3_q : NATURAL := 800; - CONSTANT tphh_i2_q : NATURAL := 633; + CONSTANT tphh_i2_q : NATURAL := 646; CONSTANT rup_i2_q : NATURAL := 890; - CONSTANT tpll_i2_q : NATURAL := 598; + CONSTANT tpll_i2_q : NATURAL := 609; CONSTANT rdown_i2_q : NATURAL := 800; - CONSTANT tphh_i0_q : NATURAL := 559; + CONSTANT tphh_i0_q : NATURAL := 570; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 622; + CONSTANT tpll_i0_q : NATURAL := 635; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 479; + CONSTANT tphh_i1_q : NATURAL := 489; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 624; + CONSTANT tpll_i1_q : NATURAL := 640; CONSTANT rdown_i1_q : NATURAL := 800 ); PORT ( @@ -37,5 +37,5 @@ END o4_x4; ARCHITECTURE behaviour_data_flow OF o4_x4 IS BEGIN - q <= (((i0 or i1) or i2) or i3) after 1302 ps; + q <= (((i0 or i1) or i2) or i3) after 1317 ps; END; diff --git a/alliance/share/cells/sxlib/one_x0.al b/alliance/share/cells/sxlib/one_x0.al new file mode 100644 index 00000000..774960bc --- /dev/null +++ b/alliance/share/cells/sxlib/one_x0.al @@ -0,0 +1,13 @@ +V ALLIANCE : 6 +H one_x0,L,21/ 9/99 +C q,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,1 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,2,3,1,0,0.75,0.75,7.3,7.3,2.1,9.75,tr_00001 +S 3,EXTERNAL,vss +Q 0.00467048 +S 2,EXTERNAL,q +Q 0.00223269 +S 1,EXTERNAL,vdd +Q 0.0037716 +EOF diff --git a/alliance/share/cells/sxlib/rowend_x0.al b/alliance/share/cells/sxlib/rowend_x0.al new file mode 100644 index 00000000..d916e519 --- /dev/null +++ b/alliance/share/cells/sxlib/rowend_x0.al @@ -0,0 +1,9 @@ +V ALLIANCE : 6 +H rowend_x0,L,21/ 9/99 +C vdd,UNKNOWN,EXTERNAL,2 +C vss,UNKNOWN,EXTERNAL,1 +S 2,EXTERNAL,vdd +Q 0.00122551 +S 1,EXTERNAL,vss +Q 0.00122551 +EOF diff --git a/alliance/share/cells/sxlib/rowend_x0.ap b/alliance/share/cells/sxlib/rowend_x0.ap index 7af83c0a..7cca6a30 100644 --- a/alliance/share/cells/sxlib/rowend_x0.ap +++ b/alliance/share/cells/sxlib/rowend_x0.ap @@ -1,11 +1,11 @@ V ALLIANCE : 4 H rowend_x0,P, 3/ 8/99,100 -A 0,0,250,5000 -C 250,4700,600,vdd,1,EAST,ALU1 -C 250,300,600,vss,1,EAST,ALU1 +A 0,0,500,5000 +C 500,4700,600,vdd,1,EAST,ALU1 +C 500,300,600,vss,1,EAST,ALU1 C 0,300,600,vss,0,WEST,ALU1 C 0,4700,600,vdd,0,WEST,ALU1 -S 0,3900,250,3900,2400,*,RIGHT,NWELL -S 0,300,250,300,600,*,RIGHT,ALU1 -S 0,4700,250,4700,600,*,RIGHT,ALU1 +S 0,3900,500,3900,2400,*,RIGHT,NWELL +S 0,300,500,300,600,*,RIGHT,ALU1 +S 0,4700,500,4700,600,*,RIGHT,ALU1 EOF diff --git a/alliance/share/cells/sxlib/sff1_x4.al b/alliance/share/cells/sxlib/sff1_x4.al new file mode 100644 index 00000000..55622eb3 --- /dev/null +++ b/alliance/share/cells/sxlib/sff1_x4.al @@ -0,0 +1,68 @@ +V ALLIANCE : 6 +H sff1_x4,L,21/ 9/99 +C ck,UNKNOWN,EXTERNAL,5 +C i,UNKNOWN,EXTERNAL,6 +C q,UNKNOWN,EXTERNAL,13 +C vdd,UNKNOWN,EXTERNAL,14 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,17,13,14,0,0.75,0.75,7.3,7.3,21.6,12.75,tr_00026 +T P,0.35,2.9,12,3,17,0,0.75,0.75,7.3,7.3,19.8,12.75,tr_00025 +T P,0.35,2.9,9,2,12,0,0.75,0.75,7.3,7.3,18,12.75,tr_00024 +T P,0.35,2.9,7,2,15,0,0.75,0.75,7.3,7.3,12.6,11.25,tr_00023 +T P,0.35,2.9,15,9,14,0,0.75,0.75,7.3,7.3,14.4,12.75,tr_00022 +T P,0.35,2.9,16,3,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00021 +T P,0.35,2.9,2,5,14,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00020 +T P,0.35,2.9,14,2,3,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00019 +T P,0.35,2.9,4,6,14,0,0.75,0.75,7.3,7.3,7.2,12.75,tr_00018 +T P,0.35,2.9,14,4,16,0,0.75,0.75,7.3,7.3,9,12.75,tr_00017 +T P,0.35,5.9,14,12,13,0,0.75,0.75,13.3,13.3,23.4,11.25,tr_00016 +T P,0.35,5.9,13,12,14,0,0.75,0.75,13.3,13.3,25.2,11.25,tr_00015 +T P,0.35,2.9,9,7,14,0,0.75,0.75,7.3,7.3,16.2,12.75,tr_00014 +T N,0.35,1.4,11,2,12,0,0.75,0.75,4.3,4.3,19.8,3,tr_00013 +T N,0.35,1.4,1,13,11,0,0.75,0.75,4.3,4.3,21.6,3,tr_00012 +T N,0.35,1.4,12,3,9,0,0.75,0.75,4.3,4.3,18,3,tr_00011 +T N,0.35,1.4,1,9,8,0,0.75,0.75,4.3,4.3,14.4,1.5,tr_00010 +T N,0.35,1.4,8,3,7,0,0.75,0.75,4.3,4.3,12.6,3,tr_00009 +T N,0.35,1.4,7,2,10,0,0.75,0.75,4.3,4.3,10.8,3,tr_00008 +T N,0.35,1.4,3,2,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00007 +T N,0.35,1.4,1,5,2,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 +T N,0.35,1.4,10,4,1,0,0.75,0.75,4.3,4.3,9,3,tr_00005 +T N,0.35,1.4,1,6,4,0,0.75,0.75,4.3,4.3,7.2,3,tr_00004 +T N,0.35,2.9,13,12,1,0,0.75,0.75,7.3,7.3,23.4,2.25,tr_00003 +T N,0.35,2.9,1,12,13,0,0.75,0.75,7.3,7.3,25.2,2.25,tr_00002 +T N,0.35,1.4,9,7,1,0,0.75,0.75,4.3,4.3,16.2,1.5,tr_00001 +S 17,INTERNAL +Q 0 +S 16,INTERNAL +Q 0 +S 15,INTERNAL +Q 0 +S 14,EXTERNAL,vdd +Q 0.0115377 +S 13,EXTERNAL,q +Q 0.00615082 +S 12,INTERNAL,sff_s +Q 0.00679978 +S 11,INTERNAL +Q 0 +S 10,INTERNAL +Q 0 +S 9,INTERNAL,y +Q 0.00480814 +S 8,INTERNAL +Q 0 +S 7,INTERNAL,sff_m +Q 0.00642301 +S 6,EXTERNAL,i +Q 0.00344388 +S 5,EXTERNAL,ck +Q 0.00344095 +S 4,INTERNAL,u +Q 0.00567853 +S 3,INTERNAL,ckr +Q 0.0113963 +S 2,INTERNAL,nckr +Q 0.0123833 +S 1,EXTERNAL,vss +Q 0.0103626 +EOF diff --git a/alliance/share/cells/sxlib/sff2_x4.al b/alliance/share/cells/sxlib/sff2_x4.al new file mode 100644 index 00000000..50ad231d --- /dev/null +++ b/alliance/share/cells/sxlib/sff2_x4.al @@ -0,0 +1,92 @@ +V ALLIANCE : 6 +H sff2_x4,L,21/ 9/99 +C ck,UNKNOWN,EXTERNAL,11 +C cmd,UNKNOWN,EXTERNAL,6 +C i0,UNKNOWN,EXTERNAL,7 +C i1,UNKNOWN,EXTERNAL,8 +C q,UNKNOWN,EXTERNAL,17 +C vdd,UNKNOWN,EXTERNAL,19 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,5.9,19,16,17,0,0.75,0.75,13.3,13.3,32.4,11.25,tr_00034 +T P,0.35,2.9,19,3,23,0,0.75,0.75,7.3,7.3,18,12.75,tr_00033 +T P,0.35,2.9,15,14,19,0,0.75,0.75,7.3,7.3,25.2,12.75,tr_00032 +T P,0.35,5.9,17,16,19,0,0.75,0.75,13.3,13.3,34.2,11.25,tr_00031 +T P,0.35,2.9,10,11,19,0,0.75,0.75,7.3,7.3,12.6,11.25,tr_00030 +T P,0.35,2.9,19,10,9,0,0.75,0.75,7.3,7.3,14.4,11.25,tr_00029 +T P,0.35,2.9,3,5,20,0,0.75,0.75,7.3,7.3,7.5,11.25,tr_00028 +T P,0.35,2.9,21,6,3,0,0.75,0.75,7.3,7.3,4.8,11.25,tr_00027 +T P,0.35,2.9,20,8,19,0,0.75,0.75,7.3,7.3,8.7,11.25,tr_00026 +T P,0.35,2.9,5,6,19,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00025 +T P,0.35,2.9,19,7,21,0,0.75,0.75,7.3,7.3,3.6,11.25,tr_00024 +T P,0.35,2.9,23,9,14,0,0.75,0.75,7.3,7.3,19.8,11.25,tr_00023 +T P,0.35,2.9,14,10,22,0,0.75,0.75,7.3,7.3,21.6,11.25,tr_00022 +T P,0.35,2.9,22,15,19,0,0.75,0.75,7.3,7.3,23.4,12.75,tr_00021 +T P,0.35,2.9,15,10,16,0,0.75,0.75,7.3,7.3,27,12.75,tr_00020 +T P,0.35,2.9,16,9,24,0,0.75,0.75,7.3,7.3,28.8,12.75,tr_00019 +T P,0.35,2.9,24,17,19,0,0.75,0.75,7.3,7.3,30.6,12.75,tr_00018 +T N,0.35,1.4,12,3,1,0,0.75,0.75,4.3,4.3,18,3,tr_00017 +T N,0.35,2.9,17,16,1,0,0.75,0.75,7.3,7.3,32.4,2.25,tr_00016 +T N,0.35,2.9,1,16,17,0,0.75,0.75,7.3,7.3,34.2,2.25,tr_00015 +T N,0.35,1.4,15,14,1,0,0.75,0.75,4.3,4.3,25.2,1.5,tr_00014 +T N,0.35,1.4,1,11,10,0,0.75,0.75,4.3,4.3,12.6,3,tr_00013 +T N,0.35,1.4,9,10,1,0,0.75,0.75,4.3,4.3,14.4,3,tr_00012 +T N,0.35,1.4,1,8,2,0,0.75,0.75,4.3,4.3,8.7,3,tr_00011 +T N,0.35,1.4,3,5,4,0,0.75,0.75,4.3,4.3,4.8,3,tr_00010 +T N,0.35,1.4,2,6,3,0,0.75,0.75,4.3,4.3,7.5,3,tr_00009 +T N,0.35,1.4,4,7,1,0,0.75,0.75,4.3,4.3,3.6,3,tr_00008 +T N,0.35,1.4,1,6,5,0,0.75,0.75,4.3,4.3,1.8,3,tr_00007 +T N,0.35,1.4,14,10,12,0,0.75,0.75,4.3,4.3,19.8,3,tr_00006 +T N,0.35,1.4,13,9,14,0,0.75,0.75,4.3,4.3,21.6,3,tr_00005 +T N,0.35,1.4,1,15,13,0,0.75,0.75,4.3,4.3,23.4,1.5,tr_00004 +T N,0.35,1.4,16,9,15,0,0.75,0.75,4.3,4.3,27,3,tr_00003 +T N,0.35,1.4,18,10,16,0,0.75,0.75,4.3,4.3,28.8,3,tr_00002 +T N,0.35,1.4,1,17,18,0,0.75,0.75,4.3,4.3,30.6,3,tr_00001 +S 24,INTERNAL +Q 0 +S 23,INTERNAL +Q 0 +S 22,INTERNAL +Q 0 +S 21,INTERNAL +Q 0 +S 20,INTERNAL +Q 0 +S 19,EXTERNAL,vdd +Q 0.0144679 +S 18,INTERNAL +Q 0 +S 17,EXTERNAL,q +Q 0.00615082 +S 16,INTERNAL,sff_s +Q 0.0067122 +S 15,INTERNAL,y +Q 0.00480814 +S 14,INTERNAL,sff_m +Q 0.00642301 +S 13,INTERNAL +Q 0 +S 12,INTERNAL +Q 0 +S 11,EXTERNAL,ck +Q 0.0031591 +S 10,INTERNAL,nckr +Q 0.011396 +S 9,INTERNAL,ckr +Q 0.0110493 +S 8,EXTERNAL,i1 +Q 0.00242923 +S 7,EXTERNAL,i0 +Q 0.0031591 +S 6,EXTERNAL,cmd +Q 0.00541426 +S 5,INTERNAL +Q 0.00654862 +S 4,INTERNAL +Q 0 +S 3,INTERNAL,u +Q 0.00667128 +S 2,INTERNAL +Q 0 +S 1,EXTERNAL,vss +Q 0.0131165 +EOF diff --git a/alliance/share/cells/sxlib/sff2_x4.ap b/alliance/share/cells/sxlib/sff2_x4.ap index 7d42275a..f8b08aa0 100644 --- a/alliance/share/cells/sxlib/sff2_x4.ap +++ b/alliance/share/cells/sxlib/sff2_x4.ap @@ -1,265 +1,265 @@ V ALLIANCE : 4 -H sff2_x4,P, 1/ 8/99,100 +H sff2_x4,P,20/ 8/99,100 A 0,0,12000,5000 -C 0,300,600,vss,0,WEST,ALU1 -C 0,4700,600,vdd,0,WEST,ALU1 -C 12000,4700,600,vdd,1,EAST,ALU1 C 12000,300,600,vss,1,EAST,ALU1 -R 11000,2000,ref_con,q_20 -R 11000,4000,ref_con,q_40 -R 11000,3500,ref_con,q_35 -R 11000,3000,ref_con,q_30 -R 11000,2500,ref_con,q_25 -R 11000,1500,ref_con,q_15 -R 4600,1500,ref_con,ck_15 -R 4600,2000,ref_con,ck_20 -R 4600,2500,ref_con,ck_25 -R 4600,3000,ref_con,ck_30 -R 4600,3500,ref_con,ck_35 -R 4600,1000,ref_con,ck_10 -R 11000,1000,ref_con,q_10 -R 1500,4000,ref_con,cmd_40 -R 1500,3500,ref_con,cmd_35 -R 1500,3000,ref_con,cmd_30 -R 1500,2500,ref_con,cmd_25 -R 3000,3500,ref_con,i1_35 -R 3000,3000,ref_con,i1_30 -R 3000,2500,ref_con,i1_25 -R 3000,2000,ref_con,i1_20 -R 3000,1500,ref_con,i1_15 -R 3000,1000,ref_con,i1_10 -R 1000,4000,ref_con,i0_40 -R 1000,3000,ref_con,i0_30 -R 1000,3500,ref_con,i0_35 -R 1000,2500,ref_con,i0_25 -R 1000,2000,ref_con,i0_20 +C 12000,4700,600,vdd,1,EAST,ALU1 +C 0,4700,600,vdd,0,WEST,ALU1 +C 0,300,600,vss,0,WEST,ALU1 +R 4500,1000,ref_con,ck_10 +R 4500,3500,ref_con,ck_35 +R 4500,3000,ref_con,ck_30 +R 4500,2500,ref_con,ck_25 +R 4500,2000,ref_con,ck_20 +R 4500,1500,ref_con,ck_15 R 1000,1500,ref_con,i0_15 -S 10400,2000,11400,2000,300,*,RIGHT,POLY -S 9900,2000,10400,2000,100,*,RIGHT,ALU1 -S 10200,2400,10200,3600,100,*,DOWN,POLY -S 9900,1000,9900,4000,100,sff_s,DOWN,ALU1 -S 7500,1000,7500,3500,100,sff_m,DOWN,ALU1 -S 11100,1000,11100,4000,200,*,DOWN,ALU1 -S 6500,1500,6500,2500,100,*,DOWN,ALU1 -S 6500,3000,7000,3000,100,*,RIGHT,ALU1 -S 7000,2000,7000,3000,100,*,UP,ALU1 -S 6000,1500,6000,4000,100,u,DOWN,ALU1 -S 6900,3500,7500,3500,100,*,RIGHT,ALU1 -S 9300,4000,9900,4000,100,*,RIGHT,ALU1 -S 7500,1500,8200,1500,100,*,LEFT,ALU1 -S 9300,2000,9300,3500,100,*,DOWN,ALU1 -S 7500,3000,8200,3000,100,*,RIGHT,ALU1 -S 10400,1500,11100,1500,100,*,RIGHT,ALU1 -S 10400,2500,11100,2500,100,*,RIGHT,ALU1 -S 10500,3000,10500,4500,200,*,DOWN,ALU1 -S 11700,3000,11700,4500,200,*,DOWN,ALU1 -S 8000,3500,8700,3500,100,*,LEFT,ALU1 -S 2000,1500,2000,4000,100,*,DOWN,ALU1 -S 1500,2500,1500,4000,100,*,DOWN,ALU1 -S 2000,4000,6000,4000,100,*,RIGHT,ALU1 -S 1000,1500,1000,4000,100,*,DOWN,ALU1 -S 0,4700,12000,4700,600,*,RIGHT,ALU1 -S 10500,500,10500,1000,200,*,DOWN,ALU1 -S 11700,500,11700,1000,200,*,DOWN,ALU1 -S 9300,1000,9900,1000,100,*,RIGHT,ALU1 -S 6900,1000,7500,1000,100,*,RIGHT,ALU1 -S 8000,1000,8700,1000,100,*,RIGHT,ALU1 -S 3900,1000,3900,3500,100,*,DOWN,ALU1 -S 3000,1000,3000,3500,100,*,DOWN,ALU1 -S 8700,1000,8700,4000,100,y,DOWN,ALU1 -S 1500,1000,1500,2000,100,*,UP,ALU1 -S 2500,1000,2500,3000,100,*,DOWN,ALU1 -S 5100,1000,5100,3500,100,*,DOWN,ALU1 -S 4500,1000,4500,3500,100,*,DOWN,ALU1 -S 300,1000,300,3500,100,*,DOWN,ALU1 -S 300,1000,2500,1000,100,*,RIGHT,ALU1 -S 0,300,12000,300,600,*,RIGHT,ALU1 -S 8100,3000,8400,3000,300,*,RIGHT,POLY -S 9300,3500,9600,3500,300,*,RIGHT,POLY -S 7800,3500,8100,3500,300,*,RIGHT,POLY -S 8100,1500,8400,1500,300,*,RIGHT,POLY -S 7200,2500,7200,3100,100,*,DOWN,POLY -S 11400,1400,11400,2600,100,*,DOWN,POLY -S 9000,1400,9000,2000,100,*,DOWN,POLY -S 8400,3000,8400,3600,100,*,DOWN,POLY -S 9000,2500,9000,3600,100,*,DOWN,POLY -S 7200,1400,7200,2000,100,*,DOWN,POLY -S 9000,2000,9300,2000,300,*,RIGHT,POLY -S 6900,2000,7200,2000,300,*,RIGHT,POLY -S 4200,1500,4500,1500,300,*,RIGHT,POLY -S 4800,1400,4800,3100,100,*,DOWN,POLY -S 9600,1400,9600,2500,100,*,DOWN,POLY -S 10800,1400,10800,2600,100,*,DOWN,POLY -S 10200,1500,10500,1500,300,*,RIGHT,POLY -S 10200,2500,10500,2500,300,*,RIGHT,POLY -S 3900,2500,9600,2500,100,nckr,RIGHT,POLY -S 5100,2000,9000,2000,100,ckr,RIGHT,POLY -S 4200,3000,4500,3000,300,*,RIGHT,POLY -S 1600,2500,1600,3100,100,*,DOWN,POLY -S 1600,1400,1600,2000,100,*,DOWN,POLY -S 2500,1400,2500,2500,100,*,DOWN,POLY -S 900,3000,1200,3000,300,*,RIGHT,POLY -S 900,1500,1200,1500,300,*,RIGHT,POLY -S 600,1400,600,3100,100,*,DOWN,POLY -S 600,2500,2500,2500,100,*,RIGHT,POLY -S 8400,900,8400,1500,100,*,UP,POLY -S 7800,1000,8100,1000,300,*,RIGHT,POLY -S 5700,3800,5700,4700,300,*,UP,PDIF -S 6300,3300,6300,4700,300,*,UP,PDIF -S 6900,3300,6900,4200,300,*,UP,PDIF -S 7500,3300,7500,4700,300,*,UP,PDIF -S 10800,2600,10800,4900,100,*,DOWN,PTRANS -S 10500,2800,10500,4700,300,*,DOWN,PDIF -S 6000,3600,6000,4900,100,*,DOWN,PTRANS -S 9900,3800,9900,4700,300,*,UP,PDIF -S 8400,3600,8400,4900,100,*,UP,PTRANS -S 11100,2800,11100,4700,300,*,DOWN,PDIF -S 11400,2600,11400,4900,100,*,DOWN,PTRANS -S 11700,2800,11700,4700,300,*,DOWN,PDIF -S 4500,3300,4500,4600,300,*,UP,PDIF -S 8600,3800,8600,4700,300,*,DOWN,PDIF -S 9300,3800,9300,4700,300,*,DOWN,PDIF -S 8000,3800,8000,4700,300,*,DOWN,PDIF -S 3900,3300,3900,4200,300,*,UP,PDIF -S 4200,3100,4200,4400,100,*,DOWN,PTRANS -S 4800,3100,4800,4400,100,*,DOWN,PTRANS -S 5100,3300,5100,4200,300,*,UP,PDIF -S 2500,3100,2500,4400,100,*,DOWN,PTRANS -S 3200,3300,3200,4600,300,*,DOWN,PDIF -S 1600,3100,1600,4400,100,*,DOWN,PTRANS -S 2000,3300,2000,4200,500,*,DOWN,PDIF -S 2900,3100,2900,4400,100,*,DOWN,PTRANS -S 600,3100,600,4400,100,*,DOWN,PTRANS -S 300,3300,300,4200,300,*,DOWN,PDIF -S 900,3300,900,4600,300,*,DOWN,PDIF -S 1200,3100,1200,4400,100,*,DOWN,PTRANS -S 6900,800,6900,1200,300,*,DOWN,NDIF -S 7500,300,7500,1200,300,*,DOWN,NDIF -S 6300,800,6300,1200,300,*,DOWN,NDIF -S 6000,600,6000,1400,100,*,UP,NTRANS -S 5700,400,5700,1200,300,*,DOWN,NDIF -S 9900,800,9900,1200,300,*,DOWN,NDIF -S 10800,100,10800,1400,100,*,UP,NTRANS -S 9300,800,9300,1200,300,*,DOWN,NDIF -S 8700,300,8700,1200,300,*,DOWN,NDIF -S 10500,300,10500,1200,300,*,DOWN,NDIF -S 11100,300,11100,1200,300,*,DOWN,NDIF -S 11400,100,11400,1400,100,*,UP,NTRANS -S 11700,300,11700,1200,300,*,DOWN,NDIF -S 8400,100,8400,900,100,*,UP,NTRANS -S 8700,300,8700,700,300,*,DOWN,NDIF -S 8100,300,8100,700,300,*,DOWN,NDIF -S 5100,800,5100,1200,300,*,DOWN,NDIF -S 4200,600,4200,1400,100,*,UP,NTRANS -S 3900,800,3900,1200,300,*,DOWN,NDIF -S 4500,400,4500,1200,300,*,DOWN,NDIF -S 4800,600,4800,1400,100,*,UP,NTRANS -S 2100,800,2100,1600,500,*,DOWN,NDIF -S 2900,600,2900,1400,100,*,UP,NTRANS -S 3200,400,3200,1200,300,*,UP,NDIF -S 1600,600,1600,1400,100,*,UP,NTRANS -S 1900,800,1900,1200,300,*,UP,NDIF -S 2500,600,2500,1400,100,*,UP,NTRANS -S 1200,600,1200,1400,100,*,UP,NTRANS -S 600,600,600,1400,100,*,UP,NTRANS -S 300,800,300,1200,300,*,UP,NDIF -S 900,400,900,1200,300,*,UP,NDIF -S 0,3900,12000,3900,2400,*,RIGHT,NWELL -S 1500,300,2500,300,300,*,RIGHT,PTIE -S 6300,300,6900,300,300,*,RIGHT,PTIE -S 9300,300,9900,300,300,*,RIGHT,PTIE -S 1500,4700,2500,4700,300,*,RIGHT,NTIE -S 6600,600,6600,1400,100,*,UP,NTRANS -S 6600,3100,6600,4400,100,*,DOWN,PTRANS -S 7200,3100,7200,4400,100,*,DOWN,PTRANS -S 7800,3600,7800,4900,100,*,DOWN,PTRANS -S 7200,600,7200,1400,100,*,UP,NTRANS -S 7800,100,7800,900,100,*,UP,NTRANS -S 9000,600,9000,1400,100,*,UP,NTRANS -S 9000,3600,9000,4900,100,*,DOWN,PTRANS -S 9600,3600,9600,4900,100,*,DOWN,PTRANS -S 10200,3600,10200,4900,100,*,DOWN,PTRANS -S 9600,600,9600,1400,100,*,UP,NTRANS +R 1000,2000,ref_con,i0_20 +R 1000,2500,ref_con,i0_25 +R 1000,3500,ref_con,i0_35 +R 1000,3000,ref_con,i0_30 +R 1000,4000,ref_con,i0_40 +R 3000,1000,ref_con,i1_10 +R 3000,1500,ref_con,i1_15 +R 3000,2000,ref_con,i1_20 +R 3000,2500,ref_con,i1_25 +R 3000,3000,ref_con,i1_30 +R 3000,3500,ref_con,i1_35 +R 1500,2500,ref_con,cmd_25 +R 1500,3000,ref_con,cmd_30 +R 1500,3500,ref_con,cmd_35 +R 1500,4000,ref_con,cmd_40 +R 11000,1000,ref_con,q_10 +R 11000,1500,ref_con,q_15 +R 11000,2500,ref_con,q_25 +R 11000,3000,ref_con,q_30 +R 11000,3500,ref_con,q_35 +R 11000,4000,ref_con,q_40 +R 11000,2000,ref_con,q_20 S 10200,600,10200,1400,100,*,UP,NTRANS -V 10400,2000,CONT_POLY -V 3000,3000,CONT_POLY -V 6000,1500,CONT_POLY -V 6500,2500,CONT_POLY -V 6500,1500,CONT_POLY -V 6500,3000,CONT_POLY -V 10400,2500,CONT_POLY -V 10400,1500,CONT_POLY -V 8200,1500,CONT_POLY -V 9200,2000,CONT_POLY -V 8200,3000,CONT_POLY -V 7000,2000,CONT_POLY -V 9400,3500,CONT_POLY -V 5900,3500,CONT_POLY -V 5200,2000,CONT_POLY -V 3000,1500,CONT_POLY -V 4400,3000,CONT_POLY -V 4400,1500,CONT_POLY -V 8000,3500,CONT_POLY -V 1500,2000,CONT_POLY -V 1500,2500,CONT_POLY -V 2500,3000,CONT_POLY -V 1000,3000,CONT_POLY -V 1000,1500,CONT_POLY -V 8000,1000,CONT_POLY -V 2500,300,CONT_BODY_P -V 1500,300,CONT_BODY_P -V 3900,300,CONT_BODY_P -V 5100,300,CONT_BODY_P -V 6300,300,CONT_BODY_P -V 6900,300,CONT_BODY_P -V 9300,300,CONT_BODY_P -V 9900,300,CONT_BODY_P -V 300,300,CONT_BODY_P -V 1500,4700,CONT_BODY_N -V 2500,4700,CONT_BODY_N -V 5100,4700,CONT_BODY_N -V 3900,4700,CONT_BODY_N -V 6900,4700,CONT_BODY_N -V 300,4700,CONT_BODY_N -V 11100,3500,CONT_DIF_P -V 6900,3500,CONT_DIF_P -V 10500,3500,CONT_DIF_P -V 10500,4000,CONT_DIF_P -V 11700,4500,CONT_DIF_P -V 10500,4500,CONT_DIF_P -V 11700,4000,CONT_DIF_P -V 11700,3500,CONT_DIF_P -V 5700,4500,CONT_DIF_P -V 11100,4000,CONT_DIF_P -V 2000,3500,CONT_DIF_P -V 4500,4500,CONT_DIF_P -V 9300,4000,CONT_DIF_P -V 8100,4500,CONT_DIF_P -V 8700,4000,CONT_DIF_P -V 11700,3000,CONT_DIF_P -V 11100,3000,CONT_DIF_P -V 10500,3000,CONT_DIF_P -V 3200,4500,CONT_DIF_P -V 5100,3500,CONT_DIF_P -V 3900,3500,CONT_DIF_P -V 300,3500,CONT_DIF_P -V 900,4500,CONT_DIF_P -V 2000,1500,CONT_DIF_N -V 5700,500,CONT_DIF_N -V 8100,500,CONT_DIF_N -V 6900,1000,CONT_DIF_N -V 8700,1000,CONT_DIF_N -V 11700,500,CONT_DIF_N -V 10500,500,CONT_DIF_N -V 11700,1000,CONT_DIF_N -V 10500,1000,CONT_DIF_N -V 11100,1000,CONT_DIF_N -V 3900,1000,CONT_DIF_N -V 4500,500,CONT_DIF_N -V 5100,1000,CONT_DIF_N -V 9300,1000,CONT_DIF_N -V 3200,500,CONT_DIF_N -V 300,1000,CONT_DIF_N -V 900,500,CONT_DIF_N +S 9600,600,9600,1400,100,*,UP,NTRANS +S 10200,3600,10200,4900,100,*,DOWN,PTRANS +S 9600,3600,9600,4900,100,*,DOWN,PTRANS +S 9000,3600,9000,4900,100,*,DOWN,PTRANS +S 9000,600,9000,1400,100,*,UP,NTRANS +S 7800,100,7800,900,100,*,UP,NTRANS +S 7200,600,7200,1400,100,*,UP,NTRANS +S 7800,3600,7800,4900,100,*,DOWN,PTRANS +S 7200,3100,7200,4400,100,*,DOWN,PTRANS +S 6600,3100,6600,4400,100,*,DOWN,PTRANS +S 6600,600,6600,1400,100,*,UP,NTRANS +S 1500,4700,2500,4700,300,*,RIGHT,NTIE +S 9300,300,9900,300,300,*,RIGHT,PTIE +S 6300,300,6900,300,300,*,RIGHT,PTIE +S 1500,300,2500,300,300,*,RIGHT,PTIE +S 0,3900,12000,3900,2400,*,RIGHT,NWELL +S 900,400,900,1200,300,*,UP,NDIF +S 300,800,300,1200,300,*,UP,NDIF +S 600,600,600,1400,100,*,UP,NTRANS +S 1200,600,1200,1400,100,*,UP,NTRANS +S 2500,600,2500,1400,100,*,UP,NTRANS +S 1900,800,1900,1200,300,*,UP,NDIF +S 1600,600,1600,1400,100,*,UP,NTRANS +S 3200,400,3200,1200,300,*,UP,NDIF +S 2900,600,2900,1400,100,*,UP,NTRANS +S 2100,800,2100,1600,500,*,DOWN,NDIF +S 4800,600,4800,1400,100,*,UP,NTRANS +S 4500,400,4500,1200,300,*,DOWN,NDIF +S 3900,800,3900,1200,300,*,DOWN,NDIF +S 4200,600,4200,1400,100,*,UP,NTRANS +S 5100,800,5100,1200,300,*,DOWN,NDIF +S 8100,300,8100,700,300,*,DOWN,NDIF +S 8700,300,8700,700,300,*,DOWN,NDIF +S 8400,100,8400,900,100,*,UP,NTRANS +S 11700,300,11700,1200,300,*,DOWN,NDIF +S 11400,100,11400,1400,100,*,UP,NTRANS +S 11100,300,11100,1200,300,*,DOWN,NDIF +S 10500,300,10500,1200,300,*,DOWN,NDIF +S 8700,300,8700,1200,300,*,DOWN,NDIF +S 9300,800,9300,1200,300,*,DOWN,NDIF +S 10800,100,10800,1400,100,*,UP,NTRANS +S 9900,800,9900,1200,300,*,DOWN,NDIF +S 5700,400,5700,1200,300,*,DOWN,NDIF +S 6000,600,6000,1400,100,*,UP,NTRANS +S 6300,800,6300,1200,300,*,DOWN,NDIF +S 7500,300,7500,1200,300,*,DOWN,NDIF +S 6900,800,6900,1200,300,*,DOWN,NDIF +S 1200,3100,1200,4400,100,*,DOWN,PTRANS +S 900,3300,900,4600,300,*,DOWN,PDIF +S 300,3300,300,4200,300,*,DOWN,PDIF +S 600,3100,600,4400,100,*,DOWN,PTRANS +S 2900,3100,2900,4400,100,*,DOWN,PTRANS +S 2000,3300,2000,4200,500,*,DOWN,PDIF +S 1600,3100,1600,4400,100,*,DOWN,PTRANS +S 3200,3300,3200,4600,300,*,DOWN,PDIF +S 2500,3100,2500,4400,100,*,DOWN,PTRANS +S 5100,3300,5100,4200,300,*,UP,PDIF +S 4800,3100,4800,4400,100,*,DOWN,PTRANS +S 4200,3100,4200,4400,100,*,DOWN,PTRANS +S 3900,3300,3900,4200,300,*,UP,PDIF +S 8000,3800,8000,4700,300,*,DOWN,PDIF +S 9300,3800,9300,4700,300,*,DOWN,PDIF +S 8600,3800,8600,4700,300,*,DOWN,PDIF +S 4500,3300,4500,4600,300,*,UP,PDIF +S 11700,2800,11700,4700,300,*,DOWN,PDIF +S 11400,2600,11400,4900,100,*,DOWN,PTRANS +S 11100,2800,11100,4700,300,*,DOWN,PDIF +S 8400,3600,8400,4900,100,*,UP,PTRANS +S 9900,3800,9900,4700,300,*,UP,PDIF +S 6000,3600,6000,4900,100,*,DOWN,PTRANS +S 10500,2800,10500,4700,300,*,DOWN,PDIF +S 10800,2600,10800,4900,100,*,DOWN,PTRANS +S 7500,3300,7500,4700,300,*,UP,PDIF +S 6900,3300,6900,4200,300,*,UP,PDIF +S 6300,3300,6300,4700,300,*,UP,PDIF +S 5700,3800,5700,4700,300,*,UP,PDIF +S 7800,1000,8100,1000,300,*,RIGHT,POLY +S 8400,900,8400,1500,100,*,UP,POLY +S 600,2500,2500,2500,100,*,RIGHT,POLY +S 600,1400,600,3100,100,*,DOWN,POLY +S 900,1500,1200,1500,300,*,RIGHT,POLY +S 900,3000,1200,3000,300,*,RIGHT,POLY +S 2500,1400,2500,2500,100,*,DOWN,POLY +S 1600,1400,1600,2000,100,*,DOWN,POLY +S 1600,2500,1600,3100,100,*,DOWN,POLY +S 4200,3000,4500,3000,300,*,RIGHT,POLY +S 5100,2000,9000,2000,100,ckr,RIGHT,POLY +S 3900,2500,9600,2500,100,nckr,RIGHT,POLY +S 10200,2500,10500,2500,300,*,RIGHT,POLY +S 10200,1500,10500,1500,300,*,RIGHT,POLY +S 10800,1400,10800,2600,100,*,DOWN,POLY +S 9600,1400,9600,2500,100,*,DOWN,POLY +S 4800,1400,4800,3100,100,*,DOWN,POLY +S 4200,1500,4500,1500,300,*,RIGHT,POLY +S 6900,2000,7200,2000,300,*,RIGHT,POLY +S 9000,2000,9300,2000,300,*,RIGHT,POLY +S 7200,1400,7200,2000,100,*,DOWN,POLY +S 9000,2500,9000,3600,100,*,DOWN,POLY +S 8400,3000,8400,3600,100,*,DOWN,POLY +S 9000,1400,9000,2000,100,*,DOWN,POLY +S 11400,1400,11400,2600,100,*,DOWN,POLY +S 7200,2500,7200,3100,100,*,DOWN,POLY +S 8100,1500,8400,1500,300,*,RIGHT,POLY +S 7800,3500,8100,3500,300,*,RIGHT,POLY +S 9300,3500,9600,3500,300,*,RIGHT,POLY +S 8100,3000,8400,3000,300,*,RIGHT,POLY +S 0,300,12000,300,600,*,RIGHT,ALU1 +S 300,1000,2500,1000,100,*,RIGHT,ALU1 +S 300,1000,300,3500,100,*,DOWN,ALU1 +S 4500,1000,4500,3500,100,*,DOWN,ALU1 +S 5100,1000,5100,3500,100,*,DOWN,ALU1 +S 2500,1000,2500,3000,100,*,DOWN,ALU1 +S 1500,1000,1500,2000,100,*,UP,ALU1 +S 8700,1000,8700,4000,100,y,DOWN,ALU1 +S 3000,1000,3000,3500,100,*,DOWN,ALU1 +S 3900,1000,3900,3500,100,*,DOWN,ALU1 +S 8000,1000,8700,1000,100,*,RIGHT,ALU1 +S 6900,1000,7500,1000,100,*,RIGHT,ALU1 +S 9300,1000,9900,1000,100,*,RIGHT,ALU1 +S 11700,500,11700,1000,200,*,DOWN,ALU1 +S 10500,500,10500,1000,200,*,DOWN,ALU1 +S 0,4700,12000,4700,600,*,RIGHT,ALU1 +S 1000,1500,1000,4000,100,*,DOWN,ALU1 +S 2000,4000,6000,4000,100,*,RIGHT,ALU1 +S 1500,2500,1500,4000,100,*,DOWN,ALU1 +S 2000,1500,2000,4000,100,*,DOWN,ALU1 +S 8000,3500,8700,3500,100,*,LEFT,ALU1 +S 11700,3000,11700,4500,200,*,DOWN,ALU1 +S 10500,3000,10500,4500,200,*,DOWN,ALU1 +S 10400,2500,11100,2500,100,*,RIGHT,ALU1 +S 10400,1500,11100,1500,100,*,RIGHT,ALU1 +S 7500,3000,8200,3000,100,*,RIGHT,ALU1 +S 9300,2000,9300,3500,100,*,DOWN,ALU1 +S 7500,1500,8200,1500,100,*,LEFT,ALU1 +S 9300,4000,9900,4000,100,*,RIGHT,ALU1 +S 6900,3500,7500,3500,100,*,RIGHT,ALU1 +S 6000,1500,6000,4000,100,u,DOWN,ALU1 +S 7000,2000,7000,3000,100,*,UP,ALU1 +S 6500,3000,7000,3000,100,*,RIGHT,ALU1 +S 6500,1500,6500,2500,100,*,DOWN,ALU1 +S 11100,1000,11100,4000,200,*,DOWN,ALU1 +S 7500,1000,7500,3500,100,sff_m,DOWN,ALU1 +S 9900,1000,9900,4000,100,sff_s,DOWN,ALU1 +S 10200,2400,10200,3600,100,*,DOWN,POLY +S 9900,2000,10400,2000,100,*,RIGHT,ALU1 +S 10400,2000,11400,2000,300,*,RIGHT,POLY V 4000,2500,CONT_POLY +V 900,500,CONT_DIF_N +V 300,1000,CONT_DIF_N +V 3200,500,CONT_DIF_N +V 9300,1000,CONT_DIF_N +V 5100,1000,CONT_DIF_N +V 4500,500,CONT_DIF_N +V 3900,1000,CONT_DIF_N +V 11100,1000,CONT_DIF_N +V 10500,1000,CONT_DIF_N +V 11700,1000,CONT_DIF_N +V 10500,500,CONT_DIF_N +V 11700,500,CONT_DIF_N +V 8700,1000,CONT_DIF_N +V 6900,1000,CONT_DIF_N +V 8100,500,CONT_DIF_N +V 5700,500,CONT_DIF_N +V 2000,1500,CONT_DIF_N +V 900,4500,CONT_DIF_P +V 300,3500,CONT_DIF_P +V 3900,3500,CONT_DIF_P +V 5100,3500,CONT_DIF_P +V 3200,4500,CONT_DIF_P +V 10500,3000,CONT_DIF_P +V 11100,3000,CONT_DIF_P +V 11700,3000,CONT_DIF_P +V 8700,4000,CONT_DIF_P +V 8100,4500,CONT_DIF_P +V 9300,4000,CONT_DIF_P +V 4500,4500,CONT_DIF_P +V 2000,3500,CONT_DIF_P +V 11100,4000,CONT_DIF_P +V 5700,4500,CONT_DIF_P +V 11700,3500,CONT_DIF_P +V 11700,4000,CONT_DIF_P +V 10500,4500,CONT_DIF_P +V 11700,4500,CONT_DIF_P +V 10500,4000,CONT_DIF_P +V 10500,3500,CONT_DIF_P +V 6900,3500,CONT_DIF_P +V 11100,3500,CONT_DIF_P +V 300,4700,CONT_BODY_N +V 6900,4700,CONT_BODY_N +V 3900,4700,CONT_BODY_N +V 5100,4700,CONT_BODY_N +V 2500,4700,CONT_BODY_N +V 1500,4700,CONT_BODY_N +V 300,300,CONT_BODY_P +V 9900,300,CONT_BODY_P +V 9300,300,CONT_BODY_P +V 6900,300,CONT_BODY_P +V 6300,300,CONT_BODY_P +V 5100,300,CONT_BODY_P +V 3900,300,CONT_BODY_P +V 1500,300,CONT_BODY_P +V 2500,300,CONT_BODY_P +V 8000,1000,CONT_POLY +V 1000,1500,CONT_POLY +V 1000,3000,CONT_POLY +V 2500,3000,CONT_POLY +V 1500,2500,CONT_POLY +V 1500,2000,CONT_POLY +V 8000,3500,CONT_POLY +V 4400,1500,CONT_POLY +V 4400,3000,CONT_POLY +V 3000,1500,CONT_POLY +V 5200,2000,CONT_POLY +V 5900,3500,CONT_POLY +V 9400,3500,CONT_POLY +V 7000,2000,CONT_POLY +V 8200,3000,CONT_POLY +V 9200,2000,CONT_POLY +V 8200,1500,CONT_POLY +V 10400,1500,CONT_POLY +V 10400,2500,CONT_POLY +V 6500,3000,CONT_POLY +V 6500,1500,CONT_POLY +V 6500,2500,CONT_POLY +V 6000,1500,CONT_POLY +V 3000,3000,CONT_POLY +V 10400,2000,CONT_POLY EOF diff --git a/alliance/share/cells/sxlib/tie_x0.al b/alliance/share/cells/sxlib/tie_x0.al new file mode 100644 index 00000000..4240a0eb --- /dev/null +++ b/alliance/share/cells/sxlib/tie_x0.al @@ -0,0 +1,19 @@ +V ALLIANCE : 6 +H tie_x0,L,21/ 9/99 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,2 +S 7,INTERNAL +Q 0.000176265 +S 6,INTERNAL +Q 0.000176265 +S 5,EXTERNAL,vdd +Q 0.00178498 +S 4,INTERNAL +Q 0.000176265 +S 3,INTERNAL +Q 0.000176265 +S 2,EXTERNAL,vss +Q 0.00178498 +S 1,INTERNAL +Q 0.000176265 +EOF diff --git a/alliance/share/cells/sxlib/ts_x4.al b/alliance/share/cells/sxlib/ts_x4.al new file mode 100644 index 00000000..d037590d --- /dev/null +++ b/alliance/share/cells/sxlib/ts_x4.al @@ -0,0 +1,36 @@ +V ALLIANCE : 6 +H ts_x4,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,7 +C i,UNKNOWN,EXTERNAL,8 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,5 +C vss,UNKNOWN,EXTERNAL,3 +T P,0.35,2.9,2,7,5,0,0.75,0.75,7.3,7.3,5.4,12.75,tr_00012 +T P,0.35,5.9,1,6,5,0,0.75,0.75,13.3,13.3,1.8,11.25,tr_00011 +T P,0.35,2.9,6,8,5,0,0.75,0.75,7.3,7.3,13.2,11.25,tr_00010 +T P,0.35,2.9,6,2,4,0,0.75,0.75,7.3,7.3,9.6,11.25,tr_00009 +T P,0.35,2.9,5,7,6,0,0.75,0.75,7.3,7.3,11.4,11.25,tr_00008 +T P,0.35,5.9,5,6,1,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00007 +T N,0.35,2.9,1,4,3,0,0.75,0.75,7.3,7.3,1.8,2.25,tr_00006 +T N,0.35,2.9,3,4,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00005 +T N,0.35,1.4,2,7,3,0,0.75,0.75,4.3,4.3,5.4,3,tr_00004 +T N,0.35,1.4,6,7,4,0,0.75,0.75,4.3,4.3,13.2,3,tr_00003 +T N,0.35,1.4,3,2,4,0,0.75,0.75,4.3,4.3,9.6,3,tr_00002 +T N,0.35,1.4,4,8,3,0,0.75,0.75,4.3,4.3,11.4,3,tr_00001 +S 8,EXTERNAL,i +Q 0.0029371 +S 7,EXTERNAL,cmd +Q 0.00891222 +S 6,INTERNAL +Q 0.00768869 +S 5,EXTERNAL,vdd +Q 0.00692574 +S 4,INTERNAL +Q 0.00628498 +S 3,EXTERNAL,vss +Q 0.00616192 +S 2,INTERNAL +Q 0.00506239 +S 1,EXTERNAL,q +Q 0.00264397 +EOF diff --git a/alliance/share/cells/sxlib/ts_x4.vbe b/alliance/share/cells/sxlib/ts_x4.vbe index 9622ce5a..b07c39ab 100644 --- a/alliance/share/cells/sxlib/ts_x4.vbe +++ b/alliance/share/cells/sxlib/ts_x4.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 12; CONSTANT cin_cmd : NATURAL := 19; CONSTANT cin_i : NATURAL := 8; - CONSTANT tphh_cmd_q : NATURAL := 485; + CONSTANT tphh_cmd_q : NATURAL := 489; CONSTANT rup_cmd_q : NATURAL := 890; CONSTANT tphl_cmd_q : NATURAL := 399; CONSTANT rdown_cmd_q : NATURAL := 800; - CONSTANT tphh_i_q : NATURAL := 469; + CONSTANT tphh_i_q : NATURAL := 471; CONSTANT rup_i_q : NATURAL := 890; - CONSTANT tpll_i_q : NATURAL := 430; + CONSTANT tpll_i_q : NATURAL := 442; CONSTANT rdown_i_q : NATURAL := 800 ); PORT ( @@ -28,7 +28,7 @@ BEGIN label0 : BLOCK (cmd = '1') BEGIN - q <= GUARDED i after 1085 ps; + q <= GUARDED i after 1089 ps; END BLOCK label0; END; diff --git a/alliance/share/cells/sxlib/ts_x8.al b/alliance/share/cells/sxlib/ts_x8.al new file mode 100644 index 00000000..954b17ee --- /dev/null +++ b/alliance/share/cells/sxlib/ts_x8.al @@ -0,0 +1,40 @@ +V ALLIANCE : 6 +H ts_x8,L,21/ 9/99 +C cmd,UNKNOWN,EXTERNAL,7 +C i,UNKNOWN,EXTERNAL,8 +C q,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,2 +T P,0.35,2.9,5,8,3,0,0.75,0.75,7.3,7.3,17.7,11.25,tr_00016 +T P,0.35,5.9,1,5,3,0,0.75,0.75,13.3,13.3,6.3,11.25,tr_00015 +T P,0.35,2.9,6,7,3,0,0.75,0.75,7.3,7.3,9.9,12.75,tr_00014 +T P,0.35,2.9,3,7,5,0,0.75,0.75,7.3,7.3,15.9,11.25,tr_00013 +T P,0.35,2.9,5,6,4,0,0.75,0.75,7.3,7.3,14.1,11.25,tr_00012 +T P,0.35,5.9,3,5,1,0,0.75,0.75,13.3,13.3,8.1,11.25,tr_00011 +T P,0.35,5.9,1,5,3,0,0.75,0.75,13.3,13.3,2.7,11.25,tr_00010 +T P,0.35,5.9,3,5,1,0,0.75,0.75,13.3,13.3,4.5,11.25,tr_00009 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,8.1,2.25,tr_00008 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,6.3,2.25,tr_00007 +T N,0.35,1.4,5,7,4,0,0.75,0.75,4.3,4.3,17.7,3,tr_00006 +T N,0.35,1.4,6,7,2,0,0.75,0.75,4.3,4.3,9.9,3,tr_00005 +T N,0.35,1.4,4,8,2,0,0.75,0.75,4.3,4.3,15.9,3,tr_00004 +T N,0.35,1.4,2,6,4,0,0.75,0.75,4.3,4.3,14.1,3,tr_00003 +T N,0.35,2.9,1,4,2,0,0.75,0.75,7.3,7.3,2.7,2.25,tr_00002 +T N,0.35,2.9,2,4,1,0,0.75,0.75,7.3,7.3,4.5,2.25,tr_00001 +S 8,EXTERNAL,i +Q 0.0029371 +S 7,EXTERNAL,cmd +Q 0.00891222 +S 6,INTERNAL +Q 0.00502769 +S 5,INTERNAL +Q 0.00909993 +S 4,INTERNAL +Q 0.00797383 +S 3,EXTERNAL,vdd +Q 0.00965406 +S 2,EXTERNAL,vss +Q 0.00795016 +S 1,EXTERNAL,q +Q 0.00611052 +EOF diff --git a/alliance/share/cells/sxlib/ts_x8.vbe b/alliance/share/cells/sxlib/ts_x8.vbe index e487a0e3..3fba49e4 100644 --- a/alliance/share/cells/sxlib/ts_x8.vbe +++ b/alliance/share/cells/sxlib/ts_x8.vbe @@ -4,13 +4,13 @@ GENERIC ( CONSTANT transistors : NATURAL := 16; CONSTANT cin_cmd : NATURAL := 19; CONSTANT cin_i : NATURAL := 8; - CONSTANT tphh_cmd_q : NATURAL := 615; + CONSTANT tphh_cmd_q : NATURAL := 622; CONSTANT rup_cmd_q : NATURAL := 440; CONSTANT tphl_cmd_q : NATURAL := 456; CONSTANT rdown_cmd_q : NATURAL := 400; - CONSTANT tphh_i_q : NATURAL := 605; + CONSTANT tphh_i_q : NATURAL := 609; CONSTANT rup_i_q : NATURAL := 440; - CONSTANT tpll_i_q : NATURAL := 546; + CONSTANT tpll_i_q : NATURAL := 559; CONSTANT rdown_i_q : NATURAL := 400 ); PORT ( @@ -28,7 +28,7 @@ BEGIN label0 : BLOCK (cmd = '1') BEGIN - q <= GUARDED i after 1215 ps; + q <= GUARDED i after 1222 ps; END BLOCK label0; END; diff --git a/alliance/share/cells/sxlib/xr2_x1.al b/alliance/share/cells/sxlib/xr2_x1.al new file mode 100644 index 00000000..a7d84f43 --- /dev/null +++ b/alliance/share/cells/sxlib/xr2_x1.al @@ -0,0 +1,40 @@ +V ALLIANCE : 6 +H xr2_x1,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,10 +C q,UNKNOWN,EXTERNAL,2 +C vdd,UNKNOWN,EXTERNAL,7 +C vss,UNKNOWN,EXTERNAL,4 +T P,0.35,5.9,7,10,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00012 +T P,0.35,5.9,6,5,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00011 +T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00010 +T P,0.35,5.9,2,9,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00009 +T P,0.35,2.9,7,8,5,0,0.75,0.75,7.3,7.3,1.8,11.25,tr_00008 +T P,0.35,2.9,9,10,7,0,0.75,0.75,7.3,7.3,10.8,11.25,tr_00007 +T N,0.35,2.9,4,8,1,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00006 +T N,0.35,2.9,1,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00005 +T N,0.35,2.9,2,5,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00004 +T N,0.35,2.9,3,9,4,0,0.75,0.75,7.3,7.3,9,2.25,tr_00003 +T N,0.35,1.4,4,10,9,0,0.75,0.75,4.3,4.3,10.8,3,tr_00002 +T N,0.35,1.4,5,8,4,0,0.75,0.75,4.3,4.3,1.8,3,tr_00001 +S 10,EXTERNAL,i1 +Q 0.00533757 +S 9,INTERNAL +Q 0.00655161 +S 8,EXTERNAL,i0 +Q 0.00413388 +S 7,EXTERNAL,vdd +Q 0.0047041 +S 6,INTERNAL +Q 0.00274153 +S 5,INTERNAL +Q 0.0053513 +S 4,EXTERNAL,vss +Q 0.0047041 +S 3,INTERNAL +Q 0 +S 2,EXTERNAL,q +Q 0.0029965 +S 1,INTERNAL +Q 0 +EOF diff --git a/alliance/share/cells/sxlib/xr2_x1.vbe b/alliance/share/cells/sxlib/xr2_x1.vbe index af70b51e..3331850d 100644 --- a/alliance/share/cells/sxlib/xr2_x1.vbe +++ b/alliance/share/cells/sxlib/xr2_x1.vbe @@ -4,21 +4,21 @@ GENERIC ( CONSTANT transistors : NATURAL := 12; CONSTANT cin_i0 : NATURAL := 21; CONSTANT cin_i1 : NATURAL := 22; - CONSTANT tplh_i1_q : NATURAL := 255; + CONSTANT tplh_i1_q : NATURAL := 260; CONSTANT rup_i1_q : NATURAL := 3200; CONSTANT tphh_i1_q : NATURAL := 402; CONSTANT rup_i1_q : NATURAL := 3200; - CONSTANT tphl_i1_q : NATURAL := 365; + CONSTANT tphl_i1_q : NATURAL := 373; CONSTANT rdown_i1_q : NATURAL := 2820; - CONSTANT tpll_i1_q : NATURAL := 376; + CONSTANT tpll_i1_q : NATURAL := 386; CONSTANT rdown_i1_q : NATURAL := 2820; - CONSTANT tplh_i0_q : NATURAL := 287; + CONSTANT tplh_i0_q : NATURAL := 292; CONSTANT rup_i0_q : NATURAL := 3200; - CONSTANT tphh_i0_q : NATURAL := 362; + CONSTANT tphh_i0_q : NATURAL := 363; CONSTANT rup_i0_q : NATURAL := 3200; - CONSTANT tphl_i0_q : NATURAL := 284; + CONSTANT tphl_i0_q : NATURAL := 288; CONSTANT rdown_i0_q : NATURAL := 2820; - CONSTANT tpll_i0_q : NATURAL := 378; + CONSTANT tpll_i0_q : NATURAL := 388; CONSTANT rdown_i0_q : NATURAL := 2820 ); PORT ( diff --git a/alliance/share/cells/sxlib/xr2_x4.al b/alliance/share/cells/sxlib/xr2_x4.al new file mode 100644 index 00000000..6451305c --- /dev/null +++ b/alliance/share/cells/sxlib/xr2_x4.al @@ -0,0 +1,46 @@ +V ALLIANCE : 6 +H xr2_x4,L,21/ 9/99 +C i0,UNKNOWN,EXTERNAL,8 +C i1,UNKNOWN,EXTERNAL,9 +C q,UNKNOWN,EXTERNAL,11 +C vdd,UNKNOWN,EXTERNAL,7 +C vss,UNKNOWN,EXTERNAL,1 +T P,0.35,2.9,10,9,7,0,0.75,0.75,7.3,7.3,10.8,9.75,tr_00016 +T P,0.35,2.9,7,8,4,0,0.75,0.75,7.3,7.3,1.8,9.75,tr_00015 +T P,0.35,5.9,11,2,7,0,0.75,0.75,13.3,13.3,14.4,11.25,tr_00014 +T P,0.35,5.9,7,2,11,0,0.75,0.75,13.3,13.3,16.2,11.25,tr_00013 +T P,0.35,5.9,2,9,6,0,0.75,0.75,13.3,13.3,5.4,11.25,tr_00012 +T P,0.35,5.9,6,8,7,0,0.75,0.75,13.3,13.3,3.6,11.25,tr_00011 +T P,0.35,5.9,6,4,2,0,0.75,0.75,13.3,13.3,7.2,11.25,tr_00010 +T P,0.35,5.9,7,10,6,0,0.75,0.75,13.3,13.3,9,11.25,tr_00009 +T N,0.35,2.9,11,2,1,0,0.75,0.75,7.3,7.3,16.2,2.25,tr_00008 +T N,0.35,2.9,1,2,11,0,0.75,0.75,7.3,7.3,14.4,2.25,tr_00007 +T N,0.35,1.4,4,8,1,0,0.75,0.75,4.3,4.3,1.8,3,tr_00006 +T N,0.35,1.4,1,9,10,0,0.75,0.75,4.3,4.3,10.8,3,tr_00005 +T N,0.35,2.9,3,9,1,0,0.75,0.75,7.3,7.3,9,2.25,tr_00004 +T N,0.35,2.9,2,4,3,0,0.75,0.75,7.3,7.3,7.2,2.25,tr_00003 +T N,0.35,2.9,5,10,2,0,0.75,0.75,7.3,7.3,5.4,2.25,tr_00002 +T N,0.35,2.9,1,8,5,0,0.75,0.75,7.3,7.3,3.6,2.25,tr_00001 +S 11,EXTERNAL,q +Q 0.00258522 +S 10,INTERNAL +Q 0.00536068 +S 9,EXTERNAL,i1 +Q 0.00462772 +S 8,EXTERNAL,i0 +Q 0.00370588 +S 7,EXTERNAL,vdd +Q 0.00866628 +S 6,INTERNAL +Q 0.00274153 +S 5,INTERNAL +Q 0 +S 4,INTERNAL +Q 0.00506945 +S 3,INTERNAL +Q 0 +S 2,INTERNAL +Q 0.00791506 +S 1,EXTERNAL,vss +Q 0.00737367 +EOF diff --git a/alliance/share/cells/sxlib/xr2_x4.vbe b/alliance/share/cells/sxlib/xr2_x4.vbe index 269f7723..3187b432 100644 --- a/alliance/share/cells/sxlib/xr2_x4.vbe +++ b/alliance/share/cells/sxlib/xr2_x4.vbe @@ -4,21 +4,21 @@ GENERIC ( CONSTANT transistors : NATURAL := 16; CONSTANT cin_i0 : NATURAL := 20; CONSTANT cin_i1 : NATURAL := 21; - CONSTANT tphh_i0_q : NATURAL := 467; + CONSTANT tphh_i0_q : NATURAL := 472; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tplh_i0_q : NATURAL := 548; + CONSTANT tplh_i0_q : NATURAL := 558; CONSTANT rup_i0_q : NATURAL := 890; - CONSTANT tpll_i0_q : NATURAL := 471; + CONSTANT tpll_i0_q : NATURAL := 478; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphl_i0_q : NATURAL := 517; + CONSTANT tphl_i0_q : NATURAL := 518; CONSTANT rdown_i0_q : NATURAL := 800; - CONSTANT tphh_i1_q : NATURAL := 350; + CONSTANT tphh_i1_q : NATURAL := 353; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tplh_i1_q : NATURAL := 643; + CONSTANT tplh_i1_q : NATURAL := 653; CONSTANT rup_i1_q : NATURAL := 890; - CONSTANT tpll_i1_q : NATURAL := 525; + CONSTANT tpll_i1_q : NATURAL := 537; CONSTANT rdown_i1_q : NATURAL := 800; - CONSTANT tphl_i1_q : NATURAL := 536; + CONSTANT tphl_i1_q : NATURAL := 537; CONSTANT rdown_i1_q : NATURAL := 800 ); PORT ( @@ -33,5 +33,5 @@ END xr2_x4; ARCHITECTURE behaviour_data_flow OF xr2_x4 IS BEGIN - q <= (i0 xor i1) after 1243 ps; + q <= (i0 xor i1) after 1253 ps; END; diff --git a/alliance/share/cells/sxlib/zero_x0.al b/alliance/share/cells/sxlib/zero_x0.al new file mode 100644 index 00000000..56cea936 --- /dev/null +++ b/alliance/share/cells/sxlib/zero_x0.al @@ -0,0 +1,13 @@ +V ALLIANCE : 6 +H zero_x0,L,21/ 9/99 +C nq,UNKNOWN,EXTERNAL,1 +C vdd,UNKNOWN,EXTERNAL,3 +C vss,UNKNOWN,EXTERNAL,2 +T N,0.35,1.4,2,3,1,0,0.75,0.75,4.3,4.3,2.1,4.5,tr_00001 +S 3,EXTERNAL,vdd +Q 0.00535397 +S 2,EXTERNAL,vss +Q 0.00323326 +S 1,EXTERNAL,nq +Q 0.00205642 +EOF