riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

mise ajour du fichier CATAL

This commit is contained in:
Alain Greiner 2000-11-06 12:02:01 +00:00
parent 8d46363438
commit 56dfb00de1
1 changed files with 14 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
alliance/share/cells/rflib/CATAL
View File

@ -1,21 +1,32 @@
rf_dec_bufad0 C
rf_dec_bufad1 C
rf_dec_bufad1r C
rf_dec_bufad2 C
rf_dec_bufad2r C
rf_dec_nand2 C
rf_dec_nand3 C
rf_dec_nand4 C
rf_dec_nao3 C
rf_dec_nbuf C
rf_dec_nor3 C
rf_in_buf_2 C
rf_in_buf_4 C
rf_in_mem C
rf_fifo_buf C
rf_fifo_clock C
rf_fifo_empty C
rf_fifo_full C
rf_fifo_inc C
rf_fifo_nop C
rf_fifo_ok C
rf_fifo_orand4 C
rf_fifo_orand5 C
rf_fifo_ptreset C
rf_fifo_ptset C
rf_inmux_buf_2 C
rf_inmux_buf_4 C
rf_inmux_mem C
rf_mid_buf_2 C
rf_mid_buf_4 C
rf_mid_mem C
rf_mid_mem_r0 C
rf_out_buf_2 C
rf_out_buf_4 C
rf_out_mem C