riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

option -s par defaut

This commit is contained in:
Franck Wajsburt 2002-04-17 14:52:22 +00:00
parent 2096d094b6
commit 49dc7e2f9f
3 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
alliance/src/s2r/configure.in
View File

@ -2,7 +2,7 @@ dnl Process this file with autoconf to produce a configure script.
AC_INIT(src/postrat.c) AC_INIT(src/postrat.c)
S2R_MAJOR_VERSION=4 S2R_MAJOR_VERSION=4
S2R_MINOR_VERSION=0 S2R_MINOR_VERSION=1
S2R_VERSION=$S2R_MAJOR_VERSION.$S2R_MINOR_VERSION S2R_VERSION=$S2R_MAJOR_VERSION.$S2R_MINOR_VERSION
AC_SUBST(S2R_MAJOR_VERSION) AC_SUBST(S2R_MAJOR_VERSION)

6
alliance/src/s2r/doc/s2r.1
View File

@ -1,4 +1,4 @@
.\" $Id: s2r.1,v 1.1 2002/04/09 11:20:14 franck Exp $ .\" $Id: s2r.1,v 1.2 2002/04/17 14:52:16 franck Exp $
.\" @(#)Labo.l 0.0 90/21/08 UPMC; Author: Fr'ed'eric P'etrot & Franck Wajsburt .\" @(#)Labo.l 0.0 90/21/08 UPMC; Author: Fr'ed'eric P'etrot & Franck Wajsburt
.TH S2R 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS" .TH S2R 1 "October 1, 1997" "ASIM/LIP6" "ALLIANCE USER COMMANDS"
.SH NAME .SH NAME
@ -7,7 +7,7 @@ s2r
\- Process mapping from symbolic layout to physical layout \- Process mapping from symbolic layout to physical layout
.SH SYNOPSIS .SH SYNOPSIS
.TP .TP
\fBs2r\fP [\fB-sc1rv\fP] \fIsource\fP [\fIresult\fP] \fBs2r\fP [\fB-tc1rv\fP] \fIsource\fP [\fIresult\fP]
.so man1/alc_origin.1 .so man1/alc_origin.1
.SH DESCRIPTION .SH DESCRIPTION
The goal of \fBs2r\fP is to perform the translation from the symbolic layout The goal of \fBs2r\fP is to perform the translation from the symbolic layout
@ -91,7 +91,7 @@ Without option, \fBs2r\fP should produce a layout that fits for the foundry.
Nevertheless, its behaviour can be modified when invoked with the Nevertheless, its behaviour can be modified when invoked with the
following options: following options:
.TP 21 .TP 21
\-s \-t
Suppress the denotching phase. \fBs2r\fP performs gap filling, denotching Suppress the denotching phase. \fBs2r\fP performs gap filling, denotching
in order to avoid DRC errors. This operation is time consuming. in order to avoid DRC errors. This operation is time consuming.
It is mandatory for the foundry but not really useful for capacitance It is mandatory for the foundry but not really useful for capacitance

6
alliance/src/s2r/src/main.c
View File

@ -68,7 +68,7 @@ void Usage (Name)
fprintf (stderr, "\t-c\t: deletes top-level (c)onnectors, keeps all others\n"); fprintf (stderr, "\t-c\t: deletes top-level (c)onnectors, keeps all others\n");
fprintf (stderr, "\t-C\t: keeps top-level (c)onnectors, deletes all others\n"); fprintf (stderr, "\t-C\t: keeps top-level (c)onnectors, deletes all others\n");
fprintf (stderr, "\t-n\t: deletes all signal names, but connectors\n"); fprintf (stderr, "\t-n\t: deletes all signal names, but connectors\n");
fprintf (stderr, "\t-s\t: (s)cotchs are not created\n"); fprintf (stderr, "\t-s\t: (s)cotchs are created\n");
fprintf (stderr, "\t-1\t: only (1) level is translated, all otherwise.\n"); fprintf (stderr, "\t-1\t: only (1) level is translated, all otherwise.\n");
fprintf (stderr, "\t-t\t: layout is just (t)ranslated, not post-treated\n"); fprintf (stderr, "\t-t\t: layout is just (t)ranslated, not post-treated\n");
fprintf (stderr, "\t-r\t: black boxes are not (r)eplaced\n"); fprintf (stderr, "\t-r\t: black boxes are not (r)eplaced\n");
@ -92,7 +92,7 @@ int main (argc, argv)
int root_conn = 1; /* keep top-level figure connectors by default */ int root_conn = 1; /* keep top-level figure connectors by default */
int sub_conn = 1; /* keep sub-level figure connectors by default */ int sub_conn = 1; /* keep sub-level figure connectors by default */
int signal_name = 1; /* keep signal names by default */ int signal_name = 1; /* keep signal names by default */
int scotch_on = 1; /* scotchs are not created by default */ int scotch_on = 0; /* scotchs are not created by default */
int one_level = 0; /* all hierarchy level translated by default */ int one_level = 0; /* all hierarchy level translated by default */
int do_post_treat = 1; /* post-treatment is done by default */ int do_post_treat = 1; /* post-treatment is done by default */
int do_replace_cells = 1; /* cells_replacement is done by default */ int do_replace_cells = 1; /* cells_replacement is done by default */
@ -138,7 +138,7 @@ int main (argc, argv)
signal_name = 0; signal_name = 0;
break; break;
case 's': case 's':
scotch_on = 0; scotch_on = 1;
break; break;
case '1': case '1':
one_level = 1; one_level = 1;