riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

buggy tutorials...

This commit is contained in:
Olivier Sirol 2000-01-19 13:00:46 +00:00
parent 1e9cf116e5
commit 47ff41e696
3 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
alliance/share/tutorials/addaccu/Makefile
View File

@ -85,7 +85,8 @@ core.ap : core.vst
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
MBK_OUT_PH=ap ;\ MBK_OUT_PH=ap ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_LO MBK_IN_PH MBK_OUT_PH MBK_CATA_LIB ;\ SCR_SCLIB=1 ;\
export MBK_IN_LO MBK_IN_PH MBK_OUT_PH MBK_CATA_LIB SCR_SCLIB ;\
$(SCR) -p -r core $(SCR) -p -r core
# ###---------------------------------------------------------### # ###---------------------------------------------------------###
@ -95,7 +96,7 @@ core.ap : core.vst
core.al : core.ap core.al : core.ap
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
MBK_OUT_LO=al ;\ MBK_OUT_LO=al ;\
RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_7.rds ;\ RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_10.rds ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_PH MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\ export MBK_IN_PH MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\
$(LYNX) -v core core $(LYNX) -v core core
@ -132,7 +133,7 @@ addaccu.ap : core.ap core.lvx addaccu.vst
addaccu.al : addaccu.ap addaccu.al : addaccu.ap
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
MBK_OUT_LO=al ;\ MBK_OUT_LO=al ;\
RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_7.rds ;\ RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_10.rds ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_PH MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\ export MBK_IN_PH MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\
$(LYNX) -v addaccu addaccu $(LYNX) -v addaccu addaccu
@ -166,7 +167,7 @@ addaccue.vbe : addaccu.ap addaccue.inf
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
MBK_IN_LO=al ;\ MBK_IN_LO=al ;\
MBK_OUT_LO=al ;\ MBK_OUT_LO=al ;\
RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_7.rds ;\ RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_10.rds ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_PH MBK_IN_LO MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\ export MBK_IN_PH MBK_IN_LO MBK_OUT_LO RDS_TECHNO_NAME MBK_CATA_LIB ;\
$(LYNX) -v -t addaccu addaccue ;\ $(LYNX) -v -t addaccu addaccue ;\
@ -199,7 +200,7 @@ addaccu.proof : addaccue.vbe addaccu.vbe
addaccu.drc : addaccu.ap addaccu.drc : addaccu.ap
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
RDS_OUT=cif ;\ RDS_OUT=cif ;\
RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_7.rds ;\ RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_10.rds ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_PH RDS_OUT RDS_TECHNO_NAME MBK_CATA_LIB ;\ export MBK_IN_PH RDS_OUT RDS_TECHNO_NAME MBK_CATA_LIB ;\
$(DRUC) addaccu $(DRUC) addaccu
@ -235,7 +236,7 @@ clean:
graal : addaccu.ap graal : addaccu.ap
MBK_IN_PH=ap ;\ MBK_IN_PH=ap ;\
RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_7.rds ;\ RDS_TECHNO_NAME=$(ALLIANCE_TOP)/etc/cmos_10.rds ;\
MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\ MBK_CATA_LIB=$(ALLIANCE_TOP)/cells/sclib:$(ALLIANCE_TOP)/cells/padlib ;\
export MBK_IN_PH RDS_TECHNO_NAME MBK_CATA_LIB ;\ export MBK_IN_PH RDS_TECHNO_NAME MBK_CATA_LIB ;\
$(GRAAL) -l addaccu $(GRAAL) -l addaccu

2
alliance/share/tutorials/addaccu/addaccu.c
View File

@ -24,7 +24,7 @@ int i;
*/ */
LOINS ("pvsse_sp", "p15", "cki", "vdde", "vdd", "vsse", "vss", 0); LOINS ("pvsse_sp", "p15", "cki", "vdde", "vdd", "vsse", "vss", 0);
LOINS ("pvsse_sp", "p16", "cki", "vdde", "vdd", "vsse", "vss", 0); LOINS ("pvdde_sp", "p16", "cki", "vdde", "vdd", "vsse", "vss", 0);
LOINS ("pvddeck_sp", "p17", "clock", "cki", "vdde", "vdd", "vsse", "vss", 0); LOINS ("pvddeck_sp", "p17", "clock", "cki", "vdde", "vdd", "vsse", "vss", 0);
LOINS ("pvssi_sp", "p18", "cki", "vdde", "vdd", "vsse", "vss", 0); LOINS ("pvssi_sp", "p18", "cki", "vdde", "vdd", "vsse", "vss", 0);
LOINS ("pvddi_sp", "p19", "cki", "vdde", "vdd", "vsse", "vss", 0); LOINS ("pvddi_sp", "p19", "cki", "vdde", "vdd", "vsse", "vss", 0);

2
alliance/share/tutorials/addaccu/core.c
View File

@ -149,7 +149,7 @@ int i; /* We will build regular structure using a loop, i is its index */
"sel", NAME("mux[%d]", i), "sel", NAME("mux[%d]", i),
"vdd", "vss", 0); "vdd", "vss", 0);
LOINS("ms_y", NAME("l%d", i), LOINS("msdp2_y", NAME("l%d", i),
NAME("s[%d]", i), "ck", NAME("regout[%d]", i), NAME("s[%d]", i), "ck", NAME("regout[%d]", i),
"vdd", "vss", 0); "vdd", "vss", 0);
} }