riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

50% 50% -> 0 100%

This commit is contained in:
The Syf Tool 2001-11-17 14:02:00 +00:00
parent cbab78db57
commit 3f4e755a71
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/share/man/man1/boom.1
View File

@ -1,4 +1,4 @@
.\" $Id: boom.1,v 1.3 2000/09/08 14:53:02 syf Exp $
.\" $Id: boom.1,v 1.4 2001/11/17 14:02:00 syf Exp $
.\" @(#)Labo.l 2.2 95/09/24 UPMC; Author: Jacomme L.
.pl -.4
.TH BOOM 1 "August 25, 2000" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@ -85,7 +85,7 @@ Specifies the optimization level [0\-3]
.TP 10
\f4\-d num\fP
Specifies the delay optimization percent
(default is 50% delay, 50% surface).
(default is 0% delay, 100% surface).
.TP 10
\f4\-i num\fP
Specifies the number of iterations for the choosen optimization algorithm