riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Correction de quelques coquilles (transitor a la place de transistor 

par exemple)
This commit is contained in:
Pierre Nguyen Tuong 2002-08-16 13:46:32 +00:00
parent 8c38871484
commit 2d9717f728
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
alliance/src/genlib/man3/GENLIB_LOTRS.3
View File

@ -1,4 +1,4 @@
.\" $Id: GENLIB_LOTRS.3,v 1.1 2002/03/08 14:08:10 fred Exp $ .\" $Id: GENLIB_LOTRS.3,v 1.2 2002/08/16 13:46:32 pnt Exp $
.\" @(#)GENLIB_LOTRS.3 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot .\" @(#)GENLIB_LOTRS.3 2.11 91/08/22; Labo Cao-vlsi; Author : Frederic Petrot
.if t \{\ .if t \{\
.so man1/alc_contents.mac .so man1/alc_contents.mac
@ -32,10 +32,10 @@ Type of the transistor to be created in the current figure
Size of the transistor Size of the transistor
.TP .TP
\fIgrid, source, drain\fP \fIgrid, source, drain\fP
Name of the signals on which the given transitor connector are to be linked Name of the signals on which the given transistor connector are to be linked
.SH DESCRIPTION .SH DESCRIPTION
\fBLOTRS\fP add a logical transistor to the current \fBLOTRS\fP add a logical transistor to the current
working figure. This transitor has each of its pin logicaly linked to the signal working figure. This transistor has each of its pin logicaly linked to the
adequat signal given as parameter. adequat signal given as parameter.
The \fItype\fP attribut may take the following values: The \fItype\fP attribut may take the following values:
.TP .TP