riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bug dans les VBE des cellules

This commit is contained in:
The Syf Tool 2000-10-31 11:29:11 +00:00
parent ec07b0bfdd
commit 2b6b727355
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
alliance/share/cells/dp_sxlib/dp_rom4_nxr2_x4.vbe
View File

@ -25,6 +25,6 @@ BEGIN
REPORT "wrong control signals on dp_rom4_nxr2_x4"
SEVERITY WARNING;
q <= not (i0 xor i1);
q <= not (i0x xor i1x);
END;

2
alliance/share/cells/dp_sxlib/dp_rom4_xr2_x4.vbe
View File

@ -25,6 +25,6 @@ BEGIN
REPORT "wrong control signals on dp_rom4_xr2_x4"
SEVERITY WARNING;
q <= i0 xor i1;
q <= i0x xor i1x;
END;

2
alliance/share/cells/dp_sxlib/dp_sff_scan_x4.vbe
View File

@ -36,7 +36,7 @@ BEGIN
label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1')
BEGIN
ff <= GUARDED ((scanx and scin) or (nscanx and ((wenx and i) or (nwenx and q))));
ff <= GUARDED ((scanx and scin) or (nscanx and ((wenx and i) or (nwenx and ff))));
END BLOCK label0;
q <= ff;

2
alliance/share/cells/dp_sxlib/dp_sff_x4.vbe
View File

@ -29,7 +29,7 @@ BEGIN
label0 : BLOCK ((ckx and not (ckx'STABLE)) = '1')
BEGIN
ff <= GUARDED ((wenx and i) or (nwenx and q));
ff <= GUARDED ((wenx and i) or (nwenx and ff));
END BLOCK label0;
q <= ff;