riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

* genlib/src/dpgen_ROM.c : 

- Bug : passage du bus "data" en "OUT".

 * cells/src/romlib :
   - Corrections diverses dans les vbe.
This commit is contained in:
Jean-Paul Chaput 2003-06-23 12:35:15 +00:00
parent a65e5da920
commit 2113472a89
17 changed files with 1886 additions and 1309 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/src/cells/src/romlib/rom_data_outsel_ts.vbe
View File

@ -32,12 +32,12 @@ BEGIN
REPORT "power supply is missing on rom_data_outsel_ts"
SEVERITY WARNING;
label : BLOCK (enx = '1')
q : BLOCK (enx = '1')
BEGIN
q <= GUARDED (mux0 and bit0) or (mux1 and bit1) or
(mux2 and bit2) or (mux3 and bit3) or
(mux4 and bit4) or (mux5 and bit5) or
(mux6 and bit6) or (mux7 and bit7);
END BLOCK label;
END BLOCK q;
END;

4
alliance/src/cells/src/romlib/rom_data_outvss_ts.vbe
View File

@ -32,12 +32,12 @@ BEGIN
REPORT "power supply is missing on rom_data_outvss_ts"
SEVERITY WARNING;
label : BLOCK (enx = '1')
q : BLOCK (enx = '1')
BEGIN
q <= GUARDED (mux0 and bit0) or (mux1 and bit1) or
(mux2 and bit2) or (mux3 and bit3) or
(mux4 and bit4) or (mux5 and bit5) or
(mux6 and bit6) or (mux7 and bit7);
END BLOCK label;
END BLOCK q;
END;

2
alliance/src/cells/src/romlib/rom_dec_adbuf.vbe
View File

@ -2,7 +2,7 @@ ENTITY rom_dec_adbuf IS
PORT (
ad : in BIT;
adx : out BIT;
nadx : out BIT;
nadx : inout BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_colbuf.vbe
View File

@ -2,7 +2,7 @@ ENTITY rom_dec_colbuf IS
PORT (
a : in BIT;
ax : out BIT;
nax : out BIT;
nax : inout BIT;
vdd : in BIT;
vss : in BIT
);

4
alliance/src/cells/src/romlib/rom_dec_line01.vbe
View File

@ -5,8 +5,8 @@ PORT (
sel0 : in BIT;
sel1 : in BIT;
col : in BIT;
line0 : in BIT;
line1 : in BIT;
line0 : out BIT;
line1 : out BIT;
vdd : in BIT;
vss : in BIT
);

4
alliance/src/cells/src/romlib/rom_dec_line23.vbe
View File

@ -5,8 +5,8 @@ PORT (
sel2 : in BIT;
sel3 : in BIT;
col : in BIT;
line2 : in BIT;
line3 : in BIT;
line2 : out BIT;
line3 : out BIT;
vdd : in BIT;
vss : in BIT
);

4
alliance/src/cells/src/romlib/rom_dec_line45.vbe
View File

@ -5,8 +5,8 @@ PORT (
sel4 : in BIT;
sel5 : in BIT;
col : in BIT;
line4 : in BIT;
line5 : in BIT;
line4 : out BIT;
line5 : out BIT;
vdd : in BIT;
vss : in BIT
);

4
alliance/src/cells/src/romlib/rom_dec_line67.vbe
View File

@ -5,8 +5,8 @@ PORT (
sel6 : in BIT;
sel7 : in BIT;
col : in BIT;
line6 : in BIT;
line7 : in BIT;
line6 : out BIT;
line7 : out BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_prech.vbe
View File

@ -1,7 +1,7 @@
ENTITY rom_dec_prech IS
PORT (
nck : in BIT;
prech : out BIT;
prech : inout BIT;
nprech : out BIT;
vdd : in BIT;
vss : in BIT

2
alliance/src/cells/src/romlib/rom_dec_selmux01_ts.vbe
View File

@ -20,7 +20,7 @@ PORT (
mux1 : out BIT;
sel1 : out BIT;
enx : out BIT;
nenx : out BIT;
nenx : inout BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_selmux23_ts.vbe
View File

@ -20,7 +20,7 @@ PORT (
mux3 : out BIT;
sel3 : out BIT;
enx : out BIT;
nenx : out BIT;
nenx : inout BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_selmux45_ts.vbe
View File

@ -20,7 +20,7 @@ PORT (
mux5 : out BIT;
sel5 : out BIT;
enx : out BIT;
nenx : out BIT;
nenx : inout BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_selmux67_128.vbe
View File

@ -15,7 +15,7 @@ PORT (
a6 : in BIT;
selrom : in BIT;
a6x : out BIT;
na6x : out BIT;
na6x : inout BIT;
mux6 : out BIT;
sel6 : out BIT;
mux7 : out BIT;

4
alliance/src/cells/src/romlib/rom_dec_selmux67_128_ts.vbe
View File

@ -15,13 +15,13 @@ PORT (
a6 : in BIT;
selrom : in BIT;
a6x : out BIT;
na6x : out BIT;
na6x : inout BIT;
mux6 : out BIT;
sel6 : out BIT;
mux7 : out BIT;
sel7 : out BIT;
enx : out BIT;
nenx : out BIT;
nenx : inout BIT;
vdd : in BIT;
vss : in BIT
);

2
alliance/src/cells/src/romlib/rom_dec_selmux67_ts.vbe
View File

@ -20,7 +20,7 @@ PORT (
mux7 : out BIT;
sel7 : out BIT;
enx : out BIT;
nenx : out BIT;
nenx : inout BIT;
vdd : in BIT;
vss : in BIT
);

3149
alliance/src/cells/src/romlib/romlib.lef
View File

File diff suppressed because it is too large Load Diff

2
alliance/src/genlib/src/dpgen_ROM.c
View File

@ -182,7 +182,7 @@ GENLIB_DEF_LOFIG(model_name);
GENLIB_LOCON("ck",IN,"ck");
GENLIB_LOCON("selrom",IN,"selrom");
GENLIB_LOCON(GENLIB_BUS("ad",adrange-1,0),IN,GENLIB_BUS("ad",adrange-1,0));
GENLIB_LOCON(GENLIB_BUS("data",nbit-1,0),IN,GENLIB_BUS("data",nbit-1,0));
GENLIB_LOCON(GENLIB_BUS("data",nbit-1,0),OUT,GENLIB_BUS("data",nbit-1,0));
GENLIB_LOCON("vdd",IN,"vdd");
GENLIB_LOCON("vss",IN,"vss");