riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

*** empty log message ***

This commit is contained in:
Olivier Sirol 2002-09-23 15:17:21 +00:00
parent e146f63e79
commit 1dedbacc08
1 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
alliance/src/documentation/tutorials/Makefile Normal file
View File

@ -0,0 +1,19 @@
ALL_DIRS = simulation/src simulation/tex synthesis/src synthesis/tex place_and_route/src place_and_route/tex
all :
@for FILE in $(ALL_DIRS) ;\
do $(MAKE) -C $$FILE ;\
if [ $$? -ne 0 ] ;\
then exit 1 ;\
fi ;\
done
% :
@for FILE in $(ALL_DIRS) ;\
do $(MAKE) -C $$FILE $@ ;\
if [ $$? -ne 0 ] ;\
then exit 1 ;\
fi ;\
done