riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

VASY Prend les generics et les generates !

This commit is contained in:
The Syf Tool 2000-02-29 14:33:33 +00:00
parent 83d11d3945
commit 0d1cc01ca8
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/share/man/man5/vasy.5
View File

@ -1,4 +1,4 @@
.\" $Id: vasy.5,v 1.2 2000/02/11 10:47:22 syf Exp $
.\" $Id: vasy.5,v 1.3 2000/02/29 14:33:33 syf Exp $
.\" @(#)VASY.5 1.0 Jan 28 1992 UPMC ; Ludovic Jacomme
.TH VASY 5 "December 11, 1999" "ASIM/LIP6" "VHDL subset of VASY."
@ -30,6 +30,8 @@ concurrent signal assignment
.br
component instantiation statement
.RE
generate statement
.RE
.PP
\fBSEQUENTIAL STATEMENTS\fP