riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- Bug: Back to the previous version without bufferized command cell. Those 

buffer cells (inv_x4 etc ..) are too big and do not fit in the first column area.
This commit is contained in:
Ludovic Jacomme 2004-05-23 13:04:14 +00:00
parent c27ea1451f
commit 0c45b59ddc
1 changed files with 9 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
alliance/src/genlib/src/dpgen_Shifter.c
View File

@ -25,6 +25,10 @@
Author: Frédéric Pétrot Author: Frédéric Pétrot
Date : 1/10/2000 Date : 1/10/2000
$Log: dpgen_Shifter.c,v $ $Log: dpgen_Shifter.c,v $
Revision 1.10 2004/05/23 13:04:14 ludo
- Bug: Back to the previous version without bufferized command cell. Those
buffer cells (inv_x4 etc ..) are too big and do not fit in the first column area.
Revision 1.9 2004/03/04 14:21:56 fred Revision 1.9 2004/03/04 14:21:56 fred
Adding more powerfull cells for the signals controlling the shift. Adding more powerfull cells for the signals controlling the shift.
@ -111,7 +115,7 @@
*/ */
static char rcsid[]="$Id: dpgen_Shifter.c,v 1.9 2004/03/04 14:21:56 fred Exp $"; static char rcsid[]="$Id: dpgen_Shifter.c,v 1.10 2004/05/23 13:04:14 ludo Exp $";
#include "util_Defs.h" #include "util_Defs.h"
@ -202,19 +206,19 @@ extern void dpgen_Shifter(aFunction, aAL)
GENLIB_LOINS("mx3_x2", XX_NAME("m_%d", SliceIndex * n + BitIndex), c0, c1, i0, i1, i2, q, "vdd", "vss", NULL) GENLIB_LOINS("mx3_x2", XX_NAME("m_%d", SliceIndex * n + BitIndex), c0, c1, i0, i1, i2, q, "vdd", "vss", NULL)
#define A2(k, i0, i1, q) \ #define A2(k, i0, i1, q) \
GENLIB_LOINS("a2_x4", XX_NAME("a_%d", k), i0, i1, q, "vdd", "vss", NULL) GENLIB_LOINS("a2_x2", XX_NAME("a_%d", k), i0, i1, q, "vdd", "vss", NULL)
#define A3(k, i0, i1, i2, q) \ #define A3(k, i0, i1, i2, q) \
GENLIB_LOINS("a3_x4", XX_NAME("a3_%d", k), i0, i1, i2, q, "vdd", "vss", NULL) GENLIB_LOINS("a3_x2", XX_NAME("a3_%d", k), i0, i1, i2, q, "vdd", "vss", NULL)
#define OA(i0, i1, i2, q) \ #define OA(i0, i1, i2, q) \
GENLIB_LOINS("oa22_x4", XX_NAME("oa_%d", SliceIndex * n + BitIndex), i0, i1, i2, q, "vdd", "vss", NULL) GENLIB_LOINS("oa22_x4", XX_NAME("oa_%d", SliceIndex * n + BitIndex), i0, i1, i2, q, "vdd", "vss", NULL)
#define O2(k, i0, i1, q) \ #define O2(k, i0, i1, q) \
GENLIB_LOINS("o2_x4", XX_NAME("o_%d", k), i0, i1, q, "vdd", "vss", NULL) GENLIB_LOINS("o2_x2", XX_NAME("o_%d", k), i0, i1, q, "vdd", "vss", NULL)
#define INV(k, i, nq) \ #define INV(k, i, nq) \
GENLIB_LOINS("inv_x4", XX_NAME("i_%d", k), i, nq, "vdd", "vss", NULL) GENLIB_LOINS("inv_x2", XX_NAME("i_%d", k), i, nq, "vdd", "vss", NULL)
#define SYM (BitIndex & 1 ? mys : sym) #define SYM (BitIndex & 1 ? mys : sym)