riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Les rappels d'alimentation pour Silicon Ensemble.

This commit is contained in:
Jean-Paul Chaput 2000-05-02 12:16:12 +00:00
parent 7cbf369cd6
commit 095fdbf900
2 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
alliance/share/cells/sxlib/powmid_x0.ap Normal file
View File

@ -0,0 +1,16 @@
V ALLIANCE : 6
H powmid_x0,P, 6/ 4/2000,100
A 0,0,3500,5000
S 0,300,3500,300,600,vss,RIGHT,CALU1
S 0,4700,3500,4700,600,vdd,RIGHT,CALU1
S 1000,0,1000,5000,1200,vdd,DOWN,CALU3
S 2500,0,2500,5000,1200,vss,DOWN,CALU3
B 1000,500,1200,200,CONT_VIA2,*
B 2500,500,1200,200,CONT_VIA2,*
B 2500,4500,1200,200,CONT_VIA2,*
B 1000,4500,1200,200,CONT_VIA2,*
B 2500,500,1200,200,CONT_VIA,*
B 1000,500,1200,200,CONT_VIA,*
B 2500,4500,1200,200,CONT_VIA,*
B 1000,4500,1200,200,CONT_VIA,*
EOF

14
alliance/share/cells/sxlib/powmid_x0.vbe Normal file
View File

@ -0,0 +1,14 @@
ENTITY powmid_x0 IS
PORT (
vdd : in BIT;
vss : in BIT
);
END powmid_x0;
ARCHITECTURE behaviour_data_flow OF powmid_x0 IS
BEGIN
ASSERT (vdd and not (vss))
REPORT "power supply is missing on powmid_x0"
SEVERITY WARNING;
END;