riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

(For mariano) Bug fixing in the structural Alliance VHDL file format driver

This commit is contained in:
Ludovic Jacomme 2003-01-21 20:03:15 +00:00
parent d7bb5d25b9
commit 083eb123c4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
alliance/src/vasy/src/vasy_drvalc.c
View File

@ -1348,7 +1348,7 @@ static void VasyAllianceTreatMap( RtlInst )
{
sprintf( Buffer, "rtl_map_%ld", VasyNumberDef++ );
if ( isvextypevector( Type ) )
if ( isvextypevector( RtlPort->BASE ) )
{
VexAtom = createvexatomvec( Buffer, VexActual->WIDTH - 1, 0 );
}