riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
SOFA/TESTBENCH/common
History
tangxifan 0ccc18d848 [Testbench] Bug fix in the paths to generate wrapper testbenches 2020-11-29 22:48:01 -07:00
..
README.md [Doc] Update README for python script 2020-11-27 10:29:32 -07:00
ccff_test_post_pnr.v [Testbench] Rename top-level module to be compatible to Modelsim task run scripts 2020-11-28 14:55:17 -07:00
generate_post_pnr_testbenches.py [Testbench] Bug fix in the paths to generate wrapper testbenches 2020-11-29 22:48:01 -07:00
post_pnr_fpga_cells.v [Testbench] Update post-PnR testbenches to synchornize with latest netlist 2020-11-28 11:09:55 -07:00
post_pnr_testbench_converter.py [Testbench] Update scripts to rename top-level module for post-PnR testbenches 2020-11-28 14:29:56 -07:00
post_pnr_wrapper_testbench_converter.py [Testbench] Add a tempo fix on the analog pins 2020-11-29 22:32:36 -07:00
pre_pnr_ccff_test.v [Testbench] Add configuration chain test benches for pre- and post- pnr simulation 2020-11-18 15:58:00 -07:00
scff_test_post_pnr.v [Testbench] Rename top-level module to be compatible to Modelsim task run scripts 2020-11-28 14:55:17 -07:00

README.md

Skywater PDK

This directory contains the commonly used testbench templates for FPGA verification

  • **post_pnr_testbench_converter.py: The python script to convert an auto-generated pre-PnR testbench to the post-PnR testbench tuned for final layout

  • post_pnr_fpga_cells.v: The netlist that includes all the standard cells used by the post-PnRed FPGA fabric

  • Pre-PnR testbenches

    • pre_pnr_ccff_test.v: The template testbench for post-PnR verification on the configuration chain

  • Post-PnR testbenches

    • post_pnr_ccff_test.v: The template testbench for post-PnR verification on the configuration chain
    • post_pnr_scff_test.v: The template testbench for post-PnR verification on the scan chain