riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
SOFA/FPGA22_HIER_SKY_PNR
History
Ganesh Gore 72ff141046 [DESIGN] Updated FPGA22 Design 
+ Utilization increased to 60%
+ Added track offset
+ Added Power ring
+ Added Tapcells
+ Added additional reports and screenshot to track improvements
 		2020-10-27 14:54:19 -06:00
..
FPGA22_HIER_SKY_Verilog [DESIGN] Updated FPGA22 Design 2020-10-27 14:54:19 -06:00
FPGA22_HIER_SKY_task dropped symbolic link 2020-10-27 11:21:20 -06:00
fpga_core [DESIGN] Updated FPGA22 Design 2020-10-27 14:54:19 -06:00
modules [DESIGN] Updated FPGA22 Design 2020-10-27 14:54:19 -06:00
README.md [DESIGN] Updated FPGA22 Design 2020-10-27 14:54:19 -06:00

README.md

FPGA22_HIER_SKY_PNR

2x2 FPGA designed using hierarchical flow and SKY130_FD_SC_HD

Directory Structure

  • FPGA22_HIER_SKY_task :- OpenFPGA task directory and all related files
  • FPGA22_HIER_SKY_Verilog :- Verilog-netlist used for this design
  • modules :- Final files of each module (lef,def,spef,v,gds)
  • fpga_core :- Final files of fpga_core (eFPGA design)
  • fpga_top :- Reserved for design with GPIOs or caravel

Checks

  • .tech file DRC - Clean
  • Timing SignOff - Clean

Pending

  • DRC SignOff
  • LVS SignOff
  • PostPnR function simulation