This website requires JavaScript.
Explore
Help
Sign In
riscv
/
SOFA
mirror of
https://github.com/lnis-uofu/SOFA.git
Watch
1
Star
0
Fork
You've already forked SOFA
0
Code
Issues
Projects
Releases
Wiki
Activity
5a2f1e7607
SOFA
/
TESTBENCH
/
k4_N8_caravel_io_FPGA_12x12...
History
tangxifan
5a2f1e7607
[TESTBENCH] Place the include lines for post-PnR skywater cell netlists in a separated netlist, so that it can be shared among post-PnRed testbenches
2020-11-20 13:33:13 -07:00
..
postpnr
/verilog_testbench
[TESTBENCH] Place the include lines for post-PnR skywater cell netlists in a separated netlist, so that it can be shared among post-PnRed testbenches
2020-11-20 13:33:13 -07:00
prepnr
/verilog_testbench
[Testbench] Add configuration chain test benches for pre- and post- pnr simulation
2020-11-18 15:58:00 -07:00