riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
SOFA/HDL
History
tangxifan 82da5dd0b0 [HDL] Update code generator for the changes on custom cell names 2020-12-18 20:25:50 -07:00
..
common [HDL] Update code generator for the changes on custom cell names 2020-12-18 20:25:50 -07:00
README.md [Doc] Add readme for HDL directory 2020-11-03 09:23:33 -07:00

README.md

Skywater PDK

This directory contains the HDL netlists for FPGA fabrics that are automatically generated by OpenFPGA. It also includes necessary wrappers to enable the netlist generation. The custom netlists are place in the common directory.