tangxifan
|
af4b89b37c
|
[Arch] Bug fix in non-adder k4 arch
|
2020-10-24 12:00:20 -06:00 |
tangxifan
|
eaf5ba6074
|
[Arch] Add openfpga arch for non-adder k4 vpr arch
|
2020-10-24 11:44:41 -06:00 |
tangxifan
|
bd834d4086
|
[Arch] Add a simplified k4 architecture without hard adders
|
2020-10-24 11:37:04 -06:00 |
tangxifan
|
5e6a6d1e53
|
[Architecture] Add a set of openfpga architectures using different Skywater Foundry standard cells
|
2020-10-14 09:11:05 -06:00 |
tangxifan
|
14050bba26
|
[Architecture] Add OpenFPGA architecture which is binded to the open-source ms sclib
|
2020-10-10 19:16:35 -06:00 |
tangxifan
|
cee0fa601e
|
[Documentation] Add README for subdirectories
|
2020-10-09 22:36:43 -06:00 |
tangxifan
|
8b5a17457c
|
[Architecture] bug fix in openfpga arch
|
2020-10-09 20:30:51 -06:00 |
tangxifan
|
0053c57954
|
[Arch] Update architecture file
|
2020-10-09 18:32:31 -06:00 |
tangxifan
|
069c36cbfc
|
[Architecture] Create template architecture for openfpga
|
2020-10-09 17:28:14 -06:00 |
tangxifan
|
241aae76e4
|
[Architecture] Rename architecture file
|
2020-10-09 15:04:21 -06:00 |
tangxifan
|
c5d6bcd15f
|
[Architecture] Add VPR and OpenFPGA architecture description which is binded to skywater 130nm sclib
|
2020-10-09 14:33:42 -06:00 |