riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Minor changes before demo

This commit is contained in:
Ganesh Gore 2021-05-14 11:30:22 -06:00
parent fd56949ead
commit 698a833475
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/generate_testbench.openfpga
View File

@ -46,6 +46,7 @@ build_fabric_bitstream --verbose
# Write fabric-dependent bitstream # Write fabric-dependent bitstream
write_fabric_bitstream --file fabric_bitstream.xml --format xml write_fabric_bitstream --file fabric_bitstream.xml --format xml
write_fabric_bitstream --file fabric_bitstream.bit --format plain_text
# Write the Verilog testbench for FPGA fabric # Write the Verilog testbench for FPGA fabric
# - We suggest the use of same output directory as fabric Verilog netlists # - We suggest the use of same output directory as fabric Verilog netlists

1
FPGA1212_QLSOFA_HD_PNR/Makefile
View File

@ -10,6 +10,7 @@ OPTIONS =
.SILENT: .SILENT:
.ONESHELL: .ONESHELL:
.PHONY: runOpenFPGA
runOpenFPGA: runOpenFPGA:
SECONDS=0 SECONDS=0
source config.sh source config.sh