riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Testbench] Adapt path for signal init in testbench converter

This commit is contained in:
tangxifan 2020-11-29 21:44:29 -07:00
parent fec19ebc55
commit 5235424e83
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
TESTBENCH/common/post_pnr_wrapper_testbench_converter.py
View File

@ -197,7 +197,7 @@ with open(args.post_pnr_testbench, "r") as wp:
# If the current line satisfy the following conditions # If the current line satisfy the following conditions
# It should be modified and outputted to post-PnR Verilog testbenches # It should be modified and outputted to post-PnR Verilog testbenches
# Other lines can be directly copied to post-PnR Verilog testbenches # Other lines can be directly copied to post-PnR Verilog testbenches
line2output = curr_line \ line2output = curr_line
# #
# Add post_pnr to top-level module name # Add post_pnr to top-level module name
if (curr_line.startswith("module")): if (curr_line.startswith("module")):
@ -275,6 +275,10 @@ with open(args.post_pnr_testbench, "r") as wp:
# Wire the stimuli according to pin assignment # Wire the stimuli according to pin assignment
write_testbench_wrapper_connection(tb_file, pin_data, 25) write_testbench_wrapper_connection(tb_file, pin_data, 25)
# Correct the path in signal initialization
if (re.search(r'\$deposit\(FPGA_DUT', curr_line)):
line2output = re.sub(r'\$deposit\(FPGA_DUT', '$deposit(FPGA_DUT.fpga_core_uut', curr_line)
if (False == skip_current_line): if (False == skip_current_line):
tb_file.write(line2output) tb_file.write(line2output)