riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'xt_dev' of https://github.com/LNIS-Projects/skywater-openfpga into xt_dev

This commit is contained in:
tangxifan 2020-12-08 10:13:33 -07:00
parent 55ff90905f 77dfb469b5
commit 4247819ccb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
MSIM/common/run_post_pnr_msim_task.py
View File

@ -70,7 +70,7 @@ threads = []
for testbench_file in testbench_files: for testbench_file in testbench_files:
# Find testbench name # Find testbench name
testbench_name = re.findall("(\w+)_include_netlists.v", os.path.basename(testbench_file))[0] testbench_name = re.findall("(\w+)_include_netlists.v", os.path.basename(testbench_file))[0]
process = threading.Thread(target=run_post_pnr_msim_test.run_msim, args=(testbench_file, msim_task_dir_abspath + "/" + testbench_name, testbench_name + "_autocheck_top_tb",)) process = multiprocessing.Process(target=run_post_pnr_msim_test.run_msim, args=(testbench_file, msim_task_dir_abspath + "/" + testbench_name, testbench_name + "_autocheck_top_tb",))
process.start() process.start()
threads.append(process) threads.append(process)