mirror of https://github.com/lnis-uofu/SOFA.git
[MSIM] Now modelsim verification is multithreaded
This commit is contained in:
tangxifan
parent
67e0c94c66
commit
2f741ecc15
|
|
@ -16,6 +16,8 @@ import argparse
|
|||
import logging
|
||||
import subprocess
|
||||
import glob
|
||||
import threading
|
||||
import run_post_pnr_msim_test
|
||||
|
||||
#####################################################################
|
||||
# Initialize logger
|
||||
|
|
@ -64,15 +66,16 @@ num_sim_finished = 0
|
|||
msim_testrun_script_abspath = os.path.abspath(__file__)
|
||||
msim_testrun_script_abspath = re.sub(os.path.basename(msim_testrun_script_abspath), "run_post_pnr_msim_test.py", msim_testrun_script_abspath)
|
||||
|
||||
threads = []
|
||||
for testbench_file in testbench_files:
|
||||
# Find testbench name
|
||||
testbench_name = re.findall("(\w+)_include_netlists.v", os.path.basename(testbench_file))[0]
|
||||
cmd = "python3 " + msim_testrun_script_abspath \
|
||||
+ " --verilog_testbench " + testbench_file \
|
||||
+ " --project_path " + msim_task_dir_abspath + "/" + testbench_name \
|
||||
+ " --testbench_name " + testbench_name + "_autocheck_top_tb"
|
||||
subprocess.run(cmd, shell=True, check=True)
|
||||
num_sim_finished += 1
|
||||
process = threading.Thread(target=run_post_pnr_msim_test.run_msim, args=(testbench_file, msim_task_dir_abspath + "/" + testbench_name, testbench_name + "_autocheck_top_tb",))
|
||||
process.start()
|
||||
threads.append(process)
|
||||
|
||||
for process in threads:
|
||||
process.join()
|
||||
|
||||
logging.info("Done")
|
||||
logging.info("Finish " + str(num_sim_finished) + " ModelSim simulations")
|
||||
logging.info("Finish " + str(len(threads)) + " ModelSim simulations")
|
||||
|
|
|
|||
|
|
@ -6,6 +6,7 @@
|
|||
# - Analyze output log files and return succeed or failure
|
||||
#####################################################################
|
||||
|
||||
import sys
|
||||
import os
|
||||
from os.path import dirname, abspath, isfile
|
||||
import shutil
|
||||
|
|
@ -18,106 +19,115 @@ import subprocess
|
|||
# Initialize logger
|
||||
#####################################################################
|
||||
logging.basicConfig(format='%(levelname)s: %(message)s', level=logging.INFO)
|
||||
|
||||
#####################################################################
|
||||
# Parse the options
|
||||
# Main function of this script, so that it can be called by other scripts
|
||||
#####################################################################
|
||||
parser = argparse.ArgumentParser(description='Run ModelSim verification for a testbench')
|
||||
parser.add_argument('--verilog_testbench', required=True,
|
||||
def main(args):
|
||||
#####################################################################
|
||||
# Parse the options
|
||||
#####################################################################
|
||||
parser = argparse.ArgumentParser(description='Run ModelSim verification for a testbench')
|
||||
parser.add_argument('--verilog_testbench', required=True,
|
||||
help='Specify the file path for the Verilog testbench as input')
|
||||
parser.add_argument('--project_path', required=True,
|
||||
parser.add_argument('--project_path', required=True,
|
||||
help='Specify the file path to create the ModelSim project')
|
||||
parser.add_argument('--testbench_name', required=True,
|
||||
parser.add_argument('--testbench_name', required=True,
|
||||
help='Specify the top-level module of the testbench')
|
||||
args = parser.parse_args()
|
||||
args = parser.parse_args(args)
|
||||
|
||||
run_msim(args.verilog_testbench, args.project_path, args.testbench_name)
|
||||
|
||||
#####################################################################
|
||||
# Check options:
|
||||
# - Input testbench file must be valid
|
||||
# Otherwise, error out
|
||||
# - If the modelsim project path does not exist, create it
|
||||
# Main function of this script, so that it can be called by other scripts
|
||||
#####################################################################
|
||||
if not isfile(args.verilog_testbench):
|
||||
logging.error("Invalid Verilog testbench: " + args.verilog_testbench + "\nFile does not exist!\n")
|
||||
def run_msim(verilog_testbench, project_path, testbench_name):
|
||||
#####################################################################
|
||||
# Check options:
|
||||
# - Input testbench file must be valid
|
||||
# Otherwise, error out
|
||||
# - If the modelsim project path does not exist, create it
|
||||
#####################################################################
|
||||
if not isfile(verilog_testbench):
|
||||
logging.error("Invalid Verilog testbench: " + verilog_testbench + "\nFile does not exist!\n")
|
||||
exit(1)
|
||||
|
||||
project_abs_path = os.path.abspath(args.project_path)
|
||||
if not os.path.isdir(project_abs_path):
|
||||
project_abs_path = os.path.abspath(project_path)
|
||||
if not os.path.isdir(project_abs_path):
|
||||
logging.debug("Creating ModelSim project directory : " + project_abs_path + " ...\n")
|
||||
os.makedirs(project_abs_path, exist_ok=True)
|
||||
logging.debug("Done\n")
|
||||
|
||||
#####################################################################
|
||||
# Create the Tcl script for Modelsim
|
||||
#####################################################################
|
||||
# Get modelsim process tcl file path
|
||||
msim_proc_tcl_path = os.path.abspath(__file__)
|
||||
msim_proc_tcl_path = re.sub(os.path.basename(msim_proc_tcl_path), "modelsim_proc.tcl", msim_proc_tcl_path)
|
||||
if not isfile(msim_proc_tcl_path):
|
||||
#####################################################################
|
||||
# Create the Tcl script for Modelsim
|
||||
#####################################################################
|
||||
# Get modelsim process tcl file path
|
||||
msim_proc_tcl_path = os.path.abspath(__file__)
|
||||
msim_proc_tcl_path = re.sub(os.path.basename(msim_proc_tcl_path), "modelsim_proc.tcl", msim_proc_tcl_path)
|
||||
if not isfile(msim_proc_tcl_path):
|
||||
logging.error("Invalid process script for ModelSim: " + msim_proc_tcl_path + "\nFile does not exist!\n")
|
||||
exit(1)
|
||||
|
||||
# Create output file handler
|
||||
tcl_file_path = project_abs_path + "/" + os.path.basename(args.testbench_name) + ".tcl"
|
||||
logging.debug("Generating Tcl script for ModelSim: " + tcl_file_path)
|
||||
tcl_file = open(tcl_file_path, "w")
|
||||
# Create output file handler
|
||||
tcl_file_path = project_abs_path + "/" + os.path.basename(testbench_name) + ".tcl"
|
||||
logging.debug("Generating Tcl script for ModelSim: " + tcl_file_path)
|
||||
tcl_file = open(tcl_file_path, "w")
|
||||
|
||||
# A string buffer to write tcl content
|
||||
tcl_lines = []
|
||||
# A string buffer to write tcl content
|
||||
tcl_lines = []
|
||||
|
||||
tcl_lines.append("echo \"==============================\"")
|
||||
tcl_lines.append("pwd")
|
||||
tcl_lines.append("echo \"==============================\"")
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("set project_name " + args.testbench_name)
|
||||
tcl_lines.append("set top_tb " + args.testbench_name)
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("set project_path \"" + project_abs_path + "\"")
|
||||
tcl_lines.append("set verilog_files \"" + os.path.abspath(args.verilog_testbench) + "\"")
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("source " + msim_proc_tcl_path)
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("try {")
|
||||
tcl_lines.append("\ttop_create_new_project $project_name $verilog_files $project_path $top_tb")
|
||||
tcl_lines.append("} finally {")
|
||||
tcl_lines.append("\tquit")
|
||||
tcl_lines.append("}")
|
||||
tcl_lines.append("echo \"==============================\"")
|
||||
tcl_lines.append("pwd")
|
||||
tcl_lines.append("echo \"==============================\"")
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("set project_name " + testbench_name)
|
||||
tcl_lines.append("set top_tb " + testbench_name)
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("set project_path \"" + project_abs_path + "\"")
|
||||
tcl_lines.append("set verilog_files \"" + os.path.abspath(verilog_testbench) + "\"")
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("source " + msim_proc_tcl_path)
|
||||
tcl_lines.append("\n")
|
||||
tcl_lines.append("try {")
|
||||
tcl_lines.append("\ttop_create_new_project $project_name $verilog_files $project_path $top_tb")
|
||||
tcl_lines.append("} finally {")
|
||||
tcl_lines.append("\tquit")
|
||||
tcl_lines.append("}")
|
||||
|
||||
for line in tcl_lines:
|
||||
for line in tcl_lines:
|
||||
tcl_file.write(line + "\n")
|
||||
|
||||
tcl_file.close()
|
||||
logging.debug("Done")
|
||||
tcl_file.close()
|
||||
logging.debug("Done")
|
||||
|
||||
#####################################################################
|
||||
# Run ModelSim simulation
|
||||
#####################################################################
|
||||
curr_dir = os.getcwd()
|
||||
# Change to the project directory
|
||||
os.chdir(project_abs_path)
|
||||
logging.debug("Changed to directory: " + project_abs_path)
|
||||
#####################################################################
|
||||
# Run ModelSim simulation
|
||||
#####################################################################
|
||||
curr_dir = os.getcwd()
|
||||
# Change to the project directory
|
||||
os.chdir(project_abs_path)
|
||||
logging.debug("Changed to directory: " + project_abs_path)
|
||||
|
||||
# Run ModelSim
|
||||
vsim_log_file_path = project_abs_path + "/vsim_run_log"
|
||||
vsim_bin = "/uusoc/facility/cad_tools/Mentor/modelsim10.7b/modeltech/bin/vsim"
|
||||
vsim_cmd = vsim_bin + " -c -do " + os.path.abspath(tcl_file_path) + " > " + vsim_log_file_path
|
||||
logging.debug("Running modelsim by : " + vsim_cmd)
|
||||
subprocess.run(vsim_cmd, shell=True, check=True)
|
||||
# Run ModelSim
|
||||
vsim_log_file_path = project_abs_path + "/vsim_run_log"
|
||||
vsim_bin = "/uusoc/facility/cad_tools/Mentor/modelsim10.7b/modeltech/bin/vsim"
|
||||
vsim_cmd = vsim_bin + " -c -do " + os.path.abspath(tcl_file_path) + " > " + vsim_log_file_path
|
||||
logging.debug("Running modelsim by : " + vsim_cmd)
|
||||
subprocess.run(vsim_cmd, shell=True, check=True)
|
||||
|
||||
# Go back to current directory
|
||||
os.chdir(curr_dir)
|
||||
# Go back to current directory
|
||||
os.chdir(curr_dir)
|
||||
|
||||
#####################################################################
|
||||
# Parse log files and report any errors
|
||||
#####################################################################
|
||||
vsim_log_file = open(vsim_log_file_path, "r")
|
||||
#####################################################################
|
||||
# Parse log files and report any errors
|
||||
#####################################################################
|
||||
vsim_log_file = open(vsim_log_file_path, "r")
|
||||
|
||||
# Error counter
|
||||
num_err = 0
|
||||
num_err_lines_found = 0
|
||||
verification_passed = False
|
||||
# Error counter
|
||||
num_err = 0
|
||||
num_err_lines_found = 0
|
||||
verification_passed = False
|
||||
|
||||
for line in vsim_log_file:
|
||||
for line in vsim_log_file:
|
||||
# Check errors from self-testing testbench output
|
||||
if line.startswith("# Simulation finish with") :
|
||||
num_sim_err = int(re.findall("# Simulation finish with(\s+)(\d+) errors", line)[0][1])
|
||||
|
|
@ -140,16 +150,19 @@ for line in vsim_log_file:
|
|||
num_err_lines_found += 1
|
||||
num_err += num_msim_err
|
||||
|
||||
vsim_log_file.close()
|
||||
vsim_log_file.close()
|
||||
|
||||
if (0 == num_err_lines_found) :
|
||||
if (0 == num_err_lines_found) :
|
||||
logging.error("No error lines found!Something wrong in setting up modelsim simulation\n")
|
||||
elif (0 < num_err) :
|
||||
elif (0 < num_err) :
|
||||
logging.error("ModelSim failed with " + str(num_err) + " errors!\n")
|
||||
else :
|
||||
else :
|
||||
verification_passed = True
|
||||
|
||||
if (verification_passed) :
|
||||
logging.info(args.testbench_name + "...[Passed]\n")
|
||||
else :
|
||||
logging.error(args.testbench_name + "...[Failed]\n")
|
||||
if (verification_passed) :
|
||||
logging.info(testbench_name + "...[Passed]\n")
|
||||
else :
|
||||
logging.error(testbench_name + "...[Failed]\n")
|
||||
|
||||
if __name__ == "__main__":
|
||||
main(sys.argv[1:])
|
||||
|
|
|
|||
Loading…
Reference in New Issue