SOFA/SOFA_A/SOFA_A_task/micro_benchmark/and.v

15 lines
124 B
Coq
Raw Normal View History

2023-02-19 11:58:24 -06:00
`timescale 1ns / 1ps
module top(
a,
b,
c);
input wire a;
input wire b;
output wire c;
assign c = a & b;
endmodule