2020-10-27 00:59:20 -05:00
|
|
|
**/SRCOriginal
|
|
|
|
|
**/SRCOutline
|
|
|
|
|
**/TaskConfigCopy
|
|
|
|
|
**/*_task/run001
|
|
|
|
|
**/*_task/latest
|
2020-10-27 12:21:20 -05:00
|
|
|
**/*_task/skywater
|
2020-11-06 23:35:31 -06:00
|
|
|
**/*_Verilog/SRC_Skeleton
|
|
|
|
|
**/*_Verilog/SRCBackup
|
2020-12-14 01:34:42 -06:00
|
|
|
**/SRC/top_top_formal_verification.v
|
2020-11-12 20:13:20 -06:00
|
|
|
**/DOC/build
|
2020-12-02 13:03:24 -06:00
|
|
|
**/SRC**/*_tb.v
|
2020-12-14 01:31:03 -06:00
|
|
|
**/SDC/**/*.sdc
|
|
|
|
|
!**/SDC/**/disable_configure_ports.sdc
|
2021-04-03 18:54:59 -05:00
|
|
|
*/runOpenFPGA
|
