OpenFPGA/yosys/manual/PRESENTATION_ExAdv/mymul_test.v

module test(A, B, Y);
    input  [1:0] A, B;
    output [1:0] Y = A * B;
endmodule