riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
19 Commits 70 Branches 8 Tags 105 MiB
Verilog 51.9%
C++ 20.8%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.5%
Go to file
Steve Corey fa50eef093 added simple architecture for vpr version 8 2018-07-11 13:19:40 -06:00
tangxifan-eda-tools@2d51da57b8 added tangxifan-eda-tools as a submodule 2018-06-28 12:59:12 -06:00
tutorial added simple architecture for vpr version 8 2018-07-11 13:19:40 -06:00
.gitignore initial commit 2018-06-27 11:54:00 -06:00
.gitmodules added tangxifan-eda-tools as a submodule 2018-06-28 12:59:12 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
getting_started.md added submodule instructions 2018-06-29 13:30:44 -06:00
jupyter_example.ipynb updated to line numbers of vpr8 example architecture 2018-07-10 13:02:21 -06:00