OpenFPGA/vpr7_x2p/vpr/SRC
tangxifan b8187bbca5 fix a bug for supporting default circuit_model of LUTs and FFs 2019-01-10 15:10:05 -07:00
..
base update blif reader to identify clock signals 2018-12-10 13:28:44 -07:00
fpga_spice fix a bug for supporting default circuit_model of LUTs and FFs 2019-01-10 15:10:05 -07:00
mrfpga rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
pack rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
place rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
power rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
route rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
timing rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
util rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
ctags_vpr_src.sh rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
main.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00