124 lines
5.3 KiB
C++
124 lines
5.3 KiB
C++
/******************************************************************************
|
|
* This file introduces a data structure to store bitstream-related information
|
|
*
|
|
* General concept
|
|
* ---------------
|
|
* The idea is to create a unified data structure that stores all the configuration bits
|
|
* with proper annotation to which modules in FPGA fabric it belongs to.
|
|
* 1. It can be easily organized in fabric-dependent representation
|
|
* (generate a sequence of bitstream which exactly fit the configuration protocol of FPGA fabric)
|
|
* 2. Or it can be easily organized in fabric-independent representation (think about XML file)
|
|
*
|
|
* Cross-reference
|
|
* ---------------
|
|
* May be used only when you want to bind the bitstream to a specific FPGA fabric!
|
|
* If you do so, please make sure the block name is exactly same as the instance name
|
|
* of a child module in ModuleManager!!!
|
|
* The configurable modules/instances in module manager are arranged
|
|
* in the sequence to fit different configuration protocol.
|
|
* By using the link between ModuleManager and BitstreamManager,
|
|
* we can build a sequence of configuration bits to fit different configuration protocols.
|
|
*
|
|
* +------------------+ +-----------------+
|
|
* | | block_name == instance_name | |
|
|
* | BitstreamManager |-------------------------------->| ModuleManager |
|
|
* | | | |
|
|
* +------------------+ +-----------------+
|
|
*
|
|
* Restrictions:
|
|
* 1. Each block inside BitstreamManager should have only 1 parent block
|
|
* and multiple child block
|
|
* 2. Each bit inside BitstreamManager should have only 1 parent block
|
|
*
|
|
******************************************************************************/
|
|
#ifndef BITSTREAM_MANAGER_H
|
|
#define BITSTREAM_MANAGER_H
|
|
|
|
#include <vector>
|
|
#include <map>
|
|
#include "vtr_vector.h"
|
|
|
|
#include "bitstream_manager_fwd.h"
|
|
|
|
class BitstreamManager {
|
|
public: /* Types and ranges */
|
|
typedef vtr::vector<ConfigBitId, ConfigBitId>::const_iterator config_bit_iterator;
|
|
typedef vtr::vector<ConfigBlockId, ConfigBlockId>::const_iterator config_block_iterator;
|
|
|
|
typedef vtr::Range<config_bit_iterator> config_bit_range;
|
|
typedef vtr::Range<config_block_iterator> config_block_range;
|
|
|
|
public: /* Public aggregators */
|
|
/* Find all the configuration bits */
|
|
config_bit_range bits() const;
|
|
|
|
config_block_range blocks() const;
|
|
|
|
public: /* Public Accessors */
|
|
/* Find the value of bitstream */
|
|
bool bit_value(const ConfigBitId& bit_id) const;
|
|
|
|
/* Find a name of a block */
|
|
std::string block_name(const ConfigBlockId& block_id) const;
|
|
|
|
/* Find the parent of a block */
|
|
ConfigBlockId block_parent(const ConfigBlockId& block_id) const;
|
|
|
|
/* Find the children of a block */
|
|
std::vector<ConfigBlockId> block_children(const ConfigBlockId& block_id) const;
|
|
|
|
/* Find all the bits that belong to a block */
|
|
std::vector<ConfigBitId> block_bits(const ConfigBlockId& block_id) const;
|
|
|
|
/* Find the parent block of a bit */
|
|
ConfigBlockId bit_parent_block(const ConfigBitId& bit_id) const;
|
|
|
|
public: /* Public Mutators */
|
|
/* Add a new configuration bit to the bitstream manager */
|
|
ConfigBitId add_bit(const bool& bit_value);
|
|
|
|
/* Add a new block of configuration bits to the bitstream manager */
|
|
ConfigBlockId add_block(const std::string& block_name);
|
|
|
|
/* Set a block as a child block of another */
|
|
void add_child_block(const ConfigBlockId& parent_block, const ConfigBlockId& child_block);
|
|
|
|
/* Add a configuration bit to a block */
|
|
void add_bit_to_block(const ConfigBlockId& block, const ConfigBitId& bit);
|
|
|
|
/* Add share configuration bits to a configuration bit */
|
|
void add_shared_config_bit_values(const ConfigBitId& bit, const std::vector<bool>& shared_config_bits);
|
|
|
|
public: /* Public Validators */
|
|
bool valid_bit_id(const ConfigBitId& bit_id) const;
|
|
|
|
bool valid_block_id(const ConfigBlockId& block_id) const;
|
|
|
|
private: /* Internal data */
|
|
/* Unique id of a block of bits in the Bitstream */
|
|
vtr::vector<ConfigBlockId, ConfigBlockId> block_ids_;
|
|
vtr::vector<ConfigBlockId, std::vector<ConfigBitId>> block_bit_ids_;
|
|
|
|
/* Back-annotation for the bits */
|
|
/* Parent block of a bit in the Bitstream
|
|
* For each bit, the block name can be designed to be same as the instance name in a module
|
|
* to reflect its position in the module tree (ModuleManager)
|
|
* Note that the blocks here all unique, unlike ModuleManager where modules can be instanciated
|
|
* Therefore, this block graph can be considered as a flattened graph of ModuleGraph
|
|
*/
|
|
vtr::vector<ConfigBlockId, std::string> block_names_;
|
|
vtr::vector<ConfigBlockId, ConfigBlockId> parent_block_ids_;
|
|
vtr::vector<ConfigBlockId, std::vector<ConfigBlockId>> child_block_ids_;
|
|
|
|
/* Unique id of a bit in the Bitstream */
|
|
vtr::vector<ConfigBitId, ConfigBitId> bit_ids_;
|
|
vtr::vector<ConfigBitId, ConfigBlockId> bit_parent_block_ids_;
|
|
/* value of a bit in the Bitstream */
|
|
vtr::vector<ConfigBitId, bool> bit_values_;
|
|
/* value of a shared configuration bits in the Bitstream */
|
|
vtr::vector<ConfigBitId, std::vector<bool>> shared_config_bit_values_;
|
|
};
|
|
|
|
#endif
|
|
|